Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr 25 10:58:07 2022
| Host         : srv-tp04 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file ethernet_Controller_src_control_sets_placed.rpt
| Design       : ethernet_Controller_src
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           11 |
|      8 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            8 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+-------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+-------------------------------+------------------+----------------+
|  CLK10I_IBUF_BUFG  |                               | TDONEP_i_1_n_0                |                1 |              2 |
|  intTSOCOLP054_out |                               | intTSOCOLP0                   |                1 |              2 |
|  CLK10I_IBUF_BUFG  | lastdata23_out                | intRSMATIP_i_1_n_0            |                1 |              2 |
|  CLK10I_IBUF_BUFG  | intRSMATIP38_out              | intRSMATIP_i_1_n_0            |                1 |              2 |
|  CLK10I_IBUF_BUFG  | aborting12_out                | intRSMATIP_i_1_n_0            |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | RBYTEP_i_1_n_0                |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | TREADDP_i_1_n_0               |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | RDONEP_i_1_n_0                |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | RCLEANP_i_1_n_0               |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | TSTARTP_i_1_n_0               |                1 |              2 |
|  CLK10I_IBUF_BUFG  |                               | RSTARTP_i_1_n_0               |                1 |              2 |
|  CLK10I_IBUF_BUFG  | TDATAO[6]_i_1_n_0             |                               |                1 |              8 |
|  CLK10I_IBUF_BUFG  | TDATAO[6]_i_1_n_0             | intRSMATIP_i_1_n_0            |                1 |              8 |
|  CLK10I_IBUF_BUFG  | RDATAO[7]_i_1_n_0             |                               |                5 |             16 |
|  CLK10I_IBUF_BUFG  | counter_addr                  | counter_addr[10]_i_1_n_0      |                4 |             22 |
|  CLK10I_IBUF_BUFG  | counter_addr_emis[10]_i_2_n_0 | counter_addr_emis[10]_i_1_n_0 |                5 |             22 |
|  CLK10I_IBUF_BUFG  |                               |                               |                3 |             22 |
+--------------------+-------------------------------+-------------------------------+------------------+----------------+


