Loading plugins phase: Elapsed time ==> 0s.156ms
Initializing data phase: Elapsed time ==> 2s.875ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -d CY8C3645AXE-169 -s C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.250ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GyroSens-00.v
Program  :   C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -dcpsoc3 GyroSens-00.v -verilog
======================================================================

======================================================================
Compiling:  GyroSens-00.v
Program  :   C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -dcpsoc3 GyroSens-00.v -verilog
======================================================================

======================================================================
Compiling:  GyroSens-00.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -dcpsoc3 -verilog GyroSens-00.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 17 10:53:17 2012


======================================================================
Compiling:  GyroSens-00.v
Program  :   vpp
Options  :    -yv2 -q10 GyroSens-00.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 17 10:53:17 2012

Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GyroSens-00.ctl'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GyroSens-00.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -dcpsoc3 -verilog GyroSens-00.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 17 10:53:18 2012

Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\autoseltemp\GyroSens-00.ctl'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\autoseltemp\GyroSens-00.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  GyroSens-00.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -dcpsoc3 -verilog GyroSens-00.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 17 10:53:21 2012

Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\autoseltemp\GyroSens-00.ctl'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\autoseltemp\GyroSens-00.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibraryupdates\CyComponentLibraryUpdates.cylib\B_SPI_Master_v2_21\B_SPI_Master_v2_21.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_60\CyControlReg_v1_60.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_0\B_Counter_v2_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_0\bQuadDec_v2_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_EASYCAMS:BSPIM:mosi_after_ld\
	\SPIM_EASYCAMS:BSPIM:so_send\
	\SPIM_EASYCAMS:BSPIM:mosi_fin\
	\SPIM_EASYCAMS:BSPIM:mosi_cpha_0\
	\SPIM_EASYCAMS:BSPIM:mosi_cpha_1\
	\SPIM_EASYCAMS:BSPIM:pre_mosi\
	\SPIM_EASYCAMS:BSPIM:dpcounter_zero\
	\SPIM_EASYCAMS:BSPIM:control_7\
	\SPIM_EASYCAMS:BSPIM:control_6\
	\SPIM_EASYCAMS:BSPIM:control_5\
	\SPIM_EASYCAMS:BSPIM:control_4\
	\SPIM_EASYCAMS:BSPIM:control_3\
	\SPIM_EASYCAMS:BSPIM:control_2\
	\SPIM_EASYCAMS:BSPIM:control_1\
	\SPIM_EASYCAMS:BSPIM:control_0\
	\SPIM_EASYCAMS:Net_253\
	\SPIM_EASYCAMS:Net_274\
	\ADC:Net_482\
	\ADC:Net_481\
	Net_381
	Net_382
	\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	Net_378
	\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_USB:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_USB:BUART:sRX:MODULE_4:lt\
	\UART_USB:BUART:sRX:MODULE_4:eq\
	\UART_USB:BUART:sRX:MODULE_4:gt\
	\UART_USB:BUART:sRX:MODULE_4:gte\
	\UART_USB:BUART:sRX:MODULE_4:lte\
	\SPIM_ADXRS:BSPIM:mosi_after_ld\
	\SPIM_ADXRS:BSPIM:so_send\
	\SPIM_ADXRS:BSPIM:mosi_fin\
	\SPIM_ADXRS:BSPIM:mosi_cpha_0\
	\SPIM_ADXRS:BSPIM:mosi_cpha_1\
	\SPIM_ADXRS:BSPIM:pre_mosi\
	\SPIM_ADXRS:BSPIM:dpcounter_zero\
	\SPIM_ADXRS:BSPIM:control_7\
	\SPIM_ADXRS:BSPIM:control_6\
	\SPIM_ADXRS:BSPIM:control_5\
	\SPIM_ADXRS:BSPIM:control_4\
	\SPIM_ADXRS:BSPIM:control_3\
	\SPIM_ADXRS:BSPIM:control_2\
	\SPIM_ADXRS:BSPIM:control_1\
	\SPIM_ADXRS:BSPIM:control_0\
	\SPIM_ADXRS:Net_253\
	\SPIM_ADXRS:Net_274\
	Net_492
	Net_426
	Net_427
	Net_428
	Net_429
	Net_430
	Net_431
	Net_432
	\QuadDec:Net_1129\
	\QuadDec:Cnt16:Net_82\
	\QuadDec:Cnt16:Net_95\
	\QuadDec:Cnt16:Net_91\
	\QuadDec:Cnt16:Net_102\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec:Net_1127\
	\IDAC8_ANGLE:Net_157\
	\IDAC8_ANGLE_OFFSET:Net_157\
	Net_336
	\Counter_LED:Net_89\
	\Counter_LED:Net_95\
	\Counter_LED:Net_102\


Deleted 84 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__ADXRS_TEMP_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ADXL_X_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ADXL_Y_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__POT_ALPHA_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__POT_GAIN_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__POT_NULL_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__POT_TEST_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing one to tmpOE__ADXRS_RATE_net_0
Aliasing \SPIM_EASYCAMS:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:tx_status_3\ to \SPIM_EASYCAMS:BSPIM:load_rx_data\
Aliasing \SPIM_EASYCAMS:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:rx_status_0\ to zero
Aliasing Net_468 to zero
Aliasing tmpOE__ADXRS_CS_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ADXRS_CLK_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \ADC:soc\ to tmpOE__ADXRS_RATE_net_0
Aliasing \ADC:Net_485\ to zero
Aliasing \ADC:Net_486\ to zero
Aliasing Net_424 to zero
Aliasing \UART_USB:BUART:tx_hd_send_break\ to zero
Aliasing \UART_USB:BUART:HalfDuplexSend\ to zero
Aliasing \UART_USB:BUART:FinalParityType_1\ to zero
Aliasing \UART_USB:BUART:FinalParityType_0\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_USB:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_USB:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_USB:BUART:tx_status_6\ to zero
Aliasing \UART_USB:BUART:tx_status_5\ to zero
Aliasing \UART_USB:BUART:tx_status_4\ to zero
Aliasing \UART_USB:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ADXRS_RATE_net_0
Aliasing \UART_USB:BUART:sRX:s23Poll:MODIN2_1\ to \UART_USB:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_USB:BUART:sRX:s23Poll:MODIN2_0\ to \UART_USB:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to tmpOE__ADXRS_RATE_net_0
Aliasing \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to zero
Aliasing \UART_USB:BUART:rx_status_1\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__ADXRS_RATE_net_0
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__ADXRS_RATE_net_0
Aliasing \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__PSOC_RX_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__PSOC_TX_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ANGLE_DAC_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing Net_440 to zero
Aliasing \SPIM_ADXRS:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_ADXRS:BSPIM:tx_status_3\ to \SPIM_ADXRS:BSPIM:load_rx_data\
Aliasing \SPIM_ADXRS:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_ADXRS:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_ADXRS:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_ADXRS:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_ADXRS:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_ADXRS:BSPIM:rx_status_0\ to zero
Aliasing tmpOE__VREF_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \VDAC8_GYRO:Net_83\ to zero
Aliasing \VDAC8_GYRO:Net_81\ to zero
Aliasing \VDAC8_GYRO:Net_82\ to zero
Aliasing tmpOE__GYRO_DAC_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ECSPI_CLK_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \Control_Reg_LED:clk\ to zero
Aliasing \Control_Reg_LED:rst\ to zero
Aliasing tmpOE__LED_OK_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ADXRS_MOSI_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ADXRS_MISO_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:status_1\ to \QuadDec:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec:bQuadDec:status_4\ to zero
Aliasing \QuadDec:bQuadDec:status_5\ to zero
Aliasing \QuadDec:bQuadDec:status_6\ to zero
Aliasing \QuadDec:Net_1229\ to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ENC_A_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ENC_B_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ECSPI_CS_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \IDAC8_ANGLE:Net_125\ to zero
Aliasing \IDAC8_ANGLE:Net_194\ to zero
Aliasing \IDAC8_ANGLE:Net_195\ to zero
Aliasing \IDAC8_ANGLE_OFFSET:Net_125\ to zero
Aliasing \IDAC8_ANGLE_OFFSET:Net_194\ to zero
Aliasing \IDAC8_ANGLE_OFFSET:Net_195\ to zero
Aliasing tmpOE__ECSPI_MOSI_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing tmpOE__ECSPI_MISO_net_0 to tmpOE__ADXRS_RATE_net_0
Aliasing \Counter_LED:Net_82\ to zero
Aliasing \Counter_LED:Net_91\ to zero
Aliasing Net_334 to zero
Aliasing \SPIM_EASYCAMS:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_EASYCAMS:BSPIM:dpcounter_one_reg\\D\ to \SPIM_EASYCAMS:BSPIM:load_rx_data\
Aliasing \UART_USB:BUART:rx_break_status\\D\ to zero
Aliasing \SPIM_ADXRS:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_ADXRS:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_ADXRS:BSPIM:dpcounter_one_reg\\D\ to \SPIM_ADXRS:BSPIM:load_rx_data\
Aliasing \QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire tmpOE__ADXRS_TEMP_net_0[9] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ADXL_X_net_0[16] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ADXL_Y_net_0[23] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__POT_ALPHA_net_0[30] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__POT_GAIN_net_0[37] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__POT_NULL_net_0[44] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__POT_TEST_net_0[51] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \SPIM_EASYCAMS:Net_276\[57] = Net_467[58]
Removing Lhs of wire one[60] = tmpOE__ADXRS_RATE_net_0[1]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:load_rx_data\[62] = \SPIM_EASYCAMS:BSPIM:dpcounter_one\[63]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:pol_supprt\[64] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:miso_to_dp\[65] = \SPIM_EASYCAMS:Net_244\[66]
Removing Lhs of wire \SPIM_EASYCAMS:Net_244\[66] = Net_466[208]
Removing Rhs of wire Net_463[70] = \SPIM_EASYCAMS:BSPIM:mosi_reg\[71]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:mosi_from_dp\[77] = \SPIM_EASYCAMS:BSPIM:mosi_from_dpL\[187]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:tx_status_1\[93] = \SPIM_EASYCAMS:BSPIM:dpMOSI_fifo_empty\[94]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:tx_status_2\[95] = \SPIM_EASYCAMS:BSPIM:dpMOSI_fifo_not_full\[96]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:tx_status_3\[97] = \SPIM_EASYCAMS:BSPIM:load_rx_data\[62]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_4\[99] = \SPIM_EASYCAMS:BSPIM:dpMISO_fifo_full\[100]
Removing Rhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_5\[101] = \SPIM_EASYCAMS:BSPIM:dpMISO_fifo_not_empty\[102]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:tx_status_6\[104] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:tx_status_5\[105] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_3\[106] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_2\[107] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_1\[108] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:rx_status_0\[109] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:Net_273\[119] = zero[2]
Removing Lhs of wire Net_468[209] = zero[2]
Removing Lhs of wire tmpOE__ADXRS_CS_net_0[212] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ADXRS_CLK_net_0[219] = tmpOE__ADXRS_RATE_net_0[1]
Removing Rhs of wire \ADC:Net_488\[240] = \ADC:Net_40\[241]
Removing Rhs of wire \ADC:aclock\[246] = \ADC:Net_478\[262]
Removing Rhs of wire \ADC:mod_dat_3\[247] = \ADC:Net_471_3\[263]
Removing Rhs of wire \ADC:mod_dat_2\[248] = \ADC:Net_471_2\[264]
Removing Rhs of wire \ADC:mod_dat_1\[249] = \ADC:Net_471_1\[265]
Removing Rhs of wire \ADC:mod_dat_0\[250] = \ADC:Net_471_0\[266]
Removing Lhs of wire \ADC:soc\[251] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \ADC:Net_485\[259] = zero[2]
Removing Lhs of wire \ADC:Net_486\[260] = zero[2]
Removing Lhs of wire \UART_USB:Net_61\[283] = \UART_USB:Net_9\[282]
Removing Lhs of wire Net_424[287] = zero[2]
Removing Lhs of wire \UART_USB:BUART:reset_reg_dp\[288] = \UART_USB:BUART:reset_reg\[286]
Removing Lhs of wire \UART_USB:BUART:tx_hd_send_break\[289] = zero[2]
Removing Lhs of wire \UART_USB:BUART:HalfDuplexSend\[290] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalParityType_1\[291] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalParityType_0\[292] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_2\[293] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_1\[294] = zero[2]
Removing Lhs of wire \UART_USB:BUART:FinalAddrMode_0\[295] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_ctrl_mark\[296] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_6\[355] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_5\[356] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_4\[357] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_status_1\[359] = \UART_USB:BUART:tx_fifo_empty\[320]
Removing Lhs of wire \UART_USB:BUART:tx_status_3\[361] = \UART_USB:BUART:tx_fifo_notfull\[319]
Removing Lhs of wire \UART_USB:BUART:rx_count7_bit8_wire\[420] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[429] = \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[439]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[431] = \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[440]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[432] = \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[456]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[433] = \UART_USB:BUART:sRX:s23Poll:MODIN1_1\[434]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODIN1_1\[434] = \UART_USB:BUART:pollcount_1\[427]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[435] = \UART_USB:BUART:sRX:s23Poll:MODIN1_0\[436]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODIN1_0\[436] = \UART_USB:BUART:pollcount_0\[430]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[442] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[443] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[444] = \UART_USB:BUART:pollcount_1\[427]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODIN2_1\[445] = \UART_USB:BUART:pollcount_1\[427]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[446] = \UART_USB:BUART:pollcount_0\[430]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODIN2_0\[447] = \UART_USB:BUART:pollcount_0\[430]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[448] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[449] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[450] = \UART_USB:BUART:pollcount_1\[427]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[451] = \UART_USB:BUART:pollcount_0\[430]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[452] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[453] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_status_1\[460] = zero[2]
Removing Rhs of wire \UART_USB:BUART:rx_status_2\[461] = \UART_USB:BUART:rx_parity_error_status\[462]
Removing Rhs of wire \UART_USB:BUART:rx_status_3\[463] = \UART_USB:BUART:rx_stop_bit_error\[464]
Removing Lhs of wire \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_3\[474] = \UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_0\[523]
Removing Lhs of wire \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_4\[478] = \UART_USB:BUART:sRX:MODULE_4:g1:a0:xneq\[545]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_6\[479] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_5\[480] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_4\[481] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_3\[482] = \UART_USB:BUART:sRX:MODIN3_6\[483]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN3_6\[483] = \UART_USB:BUART:rx_count_6\[415]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_2\[484] = \UART_USB:BUART:sRX:MODIN3_5\[485]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN3_5\[485] = \UART_USB:BUART:rx_count_5\[416]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_1\[486] = \UART_USB:BUART:sRX:MODIN3_4\[487]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN3_4\[487] = \UART_USB:BUART:rx_count_4\[417]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newa_0\[488] = \UART_USB:BUART:sRX:MODIN3_3\[489]
Removing Lhs of wire \UART_USB:BUART:sRX:MODIN3_3\[489] = \UART_USB:BUART:rx_count_3\[418]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_6\[490] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_5\[491] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_4\[492] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_3\[493] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_2\[494] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_1\[495] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:newb_0\[496] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_6\[497] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_5\[498] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_4\[499] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_3\[500] = \UART_USB:BUART:rx_count_6\[415]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_2\[501] = \UART_USB:BUART:rx_count_5\[416]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_1\[502] = \UART_USB:BUART:rx_count_4\[417]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:dataa_0\[503] = \UART_USB:BUART:rx_count_3\[418]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_6\[504] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_5\[505] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_4\[506] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_3\[507] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_2\[508] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_1\[509] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_3:g2:a0:datab_0\[510] = zero[2]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:newa_0\[525] = \UART_USB:BUART:rx_postpoll\[374]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:newb_0\[526] = \UART_USB:BUART:rx_parity_bit\[477]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:dataa_0\[527] = \UART_USB:BUART:rx_postpoll\[374]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:datab_0\[528] = \UART_USB:BUART:rx_parity_bit\[477]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[529] = \UART_USB:BUART:rx_postpoll\[374]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[530] = \UART_USB:BUART:rx_parity_bit\[477]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[532] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[533] = \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[531]
Removing Lhs of wire \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[534] = \UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[531]
Removing Lhs of wire tmpOE__PSOC_RX_net_0[556] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__PSOC_TX_net_0[561] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ANGLE_DAC_net_0[567] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire Net_440[573] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:Net_276\[576] = Net_439[575]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:load_rx_data\[579] = \SPIM_ADXRS:BSPIM:dpcounter_one\[580]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:pol_supprt\[581] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:miso_to_dp\[582] = \SPIM_ADXRS:Net_244\[583]
Removing Lhs of wire \SPIM_ADXRS:Net_244\[583] = Net_451[723]
Removing Rhs of wire Net_456[587] = \SPIM_ADXRS:BSPIM:mosi_reg\[588]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:mosi_from_dp\[594] = \SPIM_ADXRS:BSPIM:mosi_from_dpL\[702]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:tx_status_1\[609] = \SPIM_ADXRS:BSPIM:dpMOSI_fifo_empty\[610]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:tx_status_2\[611] = \SPIM_ADXRS:BSPIM:dpMOSI_fifo_not_full\[612]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:tx_status_3\[613] = \SPIM_ADXRS:BSPIM:load_rx_data\[579]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:rx_status_4\[615] = \SPIM_ADXRS:BSPIM:dpMISO_fifo_full\[616]
Removing Rhs of wire \SPIM_ADXRS:BSPIM:rx_status_5\[617] = \SPIM_ADXRS:BSPIM:dpMISO_fifo_not_empty\[618]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:tx_status_6\[620] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:tx_status_5\[621] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:rx_status_3\[622] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:rx_status_2\[623] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:rx_status_1\[624] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:rx_status_0\[625] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:Net_273\[635] = zero[2]
Removing Lhs of wire tmpOE__VREF_net_0[726] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \VDAC8_GYRO:Net_83\[732] = zero[2]
Removing Lhs of wire \VDAC8_GYRO:Net_81\[733] = zero[2]
Removing Lhs of wire \VDAC8_GYRO:Net_82\[734] = zero[2]
Removing Lhs of wire tmpOE__GYRO_DAC_net_0[739] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ECSPI_CLK_net_0[745] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \Control_Reg_LED:clk\[766] = zero[2]
Removing Lhs of wire \Control_Reg_LED:rst\[767] = zero[2]
Removing Lhs of wire tmpOE__LED_OK_net_0[770] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ADXRS_MOSI_net_0[777] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ADXRS_MISO_net_0[783] = tmpOE__ADXRS_RATE_net_0[1]
Removing Rhs of wire Net_403[791] = Net_402[1020]
Removing Rhs of wire Net_403[791] = tmp__cydff_2_reg[1046]
Removing Rhs of wire \QuadDec:Net_1210\[794] = \QuadDec:Cnt16:Net_49\[795]
Removing Rhs of wire \QuadDec:Net_1210\[794] = \QuadDec:Cnt16:CounterUDB:tc_reg_i\[851]
Removing Lhs of wire \QuadDec:Cnt16:Net_89\[797] = \QuadDec:Net_1251\[798]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[808] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[809] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_enable\[821] = \QuadDec:Cnt16:CounterUDB:control_7\[813]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_rising\[823] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_falling\[824] = \QuadDec:Cnt16:CounterUDB:prevCapture\[822]
Removing Rhs of wire \QuadDec:Net_1260\[828] = \QuadDec:bQuadDec:state_2\[965]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:overflow\[829] = \QuadDec:Cnt16:CounterUDB:per_FF\[847]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:underflow\[830] = \QuadDec:Cnt16:CounterUDB:per_zero\[836]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:final_enable\[831] = \QuadDec:Cnt16:CounterUDB:control_7\[813]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:counter_enable\[832] = \QuadDec:Cnt16:CounterUDB:control_7\[813]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_0\[833] = \QuadDec:Cnt16:CounterUDB:cmp_out_status\[834]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:status_1\[835] = \QuadDec:Cnt16:CounterUDB:underflow\[830]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_2\[837] = \QuadDec:Cnt16:CounterUDB:overflow_status\[838]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_3\[839] = \QuadDec:Cnt16:CounterUDB:underflow_status\[840]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:status_4\[841] = \QuadDec:Cnt16:CounterUDB:hwCapture\[826]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_5\[842] = \QuadDec:Cnt16:CounterUDB:fifo_full\[843]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_6\[844] = \QuadDec:Cnt16:CounterUDB:fifo_nempty\[845]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_i\[852] = \QuadDec:Cnt16:CounterUDB:cmp_equal\[853]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:dp_dir\[860] = \QuadDec:Net_1251\[798]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_2\[861] = \QuadDec:Net_1251\[798]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_1\[862] = \QuadDec:Cnt16:CounterUDB:count_enable\[859]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_0\[863] = \QuadDec:Cnt16:CounterUDB:reload\[827]
Removing Lhs of wire \QuadDec:Net_1248\[940] = \QuadDec:Net_1210\[794]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[963] = \QuadDec:Net_1232\[964]
Removing Lhs of wire \QuadDec:Net_1232\[964] = tmpOE__ADXRS_RATE_net_0[1]
Removing Rhs of wire \QuadDec:bQuadDec:error\[966] = \QuadDec:bQuadDec:state_3\[967]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[970] = \QuadDec:Net_530\[971]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[972] = \QuadDec:Net_611\[973]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[974] = \QuadDec:Net_1260\[828]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[975] = \QuadDec:bQuadDec:error\[966]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[976] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[977] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[978] = zero[2]
Removing Lhs of wire \QuadDec:Net_1229\[982] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ENC_A_net_0[984] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ENC_B_net_0[989] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ECSPI_CS_net_0[995] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \IDAC8_ANGLE:Net_125\[1001] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE:Net_158\[1002] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE:Net_123\[1003] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE:Net_194\[1007] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE:Net_195\[1008] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE_OFFSET:Net_125\[1010] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE_OFFSET:Net_158\[1011] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE_OFFSET:Net_123\[1012] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE_OFFSET:Net_194\[1016] = zero[2]
Removing Lhs of wire \IDAC8_ANGLE_OFFSET:Net_195\[1017] = zero[2]
Removing Lhs of wire tmpOE__ECSPI_MOSI_net_0[1022] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire tmpOE__ECSPI_MISO_net_0[1028] = tmpOE__ADXRS_RATE_net_0[1]
Removing Lhs of wire \Counter_LED:Net_82\[1034] = zero[2]
Removing Lhs of wire \Counter_LED:Net_91\[1035] = zero[2]
Removing Lhs of wire Net_334[1036] = zero[2]
Removing Rhs of wire Net_659[1041] = \Counter_LED:Net_48\[1037]
Removing Lhs of wire tmp__cydff_2_clk[1045] = Net_659[1041]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:so_send_reg\\D\[1048] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:mosi_pre_reg\\D\[1054] = zero[2]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:dpcounter_one_reg\\D\[1056] = \SPIM_EASYCAMS:BSPIM:load_rx_data\[62]
Removing Lhs of wire \SPIM_EASYCAMS:BSPIM:mosi_from_dp_reg\\D\[1057] = \SPIM_EASYCAMS:BSPIM:mosi_from_dp\[77]
Removing Lhs of wire \UART_USB:BUART:reset_reg\\D\[1063] = zero[2]
Removing Lhs of wire \UART_USB:BUART:tx_bitclk\\D\[1068] = \UART_USB:BUART:tx_bitclk_enable_pre\[306]
Removing Lhs of wire \UART_USB:BUART:rx_bitclk\\D\[1078] = \UART_USB:BUART:rx_bitclk_pre\[409]
Removing Lhs of wire \UART_USB:BUART:rx_parity_error_pre\\D\[1087] = \UART_USB:BUART:rx_parity_error_pre\[472]
Removing Lhs of wire \UART_USB:BUART:rx_break_status\\D\[1088] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:so_send_reg\\D\[1092] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:mosi_pre_reg\\D\[1097] = zero[2]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:dpcounter_one_reg\\D\[1099] = \SPIM_ADXRS:BSPIM:load_rx_data\[579]
Removing Lhs of wire \SPIM_ADXRS:BSPIM:mosi_from_dp_reg\\D\[1100] = \SPIM_ADXRS:BSPIM:mosi_from_dp\[594]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1104] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1105] = \QuadDec:Cnt16:CounterUDB:overflow\[829]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1106] = \QuadDec:Cnt16:CounterUDB:underflow\[830]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1107] = \QuadDec:Cnt16:CounterUDB:tc_i\[850]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1108] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[852]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1109] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[852]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1110] = \QuadDec:Net_1203\[858]
Removing Lhs of wire tmp__cydff_2_regD[1118] = Net_663[1047]

------------------------------------------------------
Aliased 0 equations, 235 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ADXRS_RATE_net_0' (cost = 0):
tmpOE__ADXRS_RATE_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM_EASYCAMS:BSPIM:load_rx_data\' (cost = 1):
\SPIM_EASYCAMS:BSPIM:load_rx_data\ <= ((not \SPIM_EASYCAMS:BSPIM:count_4\ and not \SPIM_EASYCAMS:BSPIM:count_3\ and not \SPIM_EASYCAMS:BSPIM:count_2\ and not \SPIM_EASYCAMS:BSPIM:count_1\ and \SPIM_EASYCAMS:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:counter_load\' (cost = 3):
\UART_USB:BUART:counter_load\ <= ((not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and not \UART_USB:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_USB:BUART:tx_counter_tc\' (cost = 0):
\UART_USB:BUART:tx_counter_tc\ <= (not \UART_USB:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_addressmatch\' (cost = 0):
\UART_USB:BUART:rx_addressmatch\ <= (\UART_USB:BUART:rx_addressmatch2\
	OR \UART_USB:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_bitclk_pre\' (cost = 1):
\UART_USB:BUART:rx_bitclk_pre\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\ and not \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_USB:BUART:rx_bitclk_pre16x\ <= ((not \UART_USB:BUART:rx_count_1\ and \UART_USB:BUART:rx_count_2\ and \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_poll_bit0\' (cost = 1):
\UART_USB:BUART:rx_poll_bit0\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_0\ and \UART_USB:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_poll_bit1\' (cost = 1):
\UART_USB:BUART:rx_poll_bit1\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\ and \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_poll_bit2\' (cost = 1):
\UART_USB:BUART:rx_poll_bit2\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\ and not \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:pollingrange\' (cost = 8):
\UART_USB:BUART:pollingrange\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\)
	OR (not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_USB:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_USB:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <= (not \UART_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\)
	OR (not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UART_USB:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\)
	OR (not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SPIM_ADXRS:BSPIM:load_rx_data\' (cost = 1):
\SPIM_ADXRS:BSPIM:load_rx_data\ <= ((not \SPIM_ADXRS:BSPIM:count_4\ and not \SPIM_ADXRS:BSPIM:count_3\ and not \SPIM_ADXRS:BSPIM:count_2\ and not \SPIM_ADXRS:BSPIM:count_1\ and \SPIM_ADXRS:BSPIM:count_0\));

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_j\' (cost = 1):
\QuadDec:bQuadDec:A_j\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_k\' (cost = 3):
\QuadDec:bQuadDec:A_k\ <= ((not \QuadDec:bQuadDec:quad_A_delayed_0\ and not \QuadDec:bQuadDec:quad_A_delayed_1\ and not \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_j\' (cost = 1):
\QuadDec:bQuadDec:B_j\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_k\' (cost = 3):
\QuadDec:bQuadDec:B_k\ <= ((not \QuadDec:bQuadDec:quad_B_delayed_0\ and not \QuadDec:bQuadDec:quad_B_delayed_1\ and not \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 0):
\UART_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= (not \UART_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 4):
\UART_USB:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_USB:BUART:pollcount_0\ and \UART_USB:BUART:pollcount_1\)
	OR (not \UART_USB:BUART:pollcount_1\ and \UART_USB:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_USB:BUART:rx_postpoll\' (cost = 0):
\UART_USB:BUART:rx_postpoll\ <= (\UART_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_USB:BUART:pollcount_1\ and not \UART_USB:BUART:rx_parity_bit\)
	OR (\UART_USB:BUART:pollcount_1\ and \UART_USB:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_USB:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_USB:BUART:pollcount_1\ and not \UART_USB:BUART:rx_parity_bit\)
	OR (\UART_USB:BUART:pollcount_1\ and \UART_USB:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 41 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_USB:BUART:rx_status_0\ to zero
Aliasing \UART_USB:BUART:rx_status_6\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing Net_663 to Net_404
Aliasing \UART_USB:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_USB:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_USB:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_USB:BUART:rx_bitclk_enable\[373] = \UART_USB:BUART:rx_bitclk\[421]
Removing Lhs of wire \UART_USB:BUART:rx_status_0\[458] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_status_6\[467] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:hwCapture\[826] = zero[2]
Removing Lhs of wire Net_663[1047] = Net_404[771]
Removing Lhs of wire \UART_USB:BUART:tx_ctrl_mark_last\\D\[1070] = \UART_USB:BUART:tx_ctrl_mark_last\[364]
Removing Lhs of wire \UART_USB:BUART:rx_markspace_status\\D\[1082] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_parity_error_status\\D\[1083] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_addr_match_status\\D\[1085] = zero[2]
Removing Lhs of wire \UART_USB:BUART:rx_markspace_pre\\D\[1086] = \UART_USB:BUART:rx_markspace_pre\[471]
Removing Lhs of wire \UART_USB:BUART:rx_parity_bit\\D\[1091] = \UART_USB:BUART:rx_parity_bit\[477]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_USB:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_USB:BUART:rx_parity_bit\ and \UART_USB:BUART:pollcount_1\)
	OR (not \UART_USB:BUART:pollcount_1\ and \UART_USB:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya "-.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj" -dcpsoc3 GyroSens-00.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 17s.312ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Monday, 17 December 2012 10:53:34
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=C:\Documents and Settings\user\Documenti\PSoC Creator\GYROSENS\Vers.0.0-T00 2012-1213 (creator 2.1 - verify pinout)\GyroSens-00\GyroSens-00.cydsn\GyroSens-00.cyprj -d CY8C3645AXE-169 GyroSens-00.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_ADXRS:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_ADXRS:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_EASYCAMS:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_EASYCAMS:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_USB:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_379:macrocell'
    Removed unused cell/equation '\Control_Reg_LED:ctrl_reg\:controlcell'
    Removed unused cell/equation '\QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\QuadDec:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_379D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_ENC'. Fanout=3, Signal=Net_204
    Digital Clock 1: Automatic-assigning  clock 'Clock_ENC_1'. Fanout=1, Signal=Net_439
    Digital Clock 2: Automatic-assigning  clock 'Clock_ENC_2'. Fanout=1, Signal=Net_467
    Digital Clock 3: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_487\
    Digital Clock 4: Automatic-assigning  clock 'UART_USB_IntClock'. Fanout=1, Signal=\UART_USB:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 5: Automatic-assigning  clock 'Clock_LED'. Fanout=1, Signal=Net_502
    Digital Clock 6: Automatic-assigning  clock 'Clock_CTRL'. Fanout=1, Signal=CLK_150Hz
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Counter_LED:CounterHW\:timercell.tc
        Effective Clock: \Counter_LED:CounterHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_ENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_ENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_ENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ENC, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_ADXRS:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_ENC_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ENC_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_EASYCAMS:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_ENC_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_ENC_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_USB:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_USB_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_USB_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_457D:macrocell'
    Removed unused cell/equation 'Net_459D:macrocell'
    Removed unused cell/equation 'Net_464D:macrocell'
    Removed unused cell/equation 'Net_465D:macrocell'
    Removed unused cell/equation '\QuadDec:Cnt16:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\QuadDec:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\QuadDec:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM_ADXRS:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM_EASYCAMS:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_USB:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_USB:BUART:tx_parity_bit\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_USB:BUART:tx_mark\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_mark\ (fanout=0)

    Removing \UART_USB:BUART:tx_ctrl_mark_last\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_USB:BUART:rx_state_1\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_state_1\ (fanout=8)

    Removing \UART_USB:BUART:rx_parity_error_pre\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_USB:BUART:rx_parity_bit\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_USB:BUART:rx_markspace_pre\, Duplicate of \UART_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_USB:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADXL_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_40 ,
            pad => ADXL_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXL_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_41 ,
            pad => ADXL_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_457 ,
            pad => ADXRS_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_459 ,
            pad => ADXRS_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_451 ,
            pad => ADXRS_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_456 ,
            pad => ADXRS_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_RATE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_7 ,
            pad => ADXRS_RATE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADXRS_TEMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_39 ,
            pad => ADXRS_TEMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ANGLE_DAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_61 ,
            pad => ANGLE_DAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSPI_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_464 ,
            pad => ECSPI_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSPI_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_465 ,
            pad => ECSPI_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_466 ,
            pad => ECSPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_463 ,
            pad => ECSPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_294 ,
            pad => ENC_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_295 ,
            pad => ENC_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GYRO_DAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_188 ,
            pad => GYRO_DAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_404 ,
            pad => LED_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_ALPHA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_42 ,
            pad => POT_ALPHA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_GAIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_43 ,
            pad => POT_GAIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_NULL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_44 ,
            pad => POT_NULL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_TEST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_50 ,
            pad => POT_TEST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_376 ,
            pad => PSOC_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_375 ,
            pad => PSOC_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VREF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \ADC:Net_520\ ,
            pad => VREF(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_375, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:txn\
        );
        Output = Net_375 (fanout=1)

    MacroCell: Name=Net_403, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_659)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=Net_404, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_403
        );
        Output = Net_404 (fanout=1)

    MacroCell: Name=Net_456, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_456 * !\SPIM_ADXRS:BSPIM:state_2\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:mosi_from_dp\
            + !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:mosi_from_dp\
        );
        Output = Net_456 (fanout=2)

    MacroCell: Name=Net_457, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_457 * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = Net_457 (fanout=2)

    MacroCell: Name=Net_459, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_459 * !\SPIM_ADXRS:BSPIM:state_2\ * 
              \SPIM_ADXRS:BSPIM:state_1\
            + !Net_459 * \SPIM_ADXRS:BSPIM:state_2\ * 
              !\SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\
            + !Net_459 * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = Net_459 (fanout=2)

    MacroCell: Name=Net_463, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_463 * !\SPIM_EASYCAMS:BSPIM:state_2\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * 
              !\SPIM_EASYCAMS:BSPIM:mosi_from_dp\
            + !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:mosi_from_dp\
        );
        Output = Net_463 (fanout=2)

    MacroCell: Name=Net_464, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              Net_464
        );
        Output = Net_464 (fanout=2)

    MacroCell: Name=Net_465, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !Net_465
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * !Net_465
            + \SPIM_EASYCAMS:BSPIM:state_1\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !Net_465
        );
        Output = Net_465 (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Net_1210\ (fanout=2)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1210\ * \QuadDec:Net_1251\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1210\ * !\QuadDec:Net_1251\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:cnt_enable\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
        );
        Output = \SPIM_ADXRS:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * \SPIM_ADXRS:BSPIM:ld_ident\
        );
        Output = \SPIM_ADXRS:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
        );
        Output = \SPIM_ADXRS:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\
        );
        Output = \SPIM_ADXRS:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * \SPIM_ADXRS:BSPIM:rx_status_4\
        );
        Output = \SPIM_ADXRS:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\
            + !\SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:tx_status_1\
        );
        Output = \SPIM_ADXRS:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              \SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:tx_status_1\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
        );
        Output = \SPIM_ADXRS:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              \SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              !\SPIM_ADXRS:BSPIM:ld_ident\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              \SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:tx_status_1\
        );
        Output = \SPIM_ADXRS:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = \SPIM_ADXRS:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_ADXRS:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
        );
        Output = \SPIM_ADXRS:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:cnt_enable\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
        );
        Output = \SPIM_EASYCAMS:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * \SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * \SPIM_EASYCAMS:BSPIM:ld_ident\
        );
        Output = \SPIM_EASYCAMS:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_0\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
        );
        Output = \SPIM_EASYCAMS:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:rx_status_4\
        );
        Output = \SPIM_EASYCAMS:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\
            + !\SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              \SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              \SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              \SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_EASYCAMS:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              Net_376 * !\UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              !Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              Net_376 * !\UART_USB:BUART:pollcount_0\
        );
        Output = \UART_USB:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\UART_USB:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              Net_376 * \UART_USB:BUART:pollcount_0\
            + \UART_USB:BUART:rx_count_2\ * \UART_USB:BUART:pollcount_1\
            + \UART_USB:BUART:rx_count_1\ * \UART_USB:BUART:rx_count_0\ * 
              \UART_USB:BUART:pollcount_1\
        );
        Output = \UART_USB:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_USB:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_USB:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !\UART_USB:BUART:rx_count_0\
        );
        Output = \UART_USB:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376
        );
        Output = \UART_USB:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_USB:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * 
              !\UART_USB:BUART:rx_state_3\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:pollcount_1\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_USB:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !Net_376 * 
              !\UART_USB:BUART:rx_address_detected\ * 
              \UART_USB:BUART:rx_last\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_USB:BUART:rx_state_0\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:pollcount_1\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_load_fifo\ * \UART_USB:BUART:rx_fifofull\
        );
        Output = \UART_USB:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_fifonotempty\ * 
              \UART_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_USB:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_USB:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_state_2\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_USB:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_USB:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_USB:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_1\ * 
              !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\ * !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * \UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_204 ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_204 ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\SPIM_ADXRS:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_439 ,
            cs_addr_2 => \SPIM_ADXRS:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_ADXRS:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_ADXRS:BSPIM:state_0\ ,
            route_si => Net_451 ,
            f1_load => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \SPIM_ADXRS:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_ADXRS:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_ADXRS:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_ADXRS:BSPIM:rx_status_4\ ,
            chain_out => \SPIM_ADXRS:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_ADXRS:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_ADXRS:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_439 ,
            cs_addr_2 => \SPIM_ADXRS:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_ADXRS:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_ADXRS:BSPIM:state_0\ ,
            route_si => Net_451 ,
            f1_load => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_ADXRS:BSPIM:mosi_from_dp\ ,
            chain_in => \SPIM_ADXRS:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_ADXRS:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\SPIM_EASYCAMS:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_467 ,
            cs_addr_2 => \SPIM_EASYCAMS:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_EASYCAMS:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_EASYCAMS:BSPIM:state_0\ ,
            route_si => Net_466 ,
            f1_load => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \SPIM_EASYCAMS:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_EASYCAMS:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_EASYCAMS:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_EASYCAMS:BSPIM:rx_status_4\ ,
            chain_out => \SPIM_EASYCAMS:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_EASYCAMS:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_EASYCAMS:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_467 ,
            cs_addr_2 => \SPIM_EASYCAMS:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_EASYCAMS:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_EASYCAMS:BSPIM:state_0\ ,
            route_si => Net_466 ,
            f1_load => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_EASYCAMS:BSPIM:mosi_from_dp\ ,
            chain_in => \SPIM_EASYCAMS:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_EASYCAMS:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\UART_USB:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_2 => \UART_USB:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_USB:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_USB:BUART:rx_bitclk_enable\ ,
            route_si => \UART_USB:BUART:pollcount_1\ ,
            f0_load => \UART_USB:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_USB:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_USB:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_USB:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_2 => \UART_USB:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_USB:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_USB:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_USB:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_USB:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_USB:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            cs_addr_0 => \UART_USB:BUART:counter_load_not\ ,
            cl0_comb => \UART_USB:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_USB:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => Net_204 ,
            status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_204 ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_ADXRS:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_439 ,
            status_6 => \SPIM_ADXRS:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_ADXRS:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_ADXRS:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_ADXRS:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_439 ,
            status_4 => \SPIM_ADXRS:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_ADXRS:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_ADXRS:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_ADXRS:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_EASYCAMS:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_467 ,
            status_6 => \SPIM_EASYCAMS:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_EASYCAMS:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_EASYCAMS:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_EASYCAMS:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_467 ,
            status_4 => \SPIM_EASYCAMS:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_EASYCAMS:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_EASYCAMS:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_EASYCAMS:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_USB:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            status_5 => \UART_USB:BUART:rx_status_5\ ,
            status_4 => \UART_USB:BUART:rx_status_4\ ,
            status_3 => \UART_USB:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_USB:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            status_3 => \UART_USB:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_USB:BUART:tx_status_2\ ,
            status_1 => \UART_USB:BUART:tx_fifo_empty\ ,
            status_0 => \UART_USB:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_204 ,
            control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_ADXRS:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_439 ,
            enable => \SPIM_ADXRS:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_ADXRS:BSPIM:count_6\ ,
            count_5 => \SPIM_ADXRS:BSPIM:count_5\ ,
            count_4 => \SPIM_ADXRS:BSPIM:count_4\ ,
            count_3 => \SPIM_ADXRS:BSPIM:count_3\ ,
            count_2 => \SPIM_ADXRS:BSPIM:count_2\ ,
            count_1 => \SPIM_ADXRS:BSPIM:count_1\ ,
            count_0 => \SPIM_ADXRS:BSPIM:count_0\ ,
            tc => \SPIM_ADXRS:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_EASYCAMS:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_467 ,
            enable => \SPIM_EASYCAMS:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_EASYCAMS:BSPIM:count_6\ ,
            count_5 => \SPIM_EASYCAMS:BSPIM:count_5\ ,
            count_4 => \SPIM_EASYCAMS:BSPIM:count_4\ ,
            count_3 => \SPIM_EASYCAMS:BSPIM:count_3\ ,
            count_2 => \SPIM_EASYCAMS:BSPIM:count_2\ ,
            count_1 => \SPIM_EASYCAMS:BSPIM:count_1\ ,
            count_0 => \SPIM_EASYCAMS:BSPIM:count_0\ ,
            tc => \SPIM_EASYCAMS:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_USB:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_USB:Net_9\ ,
            load => \UART_USB:BUART:rx_counter_load\ ,
            count_6 => \UART_USB:BUART:rx_count_6\ ,
            count_5 => \UART_USB:BUART:rx_count_5\ ,
            count_4 => \UART_USB:BUART:rx_count_4\ ,
            count_3 => \UART_USB:BUART:rx_count_3\ ,
            count_2 => \UART_USB:BUART:rx_count_2\ ,
            count_1 => \UART_USB:BUART:rx_count_1\ ,
            count_0 => \UART_USB:BUART:rx_count_0\ ,
            tc => \UART_USB:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_388 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_CTRL
        PORT MAP (
            interrupt => CLK_150Hz_local );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    7 :    1 :    8 :  87.50%
 Analog domain clock dividers :    1 :    3 :    4 :  25.00%
                         Pins :   27 :   45 :   72 :  37.50%
                   Macrocells :   80 :   80 :  160 :  50.00%
                Unique Pterms :  157 :  163 :  320 :  49.06%
                 Total Pterms :  180 :      :      : 
               Datapath Cells :    9 :   11 :   20 :  45.00%
                 Status Cells :    8 :   12 :   20 :  40.00%
         Control/Count7 Cells :    4 :   16 :   20 :  20.00%
                   Sync Cells :    0 :   48 :   48 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    2 :   30 :   32 :   6.25%
             DSM Fixed Blocks :    1 :    0 :    1 : 100.00%
           VIDAC Fixed Blocks :    3 :    1 :    4 :  75.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
       Decimator Fixed Blocks :    1 :    0 :    1 : 100.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    1 :    3 :    4 :  25.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.250ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)]: ADXL_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: ADXL_Y(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)]: ADXRS_CLK(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: ADXRS_CS(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)]: ADXRS_MISO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: ADXRS_MOSI(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: ADXRS_RATE(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: ADXRS_TEMP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: ANGLE_DAC(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)]: ECSPI_CLK(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)]: ECSPI_CS(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)]: ECSPI_MISO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: ECSPI_MOSI(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)]: ENC_A(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)]: ENC_B(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: GYRO_DAC(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: LED_OK(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: POT_ALPHA(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)]: POT_GAIN(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)]: POT_NULL(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: POT_TEST(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: PSOC_RX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)]: PSOC_TX(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: VREF(0) (fixed)
DSM[0]@[FFB(DSM,0)]: \ADC:DSM4\
VIDAC[2]@[FFB(VIDAC,2)]: \IDAC8_ANGLE:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)]: \IDAC8_ANGLE_OFFSET:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)]: \VDAC8_GYRO:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)]: ADXL_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: ADXL_Y(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)]: ADXRS_CLK(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)]: ADXRS_CS(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)]: ADXRS_MISO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: ADXRS_MOSI(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)]: ADXRS_RATE(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)]: ADXRS_TEMP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: ANGLE_DAC(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)]: ECSPI_CLK(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)]: ECSPI_CS(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)]: ECSPI_MISO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)]: ECSPI_MOSI(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)]: ENC_A(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)]: ENC_B(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: GYRO_DAC(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: LED_OK(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: POT_ALPHA(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)]: POT_GAIN(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)]: POT_NULL(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: POT_TEST(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: PSOC_RX(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)]: PSOC_TX(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: VREF(0) (fixed)
DSM[0]@[FFB(DSM,0)]: \ADC:DSM4\
VIDAC[2]@[FFB(VIDAC,2)]: \IDAC8_ANGLE:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)]: \IDAC8_ANGLE_OFFSET:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)]: \VDAC8_GYRO:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_216 => (dsm0+ (550)) 
Route#1726: 
  (dsm0+ (550)) 
Connect Signal: Net_7 => (GPIO P0[0] (000)) 
Route#1727: 
  (GPIO P0[0] (000)) 
Connect Signal: Net_39 => (GPIO P0[2] (014)) 
Route#1728: 
  (GPIO P0[2] (014)) 
Connect Signal: Net_40 => (GPIO P0[4] (064)) 
Route#1729: 
  (GPIO P0[4] (064)) 
Connect Signal: Net_41 => (GPIO P0[6] (113)) 
Route#1730: 
  (GPIO P0[6] (113)) 
Connect Signal: Net_42 => (GPIO P4[4] (270)) 
Route#1731: 
  (GPIO P4[4] (270)) 
Connect Signal: Net_43 => (GPIO P4[6] (280)) 
Route#1732: 
  (GPIO P4[6] (280)) 
Connect Signal: Net_44 => (GPIO P6[0] (290)) 
Route#1733: 
  (GPIO P6[0] (290)) 
Connect Signal: Net_50 => (GPIO P6[2] (300)) 
Route#1734: 
  (GPIO P6[2] (300)) 
Connect Signal: Net_61 => (GPIO P0[7] (119)) (VIDAC Iout 2 (594)) (VIDAC Iout 3 (596)) 
Route#1737: 
  (VIDAC Iout 3 (596)) [i3 Wire [665]] 
    (i3 Sw__2a (665)) [i3 Sw__2b [253]] (i3 Sw__2c (666)##) [AGR[5] [546]] 
    (AGL2AGR[5] Sw__0c (491)##) [AGL2AGR[5] Sw__0b [181]] (AGL2AGR[5] Sw__0a (490)) [AGL[5] [493]] 
    (i2 Sw__2c (630)##) [i2 Sw__2b [235]] (i2 Sw__2a (629)) [i2 Wire [663]] 
    (i2 hi Sw__0a (631)) [i2 hi Sw__0b [236]] (i2 hi Sw__0c (632)##) [GPIO P0[7] Wire Alt [539]] 
    (GPIO P0[7] Wire Alt Sw (120)) [GPIO P0[7] Wire [538]] 
    (GPIO P0[7] (119)) 
  (i2 Sw__2a (629)) [i2 Wire [663]] 
    (VIDAC Iout 2 (594)) 
Connect Signal: Net_188 => (GPIO P6[4] (310)) (VIDAC Vout 0 (589)) 
Route#1747: 
  (VIDAC Vout 0 (589)) [v0 Wire [658]] 
    (v0 Sw__0a (597)) [v0 Sw__0b [219]] (v0 Sw__0c (598)##) [amuxbusL [488]] 
    (GPIO P6[4] Sw__0c (312)##) [GPIO P6[4] Sw__0b [108]] (GPIO P6[4] Sw__0a (311)) [GPIO P6[4] Wire [610]] 
    (GPIO P6[4] (310)) 
Connect Signal: \ADC:Net_520\ => (GPIO P6[1] (295)) (dsm0- (551)) 
Route#1739: 
  (dsm0- (551)) [dsm0- Wire [650]] 
    (DSM- Sw__4a (560)) [DSM- Sw__4b [209]] (DSM- Sw__4c (561)##) [AGL[1] [605]] 
    (GPIO P6[1] Sw__1c (299)##) [GPIO P6[1] Sw__1b [103]] (GPIO P6[1] Sw__1a (298)) [GPIO P6[1] Wire [604]] 
    (GPIO P6[1] (295)) 
Connect Signal: \ADC:Net_580\ => (dsm0expin1 (568)) 
Route#1740: 
  (dsm0expin1 (568)) 
Connect Signal: \ADC:Net_573\ => (dsm0expin2 (569)) 
Route#1741: 
  (dsm0expin2 (569)) 
Connect Signal: \ADC:Net_570\ => (dsm0extvssa (570)) 
Route#1742: 
  (dsm0extvssa (570)) 
Connect Signal: \ADC:Net_677\ => (dsm0qtzref (572)) 
Route#1743: 
  (dsm0qtzref (572)) 
Connect Signal: \IDAC8_ANGLE:Net_124\ => (VIDAC Vout 2 (590)) 
Route#1744: 
  (VIDAC Vout 2 (590)) 
Connect Signal: \IDAC8_ANGLE_OFFSET:Net_124\ => (VIDAC Vout 3 (592)) 
Route#1745: 
  (VIDAC Vout 3 (592)) 
Connect Signal: \VDAC8_GYRO:Net_77\ => (VIDAC Iout 0 (593)) 
Route#1746: 
  (VIDAC Iout 0 (593)) 
Connect Mux: Amux::AMuxSeq => { 
  (dsm0+ (550)) } -->> {{  { 
  (GPIO P0[0] (000)) } || { 
  (GPIO P0[2] (014)) } || { 
  (GPIO P0[4] (064)) } || { 
  (GPIO P0[6] (113)) } || { 
  (GPIO P4[4] (270)) } || { 
  (GPIO P4[6] (280)) } || { 
  (GPIO P6[0] (290)) } || { 
  (GPIO P6[2] (300)) } || { 
  (GPIO P6[2] (300)) } || { 
  (GPIO P6[2] (300)) } || { 
  (GPIO P6[2] (300)) } || { 
  (GPIO P6[2] (300)) } || { 
  (GPIO P6[2] (300)) } }}
Route#1748: 
  (dsm0+ (550)) [dsm0+ Wire [648]] 
    (DSM+ Sw__7a (540)) [DSM+ Sw__7b [200]] (DSM+ Sw__7c (541)##) [AGL[0] [603]] 
    (GPIO P6[0] Sw__1c (294)##) 
  (dsm0+ (550)) [dsm0+ Wire [648]] 
    (DSM+ Sw__9a (544)) [DSM+ Sw__9b [202]] (DSM+ Sw__9c (545)##) [AGL[2] [607]] 
    (GPIO P6[2] Sw__1c (304)##) 
  (dsm0+ (550)) [dsm0+ Wire [648]] 
    (DSM+ Sw__1a (528)) [DSM+ Sw__1b [194]] (DSM+ Sw__1c (529)##) [AGL[4] [489]] 
    (GPIO P0[4] Sw__1c (069)##) 
  (dsm0+ (550)) [dsm0+ Wire [648]] 
    (DSM+ Sw__3a (532)) [DSM+ Sw__3b [196]] (DSM+ Sw__3c (533)##) [AGL[6] [496]] 
    (GPIO P0[2] Sw__1c (019)##) 
  (DSM+ Sw__1c (529)##) [AGL[4] [489]] 
    (GPIO P0[0] Sw__1c (006)##) 
  (DSM+ Sw__3c (533)##) [AGL[6] [496]] 
    (GPIO P0[6] Sw__1c (118)##) 
  (DSM+ Sw__1c (529)##) [AGL[4] [489]] 
    (GPIO P4[4] Sw__1c (274)##) 
  (DSM+ Sw__3c (533)##) [AGL[6] [496]] 
    (GPIO P4[6] Sw__1c (284)##) 
Route#1749: 
  (GPIO P6[0] Sw__1c (294)##) [GPIO P6[0] Sw__1b [101]] (GPIO P6[0] Sw__1a (293)) [GPIO P6[0] Wire [602]] 
    (GPIO P6[0] (290)) 
  (GPIO P6[2] Sw__1c (304)##) [GPIO P6[2] Sw__1b [105]] (GPIO P6[2] Sw__1a (303)) [GPIO P6[2] Wire [606]] 
    (GPIO P6[2] (300)) 
  (GPIO P0[4] Sw__1c (069)##) [GPIO P0[4] Sw__1b [022]] (GPIO P0[4] Sw__1a (068)) [GPIO P0[4] Wire [519]] 
    (GPIO P0[4] (064)) 
  (GPIO P0[2] Sw__1c (019)##) [GPIO P0[2] Sw__1b [005]] (GPIO P0[2] Sw__1a (018)) [GPIO P0[2] Wire [494]] 
    (GPIO P0[2] (014)) 
  (GPIO P0[0] Sw__1c (006)##) [GPIO P0[0] Sw__1b [001]] (GPIO P0[0] Sw__1a (005)) [GPIO P0[0] Wire [485]] 
    (GPIO P0[0] (000)) 
  (GPIO P0[6] Sw__1c (118)##) [GPIO P0[6] Sw__1b [039]] (GPIO P0[6] Sw__1a (117)) [GPIO P0[6] Wire [536]] 
    (GPIO P0[6] (113)) 
  (GPIO P4[4] Sw__1c (274)##) [GPIO P4[4] Sw__1b [093]] (GPIO P4[4] Sw__1a (273)) [GPIO P4[4] Wire [598]] 
    (GPIO P4[4] (270)) 
  (GPIO P4[6] Sw__1c (284)##) [GPIO P4[6] Sw__1b [097]] (GPIO P4[6] Sw__1a (283)) [GPIO P4[6] Wire [600]] 
    (GPIO P4[6] (280)) 
Analog Routing phase: Elapsed time ==> 1s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   15 :   40 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.68
                   Pterms :            6.64
               Macrocells :            3.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.484ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1135, final cost is 530 (53.30% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       9.56 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\SPIM_ADXRS:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_439 ,
        cs_addr_2 => \SPIM_ADXRS:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_ADXRS:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_ADXRS:BSPIM:state_0\ ,
        route_si => Net_451 ,
        f1_load => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \SPIM_ADXRS:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_ADXRS:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_ADXRS:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_ADXRS:BSPIM:rx_status_4\ ,
        chain_out => \SPIM_ADXRS:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_ADXRS:BSPIM:sR16:Dp:u1\

statusicell: Name =\SPIM_ADXRS:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_439 ,
        status_6 => \SPIM_ADXRS:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_ADXRS:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_ADXRS:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_456, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_456 * !\SPIM_ADXRS:BSPIM:state_2\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:mosi_from_dp\
            + !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:mosi_from_dp\
        );
        Output = Net_456 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\
        );
        Output = \SPIM_ADXRS:BSPIM:load_rx_data\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = \SPIM_ADXRS:BSPIM:tx_status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\
        );
        Output = \SPIM_ADXRS:BSPIM:tx_status_4\ (fanout=1)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
            + \SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              !\SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              \SPIM_ADXRS:BSPIM:load_cond\
        );
        Output = \SPIM_ADXRS:BSPIM:load_cond\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * \SPIM_ADXRS:BSPIM:rx_status_4\
        );
        Output = \SPIM_ADXRS:BSPIM:rx_status_6\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_457, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_457 * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = Net_457 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_375, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:txn\
        );
        Output = Net_375 (fanout=1)
}

datapathcell: Name =\SPIM_ADXRS:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_439 ,
        cs_addr_2 => \SPIM_ADXRS:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_ADXRS:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_ADXRS:BSPIM:state_0\ ,
        route_si => Net_451 ,
        f1_load => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_ADXRS:BSPIM:mosi_from_dp\ ,
        chain_in => \SPIM_ADXRS:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_ADXRS:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_ADXRS:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_439 ,
        status_4 => \SPIM_ADXRS:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_ADXRS:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_ADXRS:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_ADXRS:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_ADXRS:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\
            + !\SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:tx_status_1\
        );
        Output = \SPIM_ADXRS:BSPIM:state_0\ (fanout=13)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_load_fifo\ * \UART_USB:BUART:rx_fifofull\
        );
        Output = \UART_USB:BUART:rx_status_4\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_USB:BUART:rx_fifonotempty\ * 
              \UART_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_USB:BUART:rx_status_5\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

datapathcell: Name =\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_0 => \UART_USB:BUART:counter_load_not\ ,
        cl0_comb => \UART_USB:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_USB:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_USB:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        status_5 => \UART_USB:BUART:rx_status_5\ ,
        status_4 => \UART_USB:BUART:rx_status_4\ ,
        status_3 => \UART_USB:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_fifo_empty\ * \UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_1\ * 
              !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:txn\ * \UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\
            + !\UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_state_2\ * !\UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              !\UART_USB:BUART:tx_shift_out\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * \UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
            + \UART_USB:BUART:tx_state_0\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\
        );
        Output = \UART_USB:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_USB:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_USB:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_2 => \UART_USB:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_USB:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_USB:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_USB:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_USB:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_USB:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_USB:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        status_3 => \UART_USB:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_USB:BUART:tx_status_2\ ,
        status_1 => \UART_USB:BUART:tx_fifo_empty\ ,
        status_0 => \UART_USB:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_459, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_459 * !\SPIM_ADXRS:BSPIM:state_2\ * 
              \SPIM_ADXRS:BSPIM:state_1\
            + !Net_459 * \SPIM_ADXRS:BSPIM:state_2\ * 
              !\SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\
            + !Net_459 * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
        );
        Output = Net_459 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:cnt_enable\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:cnt_enable\
        );
        Output = \SPIM_ADXRS:BSPIM:cnt_enable\ (fanout=3)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\
            + !\SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_0\ (fanout=13)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_USB:BUART:tx_status_2\ (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              \SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:tx_status_1\
            + \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_0\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
        );
        Output = \SPIM_ADXRS:BSPIM:state_1\ (fanout=13)

    [McSlotId=1]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              \SPIM_ADXRS:BSPIM:state_0\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:count_4\ * 
              !\SPIM_ADXRS:BSPIM:count_3\ * !\SPIM_ADXRS:BSPIM:count_2\ * 
              \SPIM_ADXRS:BSPIM:count_1\ * !\SPIM_ADXRS:BSPIM:count_0\ * 
              !\SPIM_ADXRS:BSPIM:ld_ident\
            + !\SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              \SPIM_ADXRS:BSPIM:count_2\ * !\SPIM_ADXRS:BSPIM:count_1\ * 
              \SPIM_ADXRS:BSPIM:count_0\ * !\SPIM_ADXRS:BSPIM:tx_status_1\
        );
        Output = \SPIM_ADXRS:BSPIM:state_2\ (fanout=13)

    [McSlotId=2]:     MacroCell: Name=\SPIM_ADXRS:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_439) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_ADXRS:BSPIM:state_2\ * !\SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * !\SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_2\ * \SPIM_ADXRS:BSPIM:state_1\ * 
              !\SPIM_ADXRS:BSPIM:state_0\ * \SPIM_ADXRS:BSPIM:ld_ident\
            + \SPIM_ADXRS:BSPIM:state_1\ * !\SPIM_ADXRS:BSPIM:state_0\ * 
              !\SPIM_ADXRS:BSPIM:count_4\ * !\SPIM_ADXRS:BSPIM:count_3\ * 
              !\SPIM_ADXRS:BSPIM:count_2\ * \SPIM_ADXRS:BSPIM:count_1\ * 
              !\SPIM_ADXRS:BSPIM:count_0\ * \SPIM_ADXRS:BSPIM:ld_ident\
        );
        Output = \SPIM_ADXRS:BSPIM:ld_ident\ (fanout=4)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
}

count7cell: Name =\SPIM_ADXRS:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_439 ,
        enable => \SPIM_ADXRS:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_ADXRS:BSPIM:count_6\ ,
        count_5 => \SPIM_ADXRS:BSPIM:count_5\ ,
        count_4 => \SPIM_ADXRS:BSPIM:count_4\ ,
        count_3 => \SPIM_ADXRS:BSPIM:count_3\ ,
        count_2 => \SPIM_ADXRS:BSPIM:count_2\ ,
        count_1 => \SPIM_ADXRS:BSPIM:count_1\ ,
        count_0 => \SPIM_ADXRS:BSPIM:count_0\ ,
        tc => \SPIM_ADXRS:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !Net_376 * 
              !\UART_USB:BUART:rx_address_detected\ * 
              \UART_USB:BUART:rx_last\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * 
              !\UART_USB:BUART:rx_state_3\ * \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:pollcount_1\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UART_USB:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_5\ * 
              !\UART_USB:BUART:rx_address_detected\
            + \UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:rx_count_6\ * 
              !\UART_USB:BUART:rx_count_4\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_3\ (fanout=7)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !\UART_USB:BUART:rx_count_0\
        );
        Output = \UART_USB:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376
        );
        Output = \UART_USB:BUART:rx_last\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:tx_bitclk_dp\
        );
        Output = \UART_USB:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_USB:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        load => \UART_USB:BUART:rx_counter_load\ ,
        count_6 => \UART_USB:BUART:rx_count_6\ ,
        count_5 => \UART_USB:BUART:rx_count_5\ ,
        count_4 => \UART_USB:BUART:rx_count_4\ ,
        count_3 => \UART_USB:BUART:rx_count_3\ ,
        count_2 => \UART_USB:BUART:rx_count_2\ ,
        count_1 => \UART_USB:BUART:rx_count_1\ ,
        count_0 => \UART_USB:BUART:rx_count_0\ ,
        tc => \UART_USB:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * 
              \UART_USB:BUART:rx_bitclk_enable\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * !\UART_USB:BUART:pollcount_1\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_USB:BUART:rx_state_0\ * !\UART_USB:BUART:rx_state_3\ * 
              !\UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_USB:BUART:rx_state_0\ * \UART_USB:BUART:rx_state_3\ * 
              \UART_USB:BUART:rx_state_2\ * 
              !\UART_USB:BUART:rx_address_detected\
        );
        Output = \UART_USB:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1210\ * !\QuadDec:Net_1251\
        );
        Output = \QuadDec:Net_611\ (fanout=1)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
}

datapathcell: Name =\UART_USB:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_USB:Net_9\ ,
        cs_addr_2 => \UART_USB:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_USB:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_USB:BUART:rx_bitclk_enable\ ,
        route_si => \UART_USB:BUART:pollcount_1\ ,
        f0_load => \UART_USB:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_USB:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_USB:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_state_2\ * \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * \UART_USB:BUART:tx_state_0\ * 
              \UART_USB:BUART:tx_bitclk\
            + \UART_USB:BUART:tx_state_1\ * !\UART_USB:BUART:tx_state_2\ * 
              \UART_USB:BUART:tx_bitclk\ * !\UART_USB:BUART:tx_counter_dp\
        );
        Output = \UART_USB:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1210\ * \QuadDec:Net_1251\
        );
        Output = \QuadDec:Net_530\ (fanout=1)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1210\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Net_1210\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_204 ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec:Net_1260\ ,
        clock => Net_204 ,
        status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
}

controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_204 ,
        control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              \SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_1\ (fanout=13)

    [McSlotId=1]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              \SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              \SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:tx_status_1\
        );
        Output = \SPIM_EASYCAMS:BSPIM:state_2\ (fanout=13)

    [McSlotId=2]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * \SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * \SPIM_EASYCAMS:BSPIM:ld_ident\
        );
        Output = \SPIM_EASYCAMS:BSPIM:ld_ident\ (fanout=4)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_465, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !Net_465
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * !Net_465
            + \SPIM_EASYCAMS:BSPIM:state_1\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !Net_465
        );
        Output = Net_465 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:cnt_enable\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              \SPIM_EASYCAMS:BSPIM:cnt_enable\
        );
        Output = \SPIM_EASYCAMS:BSPIM:cnt_enable\ (fanout=3)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_EASYCAMS:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_467 ,
        cs_addr_2 => \SPIM_EASYCAMS:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_EASYCAMS:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_EASYCAMS:BSPIM:state_0\ ,
        route_si => Net_466 ,
        f1_load => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \SPIM_EASYCAMS:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_EASYCAMS:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_EASYCAMS:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_EASYCAMS:BSPIM:rx_status_4\ ,
        chain_out => \SPIM_EASYCAMS:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_EASYCAMS:BSPIM:sR16:Dp:u1\

count7cell: Name =\SPIM_EASYCAMS:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_467 ,
        enable => \SPIM_EASYCAMS:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_EASYCAMS:BSPIM:count_6\ ,
        count_5 => \SPIM_EASYCAMS:BSPIM:count_5\ ,
        count_4 => \SPIM_EASYCAMS:BSPIM:count_4\ ,
        count_3 => \SPIM_EASYCAMS:BSPIM:count_3\ ,
        count_2 => \SPIM_EASYCAMS:BSPIM:count_2\ ,
        count_1 => \SPIM_EASYCAMS:BSPIM:count_1\ ,
        count_0 => \SPIM_EASYCAMS:BSPIM:count_0\ ,
        tc => \SPIM_EASYCAMS:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_USB:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              Net_376 * \UART_USB:BUART:pollcount_0\
            + \UART_USB:BUART:rx_count_2\ * \UART_USB:BUART:pollcount_1\
            + \UART_USB:BUART:rx_count_1\ * \UART_USB:BUART:rx_count_0\ * 
              \UART_USB:BUART:pollcount_1\
        );
        Output = \UART_USB:BUART:pollcount_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\UART_USB:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              !Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_1\ * 
              Net_376 * !\UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              !Net_376 * \UART_USB:BUART:pollcount_0\
            + !\UART_USB:BUART:rx_count_2\ * !\UART_USB:BUART:rx_count_0\ * 
              Net_376 * !\UART_USB:BUART:pollcount_0\
        );
        Output = \UART_USB:BUART:pollcount_0\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_204 ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_204 ,
        status_3 => \QuadDec:bQuadDec:error\ ,
        status_2 => \QuadDec:Net_1260\ ,
        status_1 => \QuadDec:Net_611\ ,
        status_0 => \QuadDec:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_204) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_403, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_659)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_403 (fanout=1)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_EASYCAMS:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_467 ,
        status_6 => \SPIM_EASYCAMS:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_EASYCAMS:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_EASYCAMS:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
            + \SPIM_EASYCAMS:BSPIM:state_0\ * !\SPIM_EASYCAMS:BSPIM:count_4\ * 
              !\SPIM_EASYCAMS:BSPIM:count_3\ * !\SPIM_EASYCAMS:BSPIM:count_2\ * 
              !\SPIM_EASYCAMS:BSPIM:count_1\ * !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:load_cond\
        );
        Output = \SPIM_EASYCAMS:BSPIM:load_cond\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\ * 
              \SPIM_EASYCAMS:BSPIM:rx_status_4\
        );
        Output = \SPIM_EASYCAMS:BSPIM:rx_status_6\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_464, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_1\ * \SPIM_EASYCAMS:BSPIM:state_0\ * 
              Net_464
        );
        Output = Net_464 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_404, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_403
        );
        Output = Net_404 (fanout=1)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_463, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_467) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_463 * !\SPIM_EASYCAMS:BSPIM:state_2\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
            + !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * \SPIM_EASYCAMS:BSPIM:count_1\ * 
              !\SPIM_EASYCAMS:BSPIM:count_0\ * 
              !\SPIM_EASYCAMS:BSPIM:ld_ident\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * \SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
            + \SPIM_EASYCAMS:BSPIM:state_2\ * 
              !\SPIM_EASYCAMS:BSPIM:mosi_from_dp\
            + !\SPIM_EASYCAMS:BSPIM:state_0\ * 
              !\SPIM_EASYCAMS:BSPIM:mosi_from_dp\
        );
        Output = Net_463 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:count_4\ * !\SPIM_EASYCAMS:BSPIM:count_3\ * 
              !\SPIM_EASYCAMS:BSPIM:count_2\ * !\SPIM_EASYCAMS:BSPIM:count_1\ * 
              \SPIM_EASYCAMS:BSPIM:count_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:load_rx_data\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              \SPIM_EASYCAMS:BSPIM:state_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:tx_status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\SPIM_EASYCAMS:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_EASYCAMS:BSPIM:state_2\ * !\SPIM_EASYCAMS:BSPIM:state_1\ * 
              !\SPIM_EASYCAMS:BSPIM:state_0\
        );
        Output = \SPIM_EASYCAMS:BSPIM:tx_status_4\ (fanout=1)
}

datapathcell: Name =\SPIM_EASYCAMS:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_467 ,
        cs_addr_2 => \SPIM_EASYCAMS:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_EASYCAMS:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_EASYCAMS:BSPIM:state_0\ ,
        route_si => Net_466 ,
        f1_load => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_EASYCAMS:BSPIM:mosi_from_dp\ ,
        chain_in => \SPIM_EASYCAMS:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_EASYCAMS:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_EASYCAMS:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_467 ,
        status_4 => \SPIM_EASYCAMS:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_EASYCAMS:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_EASYCAMS:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_EASYCAMS:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_EASYCAMS:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(27)] 
    interrupt: Name =isr_CTRL
        PORT MAP (
            interrupt => CLK_150Hz_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_388 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADXRS_RATE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_7 ,
        pad => ADXRS_RATE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_404 ,
        pad => LED_OK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ADXRS_TEMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_39 ,
        pad => ADXRS_TEMP(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ECSPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_466 ,
        pad => ECSPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ADXL_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_40 ,
        pad => ADXL_X(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ECSPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_463 ,
        pad => ECSPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ADXL_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_41 ,
        pad => ADXL_Y(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ANGLE_DAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_61 ,
        pad => ANGLE_DAC(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = ADXRS_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_459 ,
        pad => ADXRS_CS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ADXRS_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_456 ,
        pad => ADXRS_MOSI(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=4]: 
Pin : Name = POT_ALPHA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_42 ,
        pad => POT_ALPHA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ECSPI_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_464 ,
        pad => ECSPI_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = POT_GAIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_43 ,
        pad => POT_GAIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ECSPI_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_465 ,
        pad => ECSPI_CS(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = POT_NULL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_44 ,
        pad => POT_NULL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VREF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \ADC:Net_520\ ,
        pad => VREF(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = POT_TEST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_50 ,
        pad => POT_TEST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PSOC_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_375 ,
        pad => PSOC_TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GYRO_DAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_188 ,
        pad => GYRO_DAC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PSOC_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_376 ,
        pad => PSOC_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ADXRS_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_451 ,
        pad => ADXRS_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ADXRS_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_457 ,
        pad => ADXRS_CLK(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = ENC_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_295 ,
        pad => ENC_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENC_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_294 ,
        pad => ENC_A(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_204 ,
            dclk_0 => Net_204_local ,
            dclk_glb_1 => Net_439 ,
            dclk_1 => Net_439_local ,
            dclk_glb_2 => Net_467 ,
            dclk_2 => Net_467_local ,
            dclk_glb_3 => \ADC:Net_487\ ,
            dclk_3 => \ADC:Net_487_local\ ,
            dclk_glb_4 => \UART_USB:Net_9\ ,
            dclk_4 => \UART_USB:Net_9_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_5 => Net_502 ,
            dclk_5 => Net_502_local ,
            dclk_glb_6 => CLK_150Hz ,
            dclk_6 => CLK_150Hz_local );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM4\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_216 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_487_local\ ,
            ext_pin_1 => \ADC:Net_580\ ,
            ext_pin_2 => \ADC:Net_573\ ,
            ext_vssa => \ADC:Net_570\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_621_7\ ,
            dout_udb_6 => \ADC:Net_621_6\ ,
            dout_udb_5 => \ADC:Net_621_5\ ,
            dout_udb_4 => \ADC:Net_621_4\ ,
            dout_udb_3 => \ADC:Net_621_3\ ,
            dout_udb_2 => \ADC:Net_621_2\ ,
            dout_udb_1 => \ADC:Net_621_1\ ,
            dout_udb_0 => \ADC:Net_621_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_388 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_LED:CounterHW\
        PORT MAP (
            clock => Net_502 ,
            tc => Net_659 ,
            cmp => \Counter_LED:Net_54\ ,
            irq => \Counter_LED:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\VDAC8_GYRO:viDAC8\
        PORT MAP (
            vout => Net_188 ,
            iout => \VDAC8_GYRO:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\IDAC8_ANGLE:viDAC8\
        PORT MAP (
            vout => \IDAC8_ANGLE:Net_124\ ,
            iout => Net_61 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\IDAC8_ANGLE_OFFSET:viDAC8\
        PORT MAP (
            vout => \IDAC8_ANGLE_OFFSET:Net_124\ ,
            iout => Net_61 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxSeq
        PORT MAP (
            muxin_12 => Net_50 ,
            muxin_11 => Net_50 ,
            muxin_10 => Net_50 ,
            muxin_9 => Net_50 ,
            muxin_8 => Net_50 ,
            muxin_7 => Net_50 ,
            muxin_6 => Net_44 ,
            muxin_5 => Net_43 ,
            muxin_4 => Net_42 ,
            muxin_3 => Net_41 ,
            muxin_2 => Net_40 ,
            muxin_1 => Net_39 ,
            muxin_0 => Net_7 ,
            vout => Net_216 );
        Properties:
        {
            api_type = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000000"
            muxin_width = 13
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+----------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | ADXRS_RATE(0) | Analog(Net_7)
     |   1 |     * |      NONE |         CMOS_OUT |     LED_OK(0) | In(Net_404)
     |   2 |     * |      NONE |      HI_Z_ANALOG | ADXRS_TEMP(0) | Analog(Net_39)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | ECSPI_MISO(0) | FB(Net_466)
     |   4 |     * |      NONE |      HI_Z_ANALOG |     ADXL_X(0) | Analog(Net_40)
     |   5 |     * |      NONE |         CMOS_OUT | ECSPI_MOSI(0) | In(Net_463)
     |   6 |     * |      NONE |      HI_Z_ANALOG |     ADXL_Y(0) | Analog(Net_41)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  ANGLE_DAC(0) | Analog(Net_61)
-----+-----+-------+-----------+------------------+---------------+----------------------
   2 |   6 |     * |      NONE |         CMOS_OUT |   ADXRS_CS(0) | In(Net_459)
     |   7 |     * |      NONE |         CMOS_OUT | ADXRS_MOSI(0) | In(Net_456)
-----+-----+-------+-----------+------------------+---------------+----------------------
   4 |   4 |     * |      NONE |      HI_Z_ANALOG |  POT_ALPHA(0) | Analog(Net_42)
     |   5 |     * |      NONE |         CMOS_OUT |  ECSPI_CLK(0) | In(Net_464)
     |   6 |     * |      NONE |      HI_Z_ANALOG |   POT_GAIN(0) | Analog(Net_43)
     |   7 |     * |      NONE |         CMOS_OUT |   ECSPI_CS(0) | In(Net_465)
-----+-----+-------+-----------+------------------+---------------+----------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |   POT_NULL(0) | Analog(Net_44)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       VREF(0) | Analog(\ADC:Net_520\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   POT_TEST(0) | Analog(Net_50)
     |   3 |     * |      NONE |         CMOS_OUT |    PSOC_TX(0) | In(Net_375)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   GYRO_DAC(0) | Analog(Net_188)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    PSOC_RX(0) | FB(Net_376)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | ADXRS_MISO(0) | FB(Net_451)
     |   7 |     * |      NONE |         CMOS_OUT |  ADXRS_CLK(0) | In(Net_457)
-----+-----+-------+-----------+------------------+---------------+----------------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |      ENC_B(0) | FB(Net_295)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      ENC_A(0) | FB(Net_294)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named ADXRS_RATE(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named LED_OK(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named ADXRS_TEMP(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named ECSPI_MISO(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named ADXL_X(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named ECSPI_MOSI(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named ADXL_Y(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named ENC_B(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named ENC_A(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P0[6], P12[2], P12[3].
      Please check the "Final Placement Details" section of the report file (GyroSens-00.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 1s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.140ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.203ms
Warning: cdf.M0029: VDAC8_v1_70.cycdx: There was an error while parsing the debug data for component instance 'VDAC8_GYRO': error at line 10: Error processing element 'register'. error at line 10: invalid address 'VDAC8_GYRO_viDAC8__CR0' (File=C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\VDAC8_v1_70\VDAC8_v1_70.cycdx)
Warning: cdf.M0029: QuadDec_v2_0.cycdx: There was an error while parsing the debug data for component instance 'QuadDec': error at line 35: Error processing element 'register'. error at line 35: invalid address 'QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG' (File=C:\Programmi\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\QuadDec_v2_0\QuadDec_v2_0.cycdx)
API generation phase: Elapsed time ==> 1s.500ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
