build/ramstage/southbridge/intel/common/pciehp.o: \
 src/southbridge/intel/common/pciehp.c src/include/kconfig.h \
 build/config.h src/include/string.h src/include/stddef.h \
 src/commonlib/include/commonlib/helpers.h src/include/stdlib.h \
 src/arch/x86/include/arch/acpi.h src/arch/x86/include/stdint.h \
 src/include/rules.h src/include/device/device.h \
 src/include/device/resource.h src/include/device/path.h \
 src/arch/x86/include/arch/acpigen.h src/include/assert.h \
 src/arch/x86/include/arch/hlt.h src/include/console/console.h \
 src/arch/x86/include/arch/cpu.h src/include/console/post_codes.h \
 src/commonlib/include/commonlib/loglevel.h src/include/device/pci.h \
 src/arch/x86/include/arch/io.h src/include/endian.h \
 src/arch/x86/include/arch/byteorder.h src/include/swab.h \
 src/include/device/pci_ops.h src/arch/x86/include/arch/pci_ops.h \
 src/include/device/pci_def.h src/include/device/pci_rom.h \
 src/include/device/pciexp.h src/southbridge/intel/common/pciehp.h
