[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Sat Jun 29 13:55:57 2024
[*]
[dumpfile] "/home/hakam/Repos/ChaosCore/cocotb/tests/ChaosCore/sim_build/dump.fst"
[dumpfile_mtime] "Sat Jun 29 13:26:39 2024"
[dumpfile_size] 112973
[savefile] "/home/hakam/Repos/ChaosCore/cocotb/tests/ChaosCore/ChaosCore.gtkw"
[timestart] 189100
[size] 1920 1033
[pos] -1 -1
*-14.756053 257000 257000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] .
[treeopen] .ChaosCore.
[treeopen] .ChaosCore.backend.
[treeopen] .ChaosCore.frontend.
[treeopen] .ChaosCore.frontend.instruction_fetch.
[treeopen] .ChaosCore.frontend.instruction_fetch.instruction_Q.
[treeopen] .ChaosCore.frontend.rename.
[sst_width] 300
[signals_width] 601
[sst_expanded] 1
[sst_vpaned_height] 475
@28
clock
reset
ChaosCore.frontend.instruction_fetch.PC_gen.io_PC_next_valid
@22
ChaosCore.frontend.instruction_fetch.PC_gen.io_PC_next_bits_addr[31:0]
@200
-
@22
ChaosCore.io_backend_memory_request_bits_addr[31:0]
@820
ChaosCore.io_backend_memory_request_bits_wr_data[31:0]
@28
ChaosCore.io_backend_memory_request_bits_wr_en
@200
-
@24
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2[5:0]
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2[5:0]
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2[5:0]
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2[5:0]
@28
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_valid
ChaosCore.frontend.rename.io_renamed_decoded_fetch_packet_ready
@200
-
@24
ChaosCore.backend.MEM_RS.io_backend_packet_0_bits_RS2[5:0]
ChaosCore.backend.MEM_RS.io_backend_packet_1_bits_RS2[5:0]
ChaosCore.backend.MEM_RS.io_backend_packet_2_bits_RS2[5:0]
ChaosCore.backend.MEM_RS.io_backend_packet_3_bits_RS2[5:0]
@28
ChaosCore.backend.MEM_RS.io_backend_packet_0_bits_RS2_valid
ChaosCore.backend.MEM_RS.io_backend_packet_1_bits_RS2_valid
ChaosCore.backend.MEM_RS.io_backend_packet_2_bits_RS2_valid
ChaosCore.backend.MEM_RS.io_backend_packet_3_bits_RS2_valid
@200
-
@28
ChaosCore.backend.MEM_RS.io_backend_packet_0_ready
ChaosCore.backend.MEM_RS.io_backend_packet_1_ready
ChaosCore.backend.MEM_RS.io_backend_packet_2_ready
ChaosCore.backend.MEM_RS.io_backend_packet_3_ready
[pattern_trace] 1
[pattern_trace] 0
