// Seed: 2395024260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  always @(posedge id_12) begin
    id_8 <= id_21;
    $display(id_23);
    {id_3, 1} = 1'b0;
    id_21 = id_20;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge id_4) begin
    #1 $display(id_3);
    id_1 <= (id_4);
  end
  module_0(
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_2,
      id_3,
      id_1,
      id_2,
      id_5,
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_5,
      id_3,
      id_5,
      id_1,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5
  );
  tri0 id_6 = 1;
  assign id_5 = 1;
  assign id_6 = 1;
endmodule
