{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717121304056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121304056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:24 2024 " "Processing started: Fri May 31 03:08:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121304056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121304056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121304056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717121304262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717121304262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceinvadersgame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceinvadersgame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpaceInvadersGame-Structural " "Found design unit 1: SpaceInvadersGame-Structural" {  } { { "SpaceInvadersGame.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308970 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpaceInvadersGame " "Found entity 1: SpaceInvadersGame" {  } { { "SpaceInvadersGame.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/usbport/usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/usbport/usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "../UsbPort/UsbPort.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/UsbPort/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308971 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "../UsbPort/UsbPort.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/UsbPort/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialController-Structural " "Found design unit 1: SerialController-Structural" {  } { { "../Serial/SerialController.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308972 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialController " "Found entity 1: SerialController" {  } { { "../Serial/SerialController.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-behavioral " "Found design unit 1: ParityCheck-behavioral" {  } { { "../Serial/SerialReceiver/ParityCheck.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/ParityCheck.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "../Serial/SerialReceiver/ParityCheck.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-Behavioral " "Found design unit 1: SerialControl-Behavioral" {  } { { "../Serial/SerialReceiver/SerialControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/SerialControl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308975 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "../Serial/SerialReceiver/SerialControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-Structural " "Found design unit 1: SerialReceiver-Structural" {  } { { "../Serial/SerialReceiver/SerialReceiver.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/SerialReceiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308976 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "../Serial/SerialReceiver/SerialReceiver.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/SerialReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialreceiver/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-Behavioral " "Found design unit 1: ShiftRegister-Behavioral" {  } { { "../Serial/SerialReceiver/ShiftRegister.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/ShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../Serial/SerialReceiver/ShiftRegister.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialReceiver/ShiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialdispatcher/serialdispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/serial/serialdispatcher/serialdispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialDispatcher-Behavioral " "Found design unit 1: SerialDispatcher-Behavioral" {  } { { "../Serial/SerialDispatcher/SerialDispatcher.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialDispatcher/SerialDispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308978 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialDispatcher " "Found entity 1: SerialDispatcher" {  } { { "../Serial/SerialDispatcher/SerialDispatcher.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/Serial/SerialDispatcher/SerialDispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/scoredisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/scoredisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreDisplay-structural " "Found design unit 1: scoreDisplay-structural" {  } { { "../ScoreDisplay/scoreDisplay.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/scoreDisplay.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308979 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreDisplay " "Found entity 1: scoreDisplay" {  } { { "../ScoreDisplay/scoreDisplay.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/scoreDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/reg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bit-reg_4bit_arch " "Found design unit 1: reg_4bit-reg_4bit_arch" {  } { { "../ScoreDisplay/reg_4bit.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/reg_4bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308980 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bit " "Found entity 1: reg_4bit" {  } { { "../ScoreDisplay/reg_4bit.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/reg_4bit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicfunction " "Found design unit 1: FFD-logicfunction" {  } { { "../ScoreDisplay/FFD.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/FFD.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308981 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../ScoreDisplay/FFD.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/FFD.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/dec2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/dec2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2hex-structural " "Found design unit 1: dec2hex-structural" {  } { { "../ScoreDisplay/dec2hex.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/dec2hex.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308982 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "../ScoreDisplay/dec2hex.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/dec2hex.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/dec_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/scoredisplay/dec_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3_8-structural " "Found design unit 1: dec_3_8-structural" {  } { { "../ScoreDisplay/dec_3_8.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/dec_3_8.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308983 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3_8 " "Found entity 1: dec_3_8" {  } { { "../ScoreDisplay/dec_3_8.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/ScoreDisplay/dec_3_8.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader-Structural " "Found design unit 1: KeyboardReader-Structural" {  } { { "../KeyboardReader/KeyboardReader.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyboardReader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308984 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader " "Found entity 1: KeyboardReader" {  } { { "../KeyboardReader/KeyboardReader.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyboardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer_tb-Behavioral " "Found design unit 1: OutputBuffer_tb-Behavioral" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308985 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer_tb " "Found entity 1: OutputBuffer_tb" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-Structural " "Found design unit 1: OutputBuffer-Structural" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308986 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/buffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/buffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl_tb-Behavioral " "Found design unit 1: BufferControl_tb-Behavioral" {  } { { "../KeyboardReader/OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308987 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl_tb " "Found entity 1: BufferControl_tb" {  } { { "../KeyboardReader/OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-behavioral " "Found design unit 1: BufferControl-behavioral" {  } { { "../KeyboardReader/OutputBuffer/BufferControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308988 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "../KeyboardReader/OutputBuffer/BufferControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputRegister_tb-Behavioral " "Found design unit 1: OutputRegister_tb-Behavioral" {  } { { "../KeyboardReader/OutputBuffer/OutputRegister_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308989 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputRegister_tb " "Found entity 1: OutputRegister_tb" {  } { { "../KeyboardReader/OutputBuffer/OutputRegister_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/outputbuffer/outputregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputRegister-Behavioral " "Found design unit 1: OutputRegister-Behavioral" {  } { { "../KeyboardReader/OutputBuffer/OutputRegister.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308990 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputRegister " "Found entity 1: OutputRegister" {  } { { "../KeyboardReader/OutputBuffer/OutputRegister.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ringbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ringbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer_tb-Behavioral " "Found design unit 1: RingBuffer_tb-Behavioral" {  } { { "../KeyboardReader/RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RingBuffer_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308991 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer_tb " "Found entity 1: RingBuffer_tb" {  } { { "../KeyboardReader/RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RingBuffer_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer-Structural " "Found design unit 1: RingBuffer-Structural" {  } { { "../KeyboardReader/RingBuffer/RingBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RingBuffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308992 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer " "Found entity 1: RingBuffer" {  } { { "../KeyboardReader/RingBuffer/RingBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "../KeyboardReader/RingBuffer/RAM.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308993 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../KeyboardReader/RingBuffer/RAM.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/mac_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/mac_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_tb-Behavioral " "Found design unit 1: mac_tb-Behavioral" {  } { { "../KeyboardReader/RingBuffer/MAC_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/MAC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308995 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_tb " "Found entity 1: mac_tb" {  } { { "../KeyboardReader/RingBuffer/MAC_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/MAC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-Structural " "Found design unit 1: mac-Structural" {  } { { "../KeyboardReader/RingBuffer/MAC.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/MAC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308996 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../KeyboardReader/RingBuffer/MAC.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/rbc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/rbc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rbc_tb-Behavioral " "Found design unit 1: rbc_tb-Behavioral" {  } { { "../KeyboardReader/RingBuffer/RBC_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RBC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308997 ""} { "Info" "ISGN_ENTITY_NAME" "1 rbc_tb " "Found entity 1: rbc_tb" {  } { { "../KeyboardReader/RingBuffer/RBC_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RBC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/rbc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/ringbuffer/rbc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rbc-behavioral " "Found design unit 1: rbc-behavioral" {  } { { "../KeyboardReader/RingBuffer/RBC.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RBC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308998 ""} { "Info" "ISGN_ENTITY_NAME" "1 rbc " "Found entity 1: rbc" {  } { { "../KeyboardReader/RingBuffer/RBC.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/RingBuffer/RBC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keydecode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keydecode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode_tb-Behavioral " "Found design unit 1: KeyDecode_tb-Behavioral" {  } { { "../KeyboardReader/KeyDecode/KeyDecode_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyDecode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308999 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode_tb " "Found entity 1: KeyDecode_tb" {  } { { "../KeyboardReader/KeyDecode/KeyDecode_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyDecode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121308999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121308999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode-Structural " "Found design unit 1: KeyDecode-Structural" {  } { { "../KeyboardReader/KeyDecode/KeyDecode.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyDecode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309000 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode " "Found entity 1: KeyDecode" {  } { { "../KeyboardReader/KeyDecode/KeyDecode.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyDecode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keycontrol/keycontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keycontrol/keycontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl_tb-Behavioral " "Found design unit 1: KeyControl_tb-Behavioral" {  } { { "../KeyboardReader/KeyDecode/KeyControl/KeyControl_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyControl/KeyControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309001 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl_tb " "Found entity 1: KeyControl_tb" {  } { { "../KeyboardReader/KeyDecode/KeyControl/KeyControl_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyControl/KeyControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keycontrol/keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keycontrol/keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-Behavioral " "Found design unit 1: KeyControl-Behavioral" {  } { { "../KeyboardReader/KeyDecode/KeyControl/KeyControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyControl/KeyControl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309002 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "../KeyboardReader/KeyDecode/KeyControl/KeyControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyControl/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/keyscan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/keyscan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan_tb-behavior " "Found design unit 1: KeyScan_tb-behavior" {  } { { "../KeyboardReader/KeyDecode/KeyScan/KeyScan_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/KeyScan_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309003 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan_tb " "Found entity 1: KeyScan_tb" {  } { { "../KeyboardReader/KeyDecode/KeyScan/KeyScan_tb.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/KeyScan_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-Structural " "Found design unit 1: KeyScan-Structural" {  } { { "../KeyboardReader/KeyDecode/KeyScan/KeyScan.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/KeyScan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309004 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "../KeyboardReader/KeyDecode/KeyScan/KeyScan.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/KeyScan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "../KeyboardReader/KeyDecode/KeyScan/mux4.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/mux4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../KeyboardReader/KeyDecode/KeyScan/mux4.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/dec2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/keyboardreader/keydecode/keyscan/dec2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2_4-Behavioral " "Found design unit 1: dec2_4-Behavioral" {  } { { "../KeyboardReader/KeyDecode/KeyScan/dec2_4.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/dec2_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309006 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "../KeyboardReader/KeyDecode/KeyScan/dec2_4.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/KeyDecode/KeyScan/dec2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zebon/downloads/lic/g12-lic-2324/hardware/common/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zebon/downloads/lic/g12-lic-2324/hardware/common/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "../common/counter.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/common/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309007 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../common/counter.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/common/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717121309007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OutputBuffer " "Elaborating entity \"OutputBuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717121309030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputRegister OutputRegister:U0 " "Elaborating entity \"OutputRegister\" for hierarchy \"OutputRegister:U0\"" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "U0" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717121309031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl BufferControl:U1 " "Elaborating entity \"BufferControl\" for hierarchy \"BufferControl:U1\"" {  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "U1" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717121309032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717121309242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717121309435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717121309435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717121309454 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717121309454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717121309454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717121309454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121309463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 03:08:29 2024 " "Processing ended: Fri May 31 03:08:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121309463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121309463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121309463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717121309463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717121310358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121310358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:30 2024 " "Processing started: Fri May 31 03:08:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121310358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717121310358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717121310358 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717121310415 ""}
{ "Info" "0" "" "Project  = SpaceInvadersGame" {  } {  } 0 0 "Project  = SpaceInvadersGame" 0 0 "Fitter" 0 0 1717121310415 ""}
{ "Info" "0" "" "Revision = SpaceInvadersGame" {  } {  } 0 0 "Revision = SpaceInvadersGame" 0 0 "Fitter" 0 0 1717121310415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717121310453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717121310454 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SpaceInvadersGame 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"SpaceInvadersGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717121310458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717121310478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717121310478 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717121310578 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717121310582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717121310634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717121310634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717121310634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717121310634 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717121310634 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717121310635 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717121310635 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717121310635 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717121310635 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717121310635 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717121310635 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717121310636 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 14 " "No exact pin location assignment(s) for 13 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717121310721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SpaceInvadersGame.sdc " "Synopsys Design Constraints File file not found: 'SpaceInvadersGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717121310909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717121310909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717121310910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717121310910 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717121310911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717121310917 ""}  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717121310917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BufferControl:U1\|CurrentState.STATE_RECEIVING  " "Automatically promoted node BufferControl:U1\|CurrentState.STATE_RECEIVING " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717121310917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BufferControl:U1\|Selector2~0 " "Destination node BufferControl:U1\|Selector2~0" {  } { { "../KeyboardReader/OutputBuffer/BufferControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717121310917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717121310917 ""}  } { { "../KeyboardReader/OutputBuffer/BufferControl.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/BufferControl.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717121310917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717121310917 ""}  } { { "../KeyboardReader/OutputBuffer/OutputBuffer.vhd" "" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/KeyboardReader/OutputBuffer/OutputBuffer.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717121310917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717121311107 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717121311107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717121311108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717121311119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717121311119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717121311119 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 6 6 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 6 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717121311120 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717121311120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717121311120 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717121311121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717121311121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717121311121 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[0\] " "Node \"KEYPAD_COL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[1\] " "Node \"KEYPAD_COL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_COL\[2\] " "Node \"KEYPAD_COL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_COL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[0\] " "Node \"KEYPAD_LIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[1\] " "Node \"KEYPAD_LIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[2\] " "Node \"KEYPAD_LIN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEYPAD_LIN\[3\] " "Node \"KEYPAD_LIN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEYPAD_LIN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[0\] " "Node \"inputPort\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[1\] " "Node \"inputPort\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[2\] " "Node \"inputPort\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[3\] " "Node \"inputPort\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[4\] " "Node \"inputPort\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[5\] " "Node \"inputPort\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[6\] " "Node \"inputPort\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputPort\[7\] " "Node \"inputPort\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputPort\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[0\] " "Node \"outputPort\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[1\] " "Node \"outputPort\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[2\] " "Node \"outputPort\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[3\] " "Node \"outputPort\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[4\] " "Node \"outputPort\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[5\] " "Node \"outputPort\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[6\] " "Node \"outputPort\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outputPort\[7\] " "Node \"outputPort\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "outputPort\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717121311130 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717121311130 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717121311131 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717121311133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717121311861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717121311897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717121311910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717121313528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717121313528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717121313744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717121314396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717121314396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717121314517 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717121314517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717121314518 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717121314627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717121314634 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1717121314634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717121314779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717121314779 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1717121314779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717121314899 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717121315102 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717121315192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/output_files/SpaceInvadersGame.fit.smsg " "Generated suppressed messages file C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/output_files/SpaceInvadersGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717121315215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6584 " "Peak virtual memory: 6584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121315392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 03:08:35 2024 " "Processing ended: Fri May 31 03:08:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121315392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121315392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121315392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717121315392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717121316226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121316226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:36 2024 " "Processing started: Fri May 31 03:08:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121316226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717121316226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717121316226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717121316374 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717121317231 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717121317298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121317641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 03:08:37 2024 " "Processing ended: Fri May 31 03:08:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121317641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121317641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121317641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717121317641 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717121318224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717121318538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121318538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:38 2024 " "Processing started: Fri May 31 03:08:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121318538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SpaceInvadersGame -c SpaceInvadersGame " "Command: quartus_sta SpaceInvadersGame -c SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318538 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717121318594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717121318669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717121318669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SpaceInvadersGame.sdc " "Synopsys Design Constraints File file not found: 'SpaceInvadersGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717121318814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BufferControl:U1\|CurrentState.STATE_RECEIVING BufferControl:U1\|CurrentState.STATE_RECEIVING " "create_clock -period 1.000 -name BufferControl:U1\|CurrentState.STATE_RECEIVING BufferControl:U1\|CurrentState.STATE_RECEIVING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717121318814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717121318814 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318815 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717121318815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717121318820 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717121318822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717121318823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.651 " "Worst-case setup slack is -1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -1.651 clk  " "   -1.651              -1.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk  " "    0.331               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121318828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121318829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 clk  " "   -3.000              -6.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 BufferControl:U1\|CurrentState.STATE_RECEIVING  " "   -1.222              -4.888 BufferControl:U1\|CurrentState.STATE_RECEIVING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717121318836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717121318846 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1717121318846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717121318969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717121318983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717121318986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.367 " "Worst-case setup slack is -1.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367              -1.367 clk  " "   -1.367              -1.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121318991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121318992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.666 clk  " "   -3.000              -6.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 BufferControl:U1\|CurrentState.STATE_RECEIVING  " "   -1.222              -4.888 BufferControl:U1\|CurrentState.STATE_RECEIVING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121318994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121318994 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717121318999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717121319053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717121319054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.631 " "Worst-case setup slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 clk  " "   -0.631              -0.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121319055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121319057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121319059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717121319060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.096 clk  " "   -3.000              -6.096 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 BufferControl:U1\|CurrentState.STATE_RECEIVING  " "   -1.000              -4.000 BufferControl:U1\|CurrentState.STATE_RECEIVING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717121319062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717121319062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717121319450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717121319450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121319471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 03:08:39 2024 " "Processing ended: Fri May 31 03:08:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121319471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121319471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121319471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717121319471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717121320278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121320278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:40 2024 " "Processing started: Fri May 31 03:08:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121320278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717121320278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SpaceInvadersGame -c SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717121320278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717121320483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SpaceInvadersGame.vho C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/ simulation " "Generated file SpaceInvadersGame.vho in folder \"C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717121320503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121320515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 03:08:40 2024 " "Processing ended: Fri May 31 03:08:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121320515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121320515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121320515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717121320515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1717121321379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717121321379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 03:08:41 2024 " "Processing started: Fri May 31 03:08:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717121321379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1717121321379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui SpaceInvadersGame SpaceInvadersGame " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui SpaceInvadersGame SpaceInvadersGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1717121321379 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui SpaceInvadersGame SpaceInvadersGame " "Quartus(args): --block_on_gui SpaceInvadersGame SpaceInvadersGame" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1717121321379 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1717121321434 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1717121321474 ""}
{ "Warning" "0" "" "Warning: File SpaceInvadersGame_run_msim_gate_vhdl.do already exists - backing up current file as SpaceInvadersGame_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File SpaceInvadersGame_run_msim_gate_vhdl.do already exists - backing up current file as SpaceInvadersGame_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1717121321576 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/SpaceInvadersGame_run_msim_gate_vhdl.do" {  } { { "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/SpaceInvadersGame_run_msim_gate_vhdl.do" "0" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/SpaceInvadersGame_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/simulation/questa/SpaceInvadersGame_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1717121321579 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Reading pref.tcl" {  } {  } 0 0 "Questa Intel FPGA Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2023.3 win64 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2023.3 win64 Jul 17 2023" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Copyright 1991-2023 Mentor Graphics Corporation" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Copyright 1991-2023 Mentor Graphics Corporation" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  All Rights Reserved." {  } {  } 0 0 "Questa Intel FPGA Info: # //  All Rights Reserved." 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" {  } {  } 0 0 "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" {  } {  } 0 0 "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," {  } {  } 0 0 "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," 0 0 "Shell" 0 0 1717121355290 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" {  } {  } 0 0 "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." {  } {  } 0 0 "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do SpaceInvadersGame_run_msim_gate_vhdl.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do SpaceInvadersGame_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is zebon@LAPTOP-D31BHLK4." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is zebon@LAPTOP-D31BHLK4." 0 0 "Shell" 0 0 1717121355291 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt1\".  Locker is zebon@LAPTOP-D31BHLK4." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt1\".  Locker is zebon@LAPTOP-D31BHLK4." 0 0 "Shell" 0 0 1717121355291 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt2\".  Locker is zebon@LAPTOP-D31BHLK4." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt2\".  Locker is zebon@LAPTOP-D31BHLK4." 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{SpaceInvadersGame.vho\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{SpaceInvadersGame.vho\}" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 03:08:46 on May 31,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 03:08:46 on May 31,2024" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work SpaceInvadersGame.vho " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work SpaceInvadersGame.vho " 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package fiftyfivenm_atom_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package fiftyfivenm_atom_pack" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package fiftyfivenm_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package fiftyfivenm_components" 0 0 "Shell" 0 0 1717121355291 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity hard_block" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity hard_block" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of hard_block" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of hard_block" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity OutputBuffer" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity OutputBuffer" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture structure of OutputBuffer" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture structure of OutputBuffer" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 03:08:47 on May 31,2024, Elapsed time: 0:00:01" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 03:08:47 on May 31,2024, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -93 -work work \{C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -93 -work work \{C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd\}" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 03:08:47 on May 31,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 03:08:47 on May 31,2024" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd " {  } {  } 0 0 "Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd " 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package STANDARD" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package TEXTIO" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling entity OutputBuffer_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling entity OutputBuffer_tb" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling architecture Behavioral of OutputBuffer_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling architecture Behavioral of OutputBuffer_tb" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 03:08:47 on May 31,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 03:08:47 on May 31,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=\"+acc\"  OutputBuffer_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=\"+acc\"  OutputBuffer_tb" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=\"\"+acc\"\" OutputBuffer_tb " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=\"\"+acc\"\" OutputBuffer_tb " 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 03:08:47 on May 31,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 03:08:47 on May 31,2024" 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." 0 0 "Shell" 0 0 1717121355292 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility." 0 0 "Shell" 0 0 1717121355292 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"Q\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"Q\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." 0 0 "Shell" 0 0 1717121355292 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"OB_free\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"OB_free\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." 0 0 "Shell" 0 0 1717121355292 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"D_val\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/../KeyboardReader/OutputBuffer/OutputBuffer_tb.vhd(29): (vopt-1134) Incompatible modes for port \"D_val\" in component \"OutputBuffer\" when binding to entity \"OutputBuffer\"." 0 0 "Shell" 0 0 1717121355292 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Optimization failed" {  } {  } 0 0 "Questa Intel FPGA Info: # Optimization failed" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1." 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Error loading design" {  } {  } 0 0 "Questa Intel FPGA Info: # Error loading design" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Error: Error loading design" {  } {  } 0 0 "Questa Intel FPGA Info: # Error: Error loading design" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #        Pausing macro execution" {  } {  } 0 0 "Questa Intel FPGA Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # MACRO ./SpaceInvadersGame_run_msim_gate_vhdl.do PAUSED at line 12" {  } {  } 0 0 "Questa Intel FPGA Info: # MACRO ./SpaceInvadersGame_run_msim_gate_vhdl.do PAUSED at line 12" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 03:09:13 on May 31,2024, Elapsed time: 0:00:26" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 03:09:13 on May 31,2024, Elapsed time: 0:00:26" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 3, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 3, Warnings: 1" 0 0 "Shell" 0 0 1717121355293 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1717121355394 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1717121355394 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame_nativelink_simulation.rpt" {  } { { "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame_nativelink_simulation.rpt" "0" { Text "C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/zebon/Downloads/LIC/G12-LIC-2324/hardware/SpaceInvadersGame/SpaceInvadersGame_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1717121355394 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1717121355394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 6 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717121355394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 31 03:09:15 2024 " "Processing ended: Fri May 31 03:09:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717121355394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717121355394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717121355394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1717121355394 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 105 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 105 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1717121355943 ""}
