#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555e7c80f820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555e7c80f9b0 .scope module, "tb_control_unit" "tb_control_unit" 3 1;
 .timescale 0 0;
v0x555e7c83eda0_0 .net "ALUControlD", 2 0, v0x555e7c7db7e0_0;  1 drivers
v0x555e7c83ee80_0 .net "ALUSrcD", 0 0, v0x555e7c7dbbd0_0;  1 drivers
v0x555e7c83ef50_0 .net "BranchD", 0 0, v0x555e7c83e450_0;  1 drivers
v0x555e7c83f050_0 .net "ImmSrcD", 1 0, v0x555e7c83e4f0_0;  1 drivers
v0x555e7c83f120_0 .net "JumpD", 0 0, v0x555e7c83e5d0_0;  1 drivers
v0x555e7c83f1c0_0 .net "MemWriteD", 0 0, v0x555e7c83e6e0_0;  1 drivers
v0x555e7c83f290_0 .net "RegWriteD", 0 0, v0x555e7c83e7a0_0;  1 drivers
v0x555e7c83f360_0 .net "ResultSrcD", 1 0, v0x555e7c83e860_0;  1 drivers
v0x555e7c83f430_0 .var "funct3", 2 0;
v0x555e7c83f590_0 .var "funct7", 6 0;
v0x555e7c83f660_0 .var "op", 6 0;
S_0x555e7c7c9cf0 .scope module, "dut" "control_unit" 3 19, 4 1 0, S_0x555e7c80f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "RegWriteD";
    .port_info 4 /OUTPUT 2 "ResultSrcD";
    .port_info 5 /OUTPUT 1 "MemWriteD";
    .port_info 6 /OUTPUT 1 "JumpD";
    .port_info 7 /OUTPUT 1 "BranchD";
    .port_info 8 /OUTPUT 3 "ALUControlD";
    .port_info 9 /OUTPUT 1 "ALUSrcD";
    .port_info 10 /OUTPUT 2 "ImmSrcD";
v0x555e7c7db7e0_0 .var "ALUControlD", 2 0;
v0x555e7c7dbbd0_0 .var "ALUSrcD", 0 0;
v0x555e7c83e450_0 .var "BranchD", 0 0;
v0x555e7c83e4f0_0 .var "ImmSrcD", 1 0;
v0x555e7c83e5d0_0 .var "JumpD", 0 0;
v0x555e7c83e6e0_0 .var "MemWriteD", 0 0;
v0x555e7c83e7a0_0 .var "RegWriteD", 0 0;
v0x555e7c83e860_0 .var "ResultSrcD", 1 0;
v0x555e7c83e940_0 .net "funct3", 2 0, v0x555e7c83f430_0;  1 drivers
v0x555e7c83ea20_0 .net "funct7", 6 0, v0x555e7c83f590_0;  1 drivers
v0x555e7c83eb00_0 .net "op", 6 0, v0x555e7c83f660_0;  1 drivers
E_0x555e7c7ca7e0 .event edge, v0x555e7c83eb00_0, v0x555e7c83e940_0;
    .scope S_0x555e7c7c9cf0;
T_0 ;
Ewait_0 .event/or E_0x555e7c7ca7e0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %load/vec4 v0x555e7c83eb00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %load/vec4 v0x555e7c83e940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %load/vec4 v0x555e7c83e940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %jmp T_0.26;
T_0.18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.20 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.21 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.22 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.23 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %jmp T_0.26;
T_0.26 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e5d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c83e5d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e7c83e860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e7c7dbbd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c7db7e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e7c83e4f0_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555e7c80f9b0;
T_1 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 36 "$display", "LW: RegWriteD=%b ResultSrcD=%b MemWriteD=%b ALUSrcD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83f290_0, v0x555e7c83f360_0, v0x555e7c83f1c0_0, v0x555e7c83ee80_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 41 "$display", "SW: RegWriteD=%b ResultSrcD=%b MemWriteD=%b ALUSrcD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83f290_0, v0x555e7c83f360_0, v0x555e7c83f1c0_0, v0x555e7c83ee80_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 46 "$display", "ADDI: RegWriteD=%b ALUSrcD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83f290_0, v0x555e7c83ee80_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 51 "$display", "ANDI: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 55 "$display", "ORI: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 59 "$display", "ADD: RegWriteD=%b ALUSrcD=%b ALUControlD=%b", v0x555e7c83f290_0, v0x555e7c83ee80_0, v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 63 "$display", "SUB: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 67 "$display", "SLL: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 71 "$display", "SRL: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 75 "$display", "SRA: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 79 "$display", "SLT: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 83 "$display", "SLTU: ALUControlD=%b", v0x555e7c83eda0_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 87 "$display", "BEQ: BranchD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83ef50_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 91 "$display", "BLT: BranchD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83ef50_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 95 "$display", "JAL: JumpD=%b RegWriteD=%b ResultSrcD=%b ImmSrcD=%b", v0x555e7c83f120_0, v0x555e7c83f290_0, v0x555e7c83f360_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 99 "$display", "JALR: JumpD=%b RegWriteD=%b ResultSrcD=%b ALUSrcD=%b ALUControlD=%b ImmSrcD=%b", v0x555e7c83f120_0, v0x555e7c83f290_0, v0x555e7c83f360_0, v0x555e7c83ee80_0, v0x555e7c83eda0_0, v0x555e7c83f050_0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f660_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e7c83f430_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555e7c83f590_0, 0, 7;
    %delay 5, 0;
    %vpi_call/w 3 104 "$display", "NOP: RegWriteD=%b", v0x555e7c83f290_0 {0 0 0};
    %vpi_call/w 3 106 "$display", "=== Fin del testbench CONTROL_UNIT ===" {0 0 0};
    %vpi_call/w 3 107 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555e7c80f9b0;
T_2 ;
    %vpi_call/w 3 112 "$dumpfile", "tb_control_unit_waves.vcd" {0 0 0};
    %vpi_call/w 3 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555e7c80f9b0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_control_unit.sv";
    "module/control_unit.sv";
