/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [27:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  reg [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_12z ? celloutsig_1_4z : celloutsig_1_12z;
  assign celloutsig_0_23z = celloutsig_0_21z ? in_data[21] : celloutsig_0_7z;
  assign celloutsig_0_44z = ~(celloutsig_0_13z & celloutsig_0_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z & celloutsig_1_16z);
  assign celloutsig_0_28z = ~(celloutsig_0_26z[5] & celloutsig_0_21z);
  assign celloutsig_0_30z = ~((celloutsig_0_22z | celloutsig_0_27z[2]) & (celloutsig_0_11z | celloutsig_0_29z));
  assign celloutsig_0_0z = in_data[75] | in_data[15];
  assign celloutsig_1_4z = celloutsig_1_3z[2] | in_data[129];
  assign celloutsig_1_16z = celloutsig_1_2z | celloutsig_1_7z[2];
  assign celloutsig_0_18z = celloutsig_0_17z[10] | in_data[5];
  assign celloutsig_0_29z = celloutsig_0_6z[0] | celloutsig_0_28z;
  assign celloutsig_1_10z = ~(celloutsig_1_7z[3] ^ celloutsig_1_4z);
  assign celloutsig_1_15z = ~(celloutsig_1_0z[0] ^ celloutsig_1_12z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[1] ^ celloutsig_0_4z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z[2] ^ celloutsig_0_5z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_4z[0] ^ celloutsig_0_4z[4]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z ^ in_data[68]);
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } & { in_data[52:50], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_8z[3:0], celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_10z } & in_data[48:39];
  assign celloutsig_1_0z = in_data[131:121] & in_data[108:98];
  assign celloutsig_1_3z = { in_data[177:167], celloutsig_1_1z } & { in_data[149:140], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[17:15], celloutsig_0_3z, celloutsig_0_3z } & celloutsig_0_4z[6:2];
  assign celloutsig_0_24z = { celloutsig_0_12z[2:1], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z } & { in_data[7:5], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_47z = { celloutsig_0_38z, celloutsig_0_37z } && { celloutsig_0_45z[9:7], in_data[7:5] };
  assign celloutsig_1_6z = { celloutsig_1_0z[10:1], celloutsig_1_2z } && { celloutsig_1_0z[10:2], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[33:25], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } || { in_data[64:48], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[176:166], celloutsig_1_2z, celloutsig_1_3z } || { celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_3z[9:7], celloutsig_1_7z } || in_data[191:184];
  assign celloutsig_1_18z = { in_data[142:125], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } || { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z } || { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_12z[7:5] || celloutsig_0_5z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z } || { in_data[94:88], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_37z = celloutsig_0_8z[5:2] < { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_29z };
  assign celloutsig_1_12z = { celloutsig_1_0z[10:8], celloutsig_1_2z } < in_data[104:101];
  assign celloutsig_0_6z = celloutsig_0_2z ? { 1'h1, celloutsig_0_5z, celloutsig_0_3z } : celloutsig_0_4z[6:0];
  assign celloutsig_0_1z = in_data[70] ? in_data[42:40] : in_data[5:3];
  assign celloutsig_0_15z = celloutsig_0_12z[7] ? { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z } : { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_38z = - { celloutsig_0_8z[5:2], celloutsig_0_32z };
  assign celloutsig_0_27z = - { in_data[6:5], celloutsig_0_3z };
  assign celloutsig_0_46z = { celloutsig_0_14z[25], celloutsig_0_20z, celloutsig_0_11z, in_data[7:5] } !== { celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[139:135] !== in_data[172:168];
  assign celloutsig_1_11z = { in_data[136:104], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z } !== { in_data[149:108], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_22z = celloutsig_0_4z[7:3] !== { celloutsig_0_14z[9:7], celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_25z = in_data[60:55] !== celloutsig_0_12z[5:0];
  assign celloutsig_0_32z = & { celloutsig_0_26z[15:1], celloutsig_0_24z[4], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[135:122];
  assign celloutsig_0_21z = & in_data[84:71];
  assign celloutsig_1_7z = { celloutsig_1_3z[9:6], celloutsig_1_1z } >> celloutsig_1_3z[5:1];
  assign celloutsig_1_14z = { in_data[176:174], celloutsig_1_5z } >> { celloutsig_1_3z[6:4], celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_14z[17:7], 1'h0, in_data[7:5], celloutsig_0_9z } >> { celloutsig_0_6z[3:2], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_21z };
  assign celloutsig_0_12z = celloutsig_0_4z ^ { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z = ~((celloutsig_0_0z & celloutsig_0_8z[1]) | celloutsig_0_11z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 11'h000;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_4z[7:1], celloutsig_0_0z, in_data[7:5] };
  assign { celloutsig_0_14z[8:7], celloutsig_0_14z[27:9] } = { celloutsig_0_13z, celloutsig_0_9z, in_data[93:75] } ^ { celloutsig_0_1z[1:0], celloutsig_0_8z[5:3], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z[2] };
  assign celloutsig_0_14z[6:0] = 7'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
