// Seed: 1916505699
module module_0 (
    output wor id_0,
    output wor id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    output wor id_7,
    output wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output wand id_12,
    input uwire id_13,
    input uwire id_14,
    input wand id_15,
    input supply0 id_16,
    input supply0 id_17,
    input tri1 id_18,
    output wand id_19,
    input supply0 id_20,
    input tri0 id_21,
    output wand id_22,
    input tri1 id_23
);
  wire id_25;
  ;
  logic [1 : 1] id_26;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1#(
        .id_9 (1 !=? -1),
        .id_10(1),
        .id_11(1)
    ),
    input wor id_2
    , id_12,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    output wire id_6,
    input supply1 id_7
);
  parameter id_13 = {1{-1'd0}};
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5,
      id_4,
      id_7,
      id_6,
      id_3,
      id_5,
      id_5,
      id_7,
      id_1,
      id_1,
      id_5,
      id_7,
      id_7,
      id_3,
      id_1,
      id_7,
      id_7,
      id_6,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_15 = 0;
endmodule
