Time resolution is 1 ps
$stop called at time : 100 ns : File "C:/Users/niran/Documents/Main/Verilog Experiments/bcd_adder/bcd_adder.srcs/sim_1/new/bcd_adder_tb.v" Line 33
