\hypertarget{structPIT__Type}{}\section{P\+I\+T\+\_\+\+Type Struct Reference}
\label{structPIT__Type}\index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structPIT__Type_ac2befe5f01ae11bccda33a84cff453b0}{M\+CR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}252\mbox{]}\hypertarget{structPIT__Type_a55f315f19140ddcba279295401865e77}{}\label{structPIT__Type_a55f315f19140ddcba279295401865e77}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_a6880c80d3b65e0e5831b72371f607224}{LDVAL}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structPIT__Type_af98efdc8f0866cbaa72e83cfa391cac9}{CVAL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_a1efb9476e302dfe00faf684173c5b6ea}{TCTRL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_af54765dd193a93cd7bddf1eb6b0c30fa}{TFLG}\\
\} {\bfseries CHANNEL} \mbox{[}4\mbox{]}\hypertarget{structPIT__Type_ac46a1d3c2731e368949a5a95b621750c}{}\label{structPIT__Type_ac46a1d3c2731e368949a5a95b621750c}
\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_a6880c80d3b65e0e5831b72371f607224}{LDVAL}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structPIT__Type_af98efdc8f0866cbaa72e83cfa391cac9}{CVAL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_a1efb9476e302dfe00faf684173c5b6ea}{TCTRL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structPIT__Type_af54765dd193a93cd7bddf1eb6b0c30fa}{TFLG}\\
\} {\bfseries CHANNEL} \mbox{[}4\mbox{]}\hypertarget{structPIT__Type_a087c67384273cb2b88ed02760bfc69bc}{}\label{structPIT__Type_a087c67384273cb2b88ed02760bfc69bc}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+IT -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+V\+AL}{CVAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t P\+I\+T\+\_\+\+Type\+::\+C\+V\+AL}\hypertarget{structPIT__Type_af98efdc8f0866cbaa72e83cfa391cac9}{}\label{structPIT__Type_af98efdc8f0866cbaa72e83cfa391cac9}
Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{L\+D\+V\+AL}{LDVAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+T\+\_\+\+Type\+::\+L\+D\+V\+AL}\hypertarget{structPIT__Type_a6880c80d3b65e0e5831b72371f607224}{}\label{structPIT__Type_a6880c80d3b65e0e5831b72371f607224}
Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+T\+\_\+\+Type\+::\+M\+CR}\hypertarget{structPIT__Type_ac2befe5f01ae11bccda33a84cff453b0}{}\label{structPIT__Type_ac2befe5f01ae11bccda33a84cff453b0}
P\+IT Module Control Register, offset\+: 0x0 \index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+T\+RL}{TCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+T\+\_\+\+Type\+::\+T\+C\+T\+RL}\hypertarget{structPIT__Type_a1efb9476e302dfe00faf684173c5b6ea}{}\label{structPIT__Type_a1efb9476e302dfe00faf684173c5b6ea}
Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \index{P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!P\+I\+T\+\_\+\+Type@{P\+I\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+F\+LG}{TFLG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+T\+\_\+\+Type\+::\+T\+F\+LG}\hypertarget{structPIT__Type_af54765dd193a93cd7bddf1eb6b0c30fa}{}\label{structPIT__Type_af54765dd193a93cd7bddf1eb6b0c30fa}
Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
