// Seed: 3038430635
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  final $clog2(10);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd0
) (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri _id_4,
    input wand id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output wire id_11,
    input supply1 id_12,
    output supply0 id_13
);
  logic [id_4 : 1] \id_15 ;
  ;
  module_0 modCall_1 (
      \id_15 ,
      \id_15 ,
      \id_15 ,
      \id_15 ,
      \id_15 ,
      \id_15 ,
      \id_15
  );
endmodule
