# AXIUART Phase 4 ç·Šæ€¥ä½œæ¥­æŒ‡ç¤ºæ›¸

**ä½œæˆæ—¥**: 2025å¹´10æœˆ13æ—¥  
**å¯¾è±¡ç’°å¢ƒ**: DSIM v20240422.0.0 Â· SystemVerilog UVM 1.2 Â· Windows PowerShell  
**å“è³ªåŸºæº–**: å®Ÿæ©Ÿå‹•ä½œä¿è¨¼ãƒ¬ãƒ™ãƒ« Â· UVM_ERRORå®Œå…¨ã‚¼ãƒ­ Â· å½é™½æ€§ãƒ»è¦‹é€ƒã—ãƒªã‚¹ã‚¯å®Œå…¨æ’é™¤

---

## ğŸš¨ ç¾çŠ¶åˆ†æ - ç¢ºèªã•ã‚ŒãŸå•é¡Œã¨è§£æ±ºã®å¿…è¦æ€§

### âœ… ç¢ºç«‹ã•ã‚ŒãŸåŸºç›¤ (Phase 3æˆæœ)

- **åŸºæœ¬ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«**: å…¨UVMç’°å¢ƒã‚¨ãƒ©ãƒ¼ãªã—
- **åŸºæœ¬ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³**: `UVM_ERROR = 0` é”æˆæ¸ˆã¿
- **Phase 3 Scoreboard**: Correlation Engineçµ±åˆãƒ»å‹•ä½œç¢ºèªå®Œäº†
- **æ³¢å½¢ç”Ÿæˆ**: MXDå½¢å¼ã§ã®å®‰å®šç”Ÿæˆç¢ºèª
- **Enhanced Reporting**: Report counts by IDæ©Ÿèƒ½å®Ÿè£…å®Œäº†

### ğŸ”´ CRITICALå•é¡Œç¾¤ (å³åº§å¯¾å¿œå¿…é ˆ)

#### 1. ãƒ†ã‚¹ãƒˆãƒ•ã‚¡ã‚¯ãƒˆãƒªãƒ¼ç™»éŒ²å•é¡Œ

**ç—‡çŠ¶**: `UVM_FATAL: "Requested test not found"`

**å½±éŸ¿ãƒ†ã‚¹ãƒˆ**:

- uart_axi4_write_protocol_test
- uart_axi4_simple_write_test
- uart_axi4_comprehensive_test
- uart_axi4_burst_perf_test
- uart_axi4_error_injection_test

**æ ¹æœ¬åŸå› **: UVMãƒ•ã‚¡ã‚¯ãƒˆãƒªãƒ¼ã¸ã®ä¸é©åˆ‡ãªç™»éŒ²
**ç·Šæ€¥åº¦**: CRITICAL (åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆå®Ÿè¡Œã®å®Œå…¨é˜»å®³)

#### 2. ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡ã‚·ãƒ¼ã‚±ãƒ³ã‚¹åˆ¶ç´„ã‚¨ãƒ©ãƒ¼

**ç—‡çŠ¶**: `"Failed to randomize transaction"`
**å ´æ‰€**: `sequences\flow_control_sequences.sv:25`
**æ ¹æœ¬åŸå› **: åˆ¶ç´„ç«¶åˆã¾ãŸã¯çŸ›ç›¾ã™ã‚‹åˆ¶ç´„å®šç¾©
**ç·Šæ€¥åº¦**: HIGH (å“è³ªä¿è¨¼ã®å‰ææ¡ä»¶)

#### 3. ã‚«ãƒãƒ¬ãƒƒã‚¸ä½è¿·å•é¡Œ

**ç¾çŠ¶**:

- Frame coverage: 1.39% - 29.55% (ç›®æ¨™: 80%ä»¥ä¸Š)
- Total coverage: 17.13% - 35.89% (ç›®æ¨™: 80%ä»¥ä¸Š)

**æ ¹æœ¬åŸå› **: ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ªã®ä¸ååˆ†ãªç¶²ç¾…
**ç·Šæ€¥åº¦**: MEDIUM-HIGH (è¦‹é€ƒã—ãƒªã‚¹ã‚¯ã®å¢—å¤§)

#### 4. Frame_Parser RTLä¿¡å·åˆ¶å¾¡å•é¡Œ

**ç—‡çŠ¶**: 546ä»¶ã®assertion failures (11ç§’ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ä¸­)
**æ ¹æœ¬åŸå› **: frame_valid_holdä¿¡å·ã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶å¾¡ä¸è‰¯
**å½±éŸ¿**: UARTâ†’AXIå¤‰æ›ã®å®Œå…¨å¤±æ•—
**ç·Šæ€¥åº¦**: CRITICAL (RTLä¿®æ­£å¿…é ˆ)

---

## ğŸ¯ Phase 4 è§£æ±ºè¨ˆç”»

### Phase 4.1: åŸºç›¤å•é¡Œå®Œå…¨è§£æ±º (2-3æ—¥)

#### Task 4.1.1: ãƒ†ã‚¹ãƒˆãƒ•ã‚¡ã‚¯ãƒˆãƒªãƒ¼ç™»éŒ²å•é¡Œã®è§£æ±º

**ç›®æ¨™**: å…¨ãƒ†ã‚¹ãƒˆã‚¯ãƒ©ã‚¹ãŒUVMãƒ•ã‚¡ã‚¯ãƒˆãƒªãƒ¼ã§æ­£å¸¸èªè­˜ã•ã‚Œã‚‹

**å®Ÿè¡Œå†…å®¹**:

1. **æ¬ è½ãƒ†ã‚¹ãƒˆã‚¯ãƒ©ã‚¹ã®å®Œå…¨å®Ÿè£…**

```systemverilog
// tests/uart_axi4_write_protocol_test.sv
class uart_axi4_write_protocol_test extends enhanced_uart_axi4_base_test;
    
    `uvm_component_utils(uart_axi4_write_protocol_test)
    
    function new(string name = "uart_axi4_write_protocol_test", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        configure_test_specific_reporting();
        cfg.num_transactions = 50;
        cfg.enable_protocol_checking = 1'b1;
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        uart_axi4_write_protocol_sequence write_seq;
        phase.raise_objection(this);
        
        wait(cfg.bridge_status_vif.rst_n);
        #1000ns;
        
        write_seq = uart_axi4_write_protocol_sequence::type_id::create("write_seq");
        write_seq.start(env.uart_agt.sequencer);
        
        #5000000ns;
        phase.drop_objection(this);
    endtask
    
endclass
```

2. **dsim_config.fãƒ•ã‚¡ã‚¤ãƒ«ã¸ã®è¿½åŠ **

```text
tests/uart_axi4_write_protocol_test.sv
tests/uart_axi4_simple_write_test.sv
tests/uart_axi4_comprehensive_test.sv
tests/uart_axi4_burst_perf_test.sv
tests/uart_axi4_error_injection_test.sv
```

**å®Œäº†åŸºæº–**: å…¨ã¦ã®ãƒ†ã‚¹ãƒˆãŒ `run_uvm.ps1` ã§æ­£å¸¸èªè­˜ã•ã‚Œã‚‹

#### Task 4.1.2: ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡åˆ¶ç´„ã‚¨ãƒ©ãƒ¼ã®ä¿®æ­£

**ç›®æ¨™**: ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡ãƒ†ã‚¹ãƒˆãŒæ­£å¸¸å®Ÿè¡Œã•ã‚Œã‚‹

**å®Ÿè¡Œå†…å®¹**:

```systemverilog
// sequences/flow_control_sequences.sv ã®ä¿®æ­£
class flow_control_sequence extends uart_axi4_base_sequence;
    
    `uvm_object_utils(flow_control_sequence)
    
    virtual task body();
        uart_frame_transaction req;
        
        for (int i = 0; i < 10; i++) begin
            `uvm_create_on(req, p_sequencer)
            
            // æ®µéšçš„åˆ¶ç´„é©ç”¨ (ç«¶åˆå›é¿)
            if (!req.randomize() with {
                address_field == 32'h0000_1000 + (i * 4);
                rw_bit == (i % 2);
                size_field == 2;
                length_field == 4;
            }) begin
                `uvm_error("FLOW_CTRL", $sformatf("Randomization failed at iteration %0d", i))
                continue;
            end
            
            `uvm_send(req)
            #5000;
        end
    endtask
    
endclass
```

**å®Œäº†åŸºæº–**: `uart_flow_control_test` ãŒæ­£å¸¸å®Ÿè¡Œã•ã‚Œã‚‹

#### Task 4.1.3: Frame_Parser RTLä¿®æ­£

**ç›®æ¨™**: Assertion failures < 10ä»¶/11ç§’

**å®Ÿè¡Œå†…å®¹**:

```systemverilog
// rtl/Frame_Parser.sv ã®ä¿®æ­£
always_ff @(posedge clk) begin
    if (rst) begin
        frame_valid_hold <= 1'b0;
    end else begin
        case (state)
            VALIDATE: begin
                if (error_status_reg == STATUS_OK) begin
                    frame_valid_hold <= 1'b1;
                end
            end
            SEND_TO_BRIDGE: begin
                if (frame_consumed) begin
                    frame_valid_hold <= 1'b0;
                end
            end
            default: begin
                frame_valid_hold <= 1'b0;
            end
        endcase
    end
end
```

**å®Œäº†åŸºæº–**: åŸºæœ¬ãƒ†ã‚¹ãƒˆã‚¹ã‚¤ãƒ¼ãƒˆãŒ100%æˆåŠŸ

---

### Phase 4.2: å½é™½æ€§ãƒ»è¦‹é€ƒã—ãƒªã‚¹ã‚¯å®Œå…¨æ’é™¤ (3-4æ—¥)

#### Task 4.2.1: ä¸‰é‡æ¤œè¨¼ã‚·ã‚¹ãƒ†ãƒ å®Ÿè£…

**ç›®æ¨™**: Triple Verification Systemã«ã‚ˆã‚Šå½é™½æ€§ãƒ»è¦‹é€ƒã—ãƒªã‚¹ã‚¯ã‚’å®Œå…¨æ’é™¤

**å®Ÿè¡Œå†…å®¹**:

```systemverilog
// env/triple_verification_framework.sv
class triple_verification_framework extends uvm_component;
    
    `uvm_component_utils(triple_verification_framework)
    
    typedef struct {
        bit passed;
        string method;
        string details;
        time timestamp;
    } verification_result_t;
    
    virtual task verify_transaction(uart_frame_transaction tx);
        verification_result_t uvm_result, waveform_result, assertion_result;
        
        // Method 1: UVMã‚¹ã‚³ã‚¢ãƒœãƒ¼ãƒ‰æ¤œè¨¼
        uvm_result = verify_by_uvm_scoreboard(tx);
        
        // Method 2: æ³¢å½¢è§£ææ¤œè¨¼
        waveform_result = verify_by_waveform_analysis(tx);
        
        // Method 3: RTLã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³æ¤œè¨¼
        assertion_result = verify_by_rtl_assertions(tx);
        
        // ä¸‰é‡æ¤œè¨¼ã®ä¸€è‡´ç¢ºèª
        check_triple_verification_consistency();
    endtask
    
    virtual function void check_triple_verification_consistency();
        if (uvm_result.passed != waveform_result.passed || 
            waveform_result.passed != assertion_result.passed) begin
            
            `uvm_fatal("TRIPLE_VERIFY", $sformatf(
                "Triple verification MISMATCH detected:\n" +
                "UVM: %s, Waveform: %s, Assertion: %s",
                uvm_result.passed ? "PASS" : "FAIL",
                waveform_result.passed ? "PASS" : "FAIL",
                assertion_result.passed ? "PASS" : "FAIL"
            ))
        end
    endfunction
    
endclass
```

#### Task 4.2.2: å¦å®šè¨¼æ˜ãƒ†ã‚¹ãƒˆå®Ÿè£…

**ç›®æ¨™**: ã‚¨ãƒ©ãƒ¼æ¤œå‡ºç‡95%ä»¥ä¸Šé”æˆ

**å®Ÿè¡Œå†…å®¹**:

```systemverilog
// tests/negative_proof_verification_test.sv
class negative_proof_verification_test extends enhanced_uart_axi4_base_test;
    
    `uvm_component_utils(negative_proof_verification_test)
    
    virtual task test_crc_error_detection_capability();
        uart_frame_transaction error_tx;
        
        // æ„å›³çš„ã«CRCã‚¨ãƒ©ãƒ¼ã‚’å«ã‚€ãƒ•ãƒ¬ãƒ¼ãƒ ç”Ÿæˆ
        `uvm_create(error_tx)
        error_tx.randomize();
        error_tx.crc_field = ~error_tx.calculate_correct_crc();
        
        // ã‚¨ãƒ©ãƒ¼ãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡
        send_error_frame(error_tx);
        
        // ã‚¨ãƒ©ãƒ¼æ¤œå‡ºç¢ºèª (10usä»¥å†…)
        fork
            begin
                wait(error_detector.crc_error_detected);
                `uvm_info("NEG_PROOF", "âœ“ CRC error correctly detected", UVM_LOW)
            end
            begin
                #10us;
                `uvm_fatal("NEG_PROOF", "CRC error NOT detected - verification environment inadequate")
            end
        join_any
        disable fork;
    endtask
    
endclass
```

**å®Œäº†åŸºæº–**: ã‚¨ãƒ©ãƒ¼æ¤œå‡ºç‡95%ä»¥ä¸Šã€å½é™½æ€§æ¤œå‡ºã‚¼ãƒ­ç¢ºèª

---

### Phase 4.3: å®Œå…¨ã‚«ãƒãƒ¬ãƒƒã‚¸é”æˆ (3-4æ—¥)

#### Task 4.3.1: å…¨ãƒ•ãƒ¬ãƒ¼ãƒ ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œ

**ç›®æ¨™**: ã‚«ãƒãƒ¬ãƒƒã‚¸80%ä»¥ä¸Šé”æˆ

**å®Ÿè¡Œå†…å®¹**:

```systemverilog
// tests/complete_coverage_verification_test.sv
class complete_coverage_verification_test extends enhanced_uart_axi4_base_test;
    
    `uvm_component_utils(complete_coverage_verification_test)
    
    virtual task execute_all_frame_variations();
        uart_frame_transaction req;
        
        // å…¨4096ãƒ‘ã‚¿ãƒ¼ãƒ³ã®å®Ÿè¡Œ
        // RW bit: 0,1 Ã— INC bit: 0,1 Ã— Size: 0-3 Ã— Length: 0-255
        for (int rw = 0; rw <= 1; rw++) begin
            for (int inc = 0; inc <= 1; inc++) begin
                for (int size = 0; size <= 3; size++) begin
                    for (int length = 0; length <= 255; length++) begin
                        `uvm_create(req)
                        req.rw_bit = rw[0];
                        req.inc_bit = inc[0];
                        req.size_field = size[1:0];
                        req.length_field = length[7:0];
                        req.address_field = 32'h0000_1000;
                        req.data_field = {rw, inc, size, length};
                        
                        `uvm_send(req)
                        
                        // ã‚«ãƒãƒ¬ãƒƒã‚¸ç¢ºèª (ç›®æ¨™é”æˆã§æ—©æœŸçµ‚äº†å¯èƒ½)
                        if (get_current_coverage() >= 80.0) return;
                        
                        #1000;
                    end
                end
            end
        end
    endtask
    
endclass
```

**å®Œäº†åŸºæº–**: Frame coverage 80%ä»¥ä¸Šã€å…¨ä½“coverage 80%ä»¥ä¸Šé”æˆ

---

### Phase 4.4: å®Ÿæ©Ÿãƒ¬ãƒ™ãƒ«æ¤œè¨¼å®Ÿè£… (4-5æ—¥)

#### Task 4.4.1: æ³¢å½¢è§£æè‡ªå‹•åŒ–

**ç›®æ¨™**: æ³¢å½¢ãƒ¬ãƒ™ãƒ«è‡ªå‹•è§£æã‚·ã‚¹ãƒ†ãƒ æ§‹ç¯‰

#### Task 4.4.2: ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼ã‚·ã‚¹ãƒ†ãƒ 

**ç›®æ¨™**: ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ãƒ»ãƒ›ãƒ¼ãƒ«ãƒ‰æ™‚é–“æ¤œè¨¼å®Ÿè£…

**å®Œäº†åŸºæº–**: å®Ÿæ©Ÿãƒ¬ãƒ™ãƒ«æ¤œè¨¼ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ

---

### Phase 4.5: çµ±åˆæ¤œè¨¼ãƒ»æœ€çµ‚ç¢ºèª (3-4æ—¥)

#### Task 4.5.1: çµ±åˆãƒ†ã‚¹ãƒˆã‚¹ã‚¤ãƒ¼ãƒˆå®Ÿè¡Œ

**ç›®æ¨™**: å…¨Phase 4æˆæœã®çµ±åˆãƒ»Level 4å“è³ªåŸºæº–é”æˆç¢ºèª

**å®Ÿè¡Œå†…å®¹**:

```powershell
# Phase 4çµ±åˆãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
$CriticalTests = @(
    "uart_axi4_write_protocol_test",
    "uart_flow_control_test", 
    "uart_axi4_error_injection_test",
    "triple_verification_test",
    "negative_proof_verification_test",
    "complete_coverage_verification_test"
)

foreach ($TestName in $CriticalTests) {
    $Result = & .\run_uvm.ps1 -TestName $TestName -Verbosity UVM_MEDIUM
    if ($LASTEXITCODE -ne 0) {
        Write-Error "âŒ Test $TestName FAILED"
        exit 1
    }
    Write-Host "âœ… Test $TestName PASSED" -ForegroundColor Green
}
```

---

## ğŸ“Š Phase 4 æˆåŠŸåŸºæº–

### Level 4å“è³ªåŸºæº–ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ

#### âœ… Criticalå•é¡Œè§£æ±º (å¿…é ˆ)

- [ ] ãƒ†ã‚¹ãƒˆãƒ•ã‚¡ã‚¯ãƒˆãƒªãƒ¼ç™»éŒ²å•é¡Œ: å®Œå…¨è§£æ±º
- [ ] ãƒ•ãƒ­ãƒ¼åˆ¶å¾¡åˆ¶ç´„ã‚¨ãƒ©ãƒ¼: å®Œå…¨è§£æ±º
- [ ] Frame_Parser RTLå•é¡Œ: å®Œå…¨è§£æ±º
- [ ] å…¨ã¦ã®criticalãƒ†ã‚¹ãƒˆãŒæ­£å¸¸å®Ÿè¡Œ

#### âœ… å½é™½æ€§ãƒ»è¦‹é€ƒã—ãƒªã‚¹ã‚¯æ’é™¤ (å¿…é ˆ)

- [ ] Triple verification system: å®Ÿè£…ãƒ»å‹•ä½œç¢ºèª
- [ ] ã‚¨ãƒ©ãƒ¼æ¤œå‡ºç‡: 95%ä»¥ä¸Šé”æˆ
- [ ] å¦å®šè¨¼æ˜ãƒ†ã‚¹ãƒˆ: å…¨é …ç›®é€šé
- [ ] æ¤œè¨¼ç’°å¢ƒã®æ„Ÿåº¦ç¢ºèª: å®Œäº†

#### âœ… ã‚«ãƒãƒ¬ãƒƒã‚¸ç›®æ¨™é”æˆ (å¿…é ˆ)

- [ ] Frame coverage: 80%ä»¥ä¸Šé”æˆ
- [ ] å…¨ä½“coverage: 80%ä»¥ä¸Šé”æˆ
- [ ] å…¨ãƒ•ãƒ¬ãƒ¼ãƒ ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³: ãƒ†ã‚¹ãƒˆå®Œäº†
- [ ] å…¨ã‚¨ãƒ©ãƒ¼ãƒ¢ãƒ¼ãƒ‰: ãƒ†ã‚¹ãƒˆå®Œäº†

#### âœ… å®Ÿæ©Ÿãƒ¬ãƒ™ãƒ«æ¤œè¨¼ (å¿…é ˆ)

- [ ] æ³¢å½¢è§£æè‡ªå‹•åŒ–: å®Ÿè£…ãƒ»å‹•ä½œç¢ºèª
- [ ] ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼: å®Ÿè£…ãƒ»å‹•ä½œç¢ºèª
- [ ] ä¿¡å·å“è³ªè©•ä¾¡: å®Ÿè£…ãƒ»å‹•ä½œç¢ºèª
- [ ] å®Ÿæ©Ÿãƒ¬ãƒ™ãƒ«æ¤œè¨¼ãƒ¬ãƒãƒ¼ãƒˆ: ç”Ÿæˆå®Œäº†

#### âœ… çµ±åˆå“è³ªä¿è¨¼ (å¿…é ˆ)

- [ ] å…¨Phase 4ãƒ†ã‚¹ãƒˆã‚¹ã‚¤ãƒ¼ãƒˆ: 100%é€šé
- [ ] Level 4å“è³ªåŸºæº–: å…¨é …ç›®é”æˆ
- [ ] å“è³ªä¿è¨¼ãƒ¬ãƒãƒ¼ãƒˆ: ç”Ÿæˆå®Œäº†
- [ ] ç¶™ç¶šçš„æ”¹å–„ä½“åˆ¶: ç¢ºç«‹å®Œäº†

---

## ğŸš¨ ç·Šæ€¥å®Ÿè¡Œã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«

| Phase | æœŸé–“ | ä¸»è¦æˆæœç‰© | å®Œäº†åŸºæº– |
|-------|------|------------|----------|
| **Phase 4.1** | 2-3æ—¥ | Criticalå•é¡Œå®Œå…¨è§£æ±º | åŸºæœ¬ãƒ†ã‚¹ãƒˆ100%æˆåŠŸ |
| **Phase 4.2** | 3-4æ—¥ | å½é™½æ€§ãƒ»è¦‹é€ƒã—æ’é™¤ | ã‚¨ãƒ©ãƒ¼æ¤œå‡ºç‡95%ä»¥ä¸Š |
| **Phase 4.3** | 3-4æ—¥ | ã‚«ãƒãƒ¬ãƒƒã‚¸80%é”æˆ | åŒ…æ‹¬çš„ãƒ†ã‚¹ãƒˆå®Œäº† |
| **Phase 4.4** | 4-5æ—¥ | å®Ÿæ©Ÿãƒ¬ãƒ™ãƒ«æ¤œè¨¼ | æ³¢å½¢è§£æè‡ªå‹•åŒ– |
| **Phase 4.5** | 3-4æ—¥ | çµ±åˆæ¤œè¨¼å®Œäº† | Level 4å“è³ªé”æˆ |

**åˆè¨ˆæœŸé–“**: 15-20æ—¥ (ç´„3-4é€±é–“)

---

## ğŸ¯ æˆåŠŸã®çµ¶å¯¾æ¡ä»¶

### 1. å•é¡Œã®æ ¹æœ¬è§£æ±º

ç—‡çŠ¶å¯¾å‡¦ã§ã¯ãªãã€æ ¹æœ¬åŸå› ã®å®Œå…¨æ’é™¤ã‚’æœ€å„ªå…ˆã¨ã™ã‚‹

### 2. å½é™½æ€§ã‚¼ãƒ­ãƒˆãƒ¬ãƒ©ãƒ³ãƒˆ

ç–‘ç¾©ã®ã‚ã‚‹çµæœã¯å…¨ã¦å†æ¤œè¨¼ã—ã€100%ã®ç¢ºä¿¡ãªãã—ã¦PASSåˆ¤å®šã‚’å‡ºã•ãªã„

### 3. è¦‹é€ƒã—ãƒªã‚¹ã‚¯å®Œå…¨æ’é™¤

å…¨ã¦ã®ã‚¨ãƒ©ãƒ¼ãƒ¢ãƒ¼ãƒ‰ã«å¯¾ã™ã‚‹æ¤œå‡ºèƒ½åŠ›95%ä»¥ä¸Šã‚’è¨¼æ˜ã™ã‚‹

### 4. æ®µéšçš„å“è³ªå‘ä¸Š

Phase 3ã§ç¢ºç«‹ã•ã‚ŒãŸåŸºç›¤ã‚’å …å®Ÿã«æ´»ç”¨ã—ã€æ®µéšçš„ã«å“è³ªã‚’å‘ä¸Šã•ã›ã‚‹

---

**ã“ã®ä½œæ¥­æŒ‡ç¤ºæ›¸ã«å¾“ã„ã€ç¾çŠ¶ã®å•é¡Œç‚¹ã‚’ç¢ºå®Ÿã«æŠŠæ¡ã—ã€æœ‰åŠ¹ãªè§£æ±ºæ‰‹æ®µã‚’é–“é•ã„ãªãå®Ÿè£…ã™ã‚‹ã“ã¨ã§ã€å®Ÿæ©Ÿå‹•ä½œä¿è¨¼ãƒ¬ãƒ™ãƒ«(Level 4)ã®å“è³ªé”æˆã‚’ç¢ºå®Ÿã«å®Ÿç¾ã—ã¾ã™ã€‚**
