{"Source Block": ["hdl/library/data_offload/data_offload.v@191:201@HdlIdDef", "  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg [31:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n\n  generate\n  if (TX_OR_RXN_PATH) begin\n    assign src_wr_last_s = s_axis_last;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload.v@192:202", "  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg [31:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n\n  generate\n  if (TX_OR_RXN_PATH) begin\n    assign src_wr_last_s = s_axis_last;\n    assign src_wr_tkeep_s = s_axis_tkeep;\n"]], "Diff Content": {"Delete": [[196, "  reg [31:0] src_data_counter = 0;\n"]], "Add": [[196, "  reg [33:0] src_data_counter = 0;\n"]]}}