#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Tue Sep  5 00:17:03 2023
# Process ID: 143829
# Current directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.log
# Journal file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.jou
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 2949.133 MHz, CPU Physical cores: 24, Host memory: 236108 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 42425
WARNING: failed to connect to dispatch server - client already initialized
[00:17:27] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.777 ; gain = 2.023 ; free physical = 38712 ; free virtual = 198676
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[00:17:34] Run vpl: Step create_project: Completed
[00:17:34] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au280:part0:1.3 [current_project]
INFO: [OCL_UTIL] set_property ip_repo_paths /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /opt/xilinx/2022.1/Vitis/2022.1/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
import_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3072.766 ; gain = 37.988 ; free physical = 38493 ; free virtual = 198462
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3732.781 ; gain = 635.355 ; free physical = 37410 ; free virtual = 197379
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3732.781 ; gain = 635.355 ; free physical = 37410 ; free virtual = 197379
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3732.781 ; gain = 635.355 ; free physical = 37410 ; free virtual = 197379
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1753] The name 'gpio_gapping_demand_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_gapping_demand_enable' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_done' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_force_shutdown' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3786.266 ; gain = 53.484 ; free physical = 37096 ; free virtual = 197065
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_hbm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3825.859 ; gain = 93.078 ; free physical = 37052 ; free virtual = 197021
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - hbm_ddr_init_complete
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - hbm_ddr_concat
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_axi_ic_ctrl_mgmt_slr1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_1 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_2 to use current project options
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3832.797 ; gain = 760.031 ; free physical = 37020 ; free virtual = 197012
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_1/m_axi_gmem on HMSS port 1.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[00:18:23] Run vpl: Step create_bd: Completed
[00:18:23] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/Bert_layer_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave Connections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Deleting IP hbm_ddr_concat as unused
System Linker post-processing: Deleting IP hbm_ddr_init_complete as unused
System Linker post-processing: Connecting mem calib complete
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xB000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xD000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xF000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_B000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_D000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_F000_0000 [ 256M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
[00:18:24] Run vpl: Step update_bd: Completed
[00:18:24] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/ii_level0_wire/ulp_m_axi_ctrl_mgmt_01' to master interface '/axi_ic_ctrl_mgmt_slr1/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_ic_ctrl_mgmt_slr1/xbar/M02_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_01 |        HBM[00:00] |
|                                            /Bert_layer_1/m_axi_gmem |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|----------------------------------------------------------------------------------------------------------------------------------------|
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3897.168 ; gain = 11.875 ; free physical = 36947 ; free virtual = 196939
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3897.168 ; gain = 11.875 ; free physical = 36945 ; free virtual = 196937
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3928.891 ; gain = 43.598 ; free physical = 36934 ; free virtual = 196926
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect0_1 is connected to an infrastructure IP (/path_1/slice0_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice0_1.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_1_0: SmartConnect bd_85ad_interconnect0_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
WARNING: [BD 41-927] Following properties on pin /Bert_layer_1/ap_clk have been updated from connected ip, but BD cell '/Bert_layer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </Bert_layer_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1753] The name 'ip_data_satellite_ctrl_data_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
INFO: [IP_Flow 19-3420] Updated ii_level0_wire_pxi_ii_core_0 to use current project options
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '39' do not match.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect0_1_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect0_1_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bert_layer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/auto_cc .
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4234.824 ; gain = 385.180 ; free physical = 36434 ; free virtual = 196599
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_axi_ic_ctrl_mgmt_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_satellite_gpio_slice_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ii_level0_wire_pxi_ii_core_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_097b_axi_ic_ctrl_mgmt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_freq_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_top_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd15_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd31_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_gapping_demand_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_ucs_status_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_ack_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_enable_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_rate_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_done_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_force_shutdown_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_3'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_4'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_85ad_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_freerun_ref_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_memory_calib_complete_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_satellite_ctrl_data_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_cu_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_hbm_cattrip_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc
[00:19:22] Run vpl: Step generate_target: Completed
[00:19:22] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5477.270 ; gain = 1150.508 ; free physical = 36259 ; free virtual = 196434
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[00:20:08] Run vpl: Step config_hw_runs: Completed
[00:20:08] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
[Tue Sep  5 00:20:19 2023] Launched ulp_proc_sys_reset_freerun_slr1_0_synth_1, ulp_proc_sys_reset_freerun_slr2_0_synth_1, ulp_axi_gpio_null_0_synth_1, ulp_axi_vip_ctrl_userpf_0_synth_1, ulp_regslice_control_userpf_0_synth_1, ulp_axi_gpio_null_1_synth_1, ulp_axi_vip_ctrl_userpf_1_synth_1, ulp_regslice_control_userpf_1_synth_1, ulp_axi_gpio_null_2_synth_1, ulp_axi_vip_ctrl_userpf_2_synth_1, ulp_regslice_control_userpf_2_synth_1, ulp_ii_level0_wire_0_synth_1, ulp_ulp_cmp_0_synth_1, bd_097b_user_debug_hub_0_synth_1, bd_58f6_xsdbm_0_synth_1, bd_58f6_lut_buffer_0_synth_1, bd_097b_user_debug_bridge_0_synth_1, bd_7cf0_bs_switch_1_0_synth_1, bd_7cf0_bsip_0_synth_1, bd_7cf0_axi_jtag_0_synth_1, bd_097b_build_info_0_synth_1, ulp_hmss_0_0_synth_1, bd_85ad_slice1_0_0_synth_1, bd_85ad_interconnect0_1_0_synth_1, bd_85ad_hbm_reset_sync_SLR2_0_synth_1, bd_85ad_interconnect1_0_0_synth_1, bd_85ad_axi_apb_bridge_inst_0_synth_1, bd_85ad_vip_S00_0_synth_1, bd_85ad_vip_S01_0_synth_1, bd_85ad_hbm_inst_0_synth_1, bd_85ad_hbm_reset_sync_SLR0_0_synth_1, bd_85ad_slice0_1_0_synth_1, bd_85ad_init_reduce_0_synth_1, ulp_axi_vip_data_0_synth_1, ulp_ulp_ucs_0_synth_1, bd_22c0_clock_throttling_avg_0_synth_1, bd_22c0_clkwiz_hbm_0_synth_1, bd_22c0_fanout_aresetn_hbm_0_synth_1, bd_22c0_psreset_hbm_0_synth_1, bd_22c0_xbar_1_synth_1, bd_22c0_frequency_counter_aclk_0_synth_1, bd_22c0_frequency_counter_aclk_hbm_0_synth_1, bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1, bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1, bd_22c0_psreset_aclk_freerun_0_synth_1, bd_22c0_aclk_kernel_00_adapt_0_synth_1, bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1, bd_22c0_clkwiz_aclk_kernel_00_0_synth_1, bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1, bd_22c0_psreset_kernel_01_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1, bd_22c0_psreset_kernel_00_0_synth_1, bd_22c0_aclk_kernel_01_adapt_0_synth_1, bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1, bd_22c0_clkwiz_aclk_kernel_01_0_synth_1, bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1, bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1, bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1, bd_22c0_clk_hbm_adapt_0_synth_1, bd_22c0_gpio_gapping_demand_0_synth_1, bd_22c0_gapping_demand_update_0_synth_1, bd_22c0_gapping_demand_toggle_0_synth_1, bd_22c0_build_info_0_synth_1, bd_22c0_xbar_0_synth_1, bd_22c0_gpio_ucs_control_status_0_synth_1, bd_22c0_clock_shutdown_latch_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1, bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1, bd_22c0_auto_cc_0_synth_1, ulp_proc_sys_reset_ctrl_slr0_0_synth_1, ulp_proc_sys_reset_ctrl_slr1_0_synth_1, ulp_proc_sys_reset_ctrl_slr2_0_synth_1, ulp_proc_sys_reset_kernel_slr0_0_synth_1, ulp_proc_sys_reset_kernel_slr1_0_synth_1, ulp_proc_sys_reset_kernel_slr2_0_synth_1, ulp_proc_sys_reset_kernel2_slr0_0_synth_1, ulp_proc_sys_reset_kernel2_slr1_0_synth_1, ulp_proc_sys_reset_kernel2_slr2_0_synth_1, ulp_proc_sys_reset_freerun_slr0_0_synth_1, ulp_Bert_layer_1_0_synth_1, ulp_xbar_1_synth_1, ulp_xbar_0_synth_1, ulp_s00_regslice_15_synth_1, ulp_m00_regslice_0_synth_1, ulp_auto_cc_0_synth_1, ulp_m01_regslice_0_synth_1, ulp_auto_cc_1_synth_1, ulp_s00_regslice_16_synth_1, ulp_auto_cc_2_synth_1, ulp_s00_regslice_17_synth_1, ulp_auto_cc_3_synth_1...
Run output will be captured here:
ulp_proc_sys_reset_freerun_slr1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_freerun_slr2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/runme.log
ulp_axi_gpio_null_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/runme.log
ulp_regslice_control_userpf_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/runme.log
ulp_axi_gpio_null_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/runme.log
ulp_regslice_control_userpf_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/runme.log
ulp_axi_gpio_null_2_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_2_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/runme.log
ulp_regslice_control_userpf_2_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/runme.log
ulp_ii_level0_wire_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/runme.log
ulp_ulp_cmp_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/runme.log
bd_097b_user_debug_hub_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/runme.log
bd_58f6_xsdbm_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/runme.log
bd_58f6_lut_buffer_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/runme.log
bd_097b_user_debug_bridge_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/runme.log
bd_7cf0_bs_switch_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/runme.log
bd_7cf0_bsip_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/runme.log
bd_7cf0_axi_jtag_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/runme.log
bd_097b_build_info_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/runme.log
ulp_hmss_0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/runme.log
bd_85ad_slice1_0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/runme.log
bd_85ad_interconnect0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/runme.log
bd_85ad_hbm_reset_sync_SLR2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/runme.log
bd_85ad_interconnect1_0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/runme.log
bd_85ad_axi_apb_bridge_inst_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/runme.log
bd_85ad_vip_S00_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/runme.log
bd_85ad_vip_S01_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/runme.log
bd_85ad_hbm_inst_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/runme.log
bd_85ad_hbm_reset_sync_SLR0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/runme.log
bd_85ad_slice0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/runme.log
bd_85ad_init_reduce_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/runme.log
ulp_axi_vip_data_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/runme.log
ulp_ulp_ucs_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/runme.log
bd_22c0_clock_throttling_avg_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/runme.log
bd_22c0_clkwiz_hbm_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/runme.log
bd_22c0_fanout_aresetn_hbm_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/runme.log
bd_22c0_psreset_hbm_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/runme.log
bd_22c0_xbar_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/runme.log
bd_22c0_frequency_counter_aclk_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_hbm_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_psreset_aclk_freerun_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/runme.log
bd_22c0_aclk_kernel_00_adapt_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/runme.log
bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/runme.log
bd_22c0_clkwiz_aclk_kernel_00_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/runme.log
bd_22c0_psreset_kernel_01_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/runme.log
bd_22c0_psreset_kernel_00_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/runme.log
bd_22c0_aclk_kernel_01_adapt_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/runme.log
bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/runme.log
bd_22c0_clkwiz_aclk_kernel_01_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/runme.log
bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/runme.log
bd_22c0_clk_hbm_adapt_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/runme.log
bd_22c0_gpio_gapping_demand_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/runme.log
bd_22c0_gapping_demand_update_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/runme.log
bd_22c0_gapping_demand_toggle_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/runme.log
bd_22c0_build_info_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/runme.log
bd_22c0_xbar_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/runme.log
bd_22c0_gpio_ucs_control_status_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/runme.log
bd_22c0_clock_shutdown_latch_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/runme.log
bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/runme.log
bd_22c0_auto_cc_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_ctrl_slr2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_kernel_slr2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/runme.log
ulp_proc_sys_reset_kernel2_slr2_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/runme.log
ulp_proc_sys_reset_freerun_slr0_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/runme.log
ulp_Bert_layer_1_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/runme.log
ulp_xbar_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/runme.log
ulp_xbar_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/runme.log
ulp_s00_regslice_15_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/runme.log
ulp_m00_regslice_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/runme.log
ulp_auto_cc_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/runme.log
ulp_m01_regslice_0_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/runme.log
ulp_auto_cc_1_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/runme.log
ulp_s00_regslice_16_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/runme.log
ulp_auto_cc_2_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/runme.log
ulp_s00_regslice_17_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/runme.log
ulp_auto_cc_3_synth_1: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/runme.log
[Tue Sep  5 00:20:19 2023] Launched my_rm_synth_1...
Run output will be captured here: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 5477.270 ; gain = 0.000 ; free physical = 36253 ; free virtual = 196429
[Tue Sep  5 00:20:19 2023] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 42425
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.098 ; gain = 2.023 ; free physical = 30294 ; free virtual = 194460
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.098 ; gain = 0.000 ; free physical = 30142 ; free virtual = 194308
Command: synth_design -top ulp -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133893
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3932.312 ; gain = 334.699 ; free physical = 27363 ; free virtual = 191529
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2989]
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7023] instance 'Bert_layer_1' of module 'ulp_Bert_layer_1_0' has 63 connections declared, but only 53 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5835]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2247]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_15' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_15' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2247]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5835]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6307]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2457]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 42 connections declared, but only 40 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_16' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_16' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2457]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6307]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6517]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2723]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_3' has 42 connections declared, but only 40 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_17' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_17' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2723]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6517]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5130]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_L422S2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_L422S2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
WARNING: [Synth 8-7071] port 'S_AXI_rlast' of module 'm02_couplers_imp_L422S2' is unconnected for instance 'm02_couplers' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5675]
WARNING: [Synth 8-7023] instance 'm02_couplers' of module 'm02_couplers_imp_L422S2' has 74 connections declared, but only 73 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5675]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2101]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2101]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5130]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wlast' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7023] instance 'axi_ic_ctrl_mgmt_slr1' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' has 100 connections declared, but only 74 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_arprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_awprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_wstrb' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_arready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_awready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rdata' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rlast' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_wready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5021]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5036]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-133473-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2989]
WARNING: [Synth 8-3848] Net io_ddr4_00_act_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3405]
WARNING: [Synth 8-3848] Net io_ddr4_00_adr in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3406]
WARNING: [Synth 8-3848] Net io_ddr4_00_ba in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3407]
WARNING: [Synth 8-3848] Net io_ddr4_00_bg in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3408]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_c in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3409]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_t in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3410]
WARNING: [Synth 8-3848] Net io_ddr4_00_cke in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3411]
WARNING: [Synth 8-3848] Net io_ddr4_00_cs_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3412]
WARNING: [Synth 8-3848] Net io_ddr4_00_odt in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3416]
WARNING: [Synth 8-3848] Net io_ddr4_00_par in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3417]
WARNING: [Synth 8-3848] Net io_ddr4_00_reset_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3418]
WARNING: [Synth 8-3848] Net io_ddr4_01_act_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3419]
WARNING: [Synth 8-3848] Net io_ddr4_01_adr in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3420]
WARNING: [Synth 8-3848] Net io_ddr4_01_ba in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3421]
WARNING: [Synth 8-3848] Net io_ddr4_01_bg in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3422]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_c in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3423]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_t in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3424]
WARNING: [Synth 8-3848] Net io_ddr4_01_cke in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3425]
WARNING: [Synth 8-3848] Net io_ddr4_01_cs_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3426]
WARNING: [Synth 8-3848] Net io_ddr4_01_odt in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3430]
WARNING: [Synth 8-3848] Net io_ddr4_01_par in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3431]
WARNING: [Synth 8-3848] Net io_ddr4_01_reset_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3432]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3435]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3436]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3439]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3440]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4015.227 ; gain = 417.613 ; free physical = 28384 ; free virtual = 192552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4033.035 ; gain = 435.422 ; free physical = 28384 ; free virtual = 192552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4033.035 ; gain = 435.422 ; free physical = 28383 ; free virtual = 192551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4033.035 ; gain = 0.000 ; free physical = 28449 ; free virtual = 192617
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4071.633 ; gain = 2.969 ; free physical = 28319 ; free virtual = 192487
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_16_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0_in_context.xdc] for cell 'Bert_layer_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0_in_context.xdc] for cell 'Bert_layer_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4071.633 ; gain = 0.000 ; free physical = 28316 ; free virtual = 192484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4071.633 ; gain = 0.000 ; free physical = 28317 ; free virtual = 192485
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4071.633 ; gain = 474.020 ; free physical = 28433 ; free virtual = 192601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4071.633 ; gain = 474.020 ; free physical = 28433 ; free virtual = 192601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bert_layer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4071.633 ; gain = 474.020 ; free physical = 28433 ; free virtual = 192601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4071.633 ; gain = 474.020 ; free physical = 28435 ; free virtual = 192605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4071.633 ; gain = 474.020 ; free physical = 28420 ; free virtual = 192596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4402.203 ; gain = 804.590 ; free physical = 27908 ; free virtual = 192084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4404.195 ; gain = 806.582 ; free physical = 27907 ; free virtual = 192083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4423.227 ; gain = 825.613 ; free physical = 27904 ; free virtual = 192080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_xbar_0                        |         1|
|2     |ulp_Bert_layer_1_0                |         1|
|3     |ulp_axi_vip_data_0                |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_ctrl_slr2_0    |         1|
|9     |ulp_proc_sys_reset_freerun_slr0_0 |         1|
|10    |ulp_proc_sys_reset_freerun_slr1_0 |         1|
|11    |ulp_proc_sys_reset_freerun_slr2_0 |         1|
|12    |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|13    |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|14    |ulp_proc_sys_reset_kernel2_slr2_0 |         1|
|15    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|16    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|17    |ulp_proc_sys_reset_kernel_slr2_0  |         1|
|18    |ulp_ulp_cmp_0                     |         1|
|19    |ulp_ulp_ucs_0                     |         1|
|20    |ulp_xbar_1                        |         1|
|21    |ulp_auto_cc_0                     |         1|
|22    |ulp_m00_regslice_0                |         1|
|23    |ulp_auto_cc_1                     |         1|
|24    |ulp_m01_regslice_0                |         1|
|25    |ulp_s00_regslice_15               |         1|
|26    |ulp_axi_gpio_null_0               |         1|
|27    |ulp_axi_vip_ctrl_userpf_0         |         1|
|28    |ulp_regslice_control_userpf_0     |         1|
|29    |ulp_auto_cc_2                     |         1|
|30    |ulp_s00_regslice_16               |         1|
|31    |ulp_axi_gpio_null_1               |         1|
|32    |ulp_axi_vip_ctrl_userpf_1         |         1|
|33    |ulp_regslice_control_userpf_1     |         1|
|34    |ulp_auto_cc_3                     |         1|
|35    |ulp_s00_regslice_17               |         1|
|36    |ulp_axi_gpio_null_2               |         1|
|37    |ulp_axi_vip_ctrl_userpf_2         |         1|
|38    |ulp_regslice_control_userpf_2     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_Bert_layer_1                |     1|
|2     |ulp_auto_cc                     |     4|
|6     |ulp_axi_gpio_null               |     3|
|9     |ulp_axi_vip_ctrl_userpf         |     3|
|12    |ulp_axi_vip_data                |     1|
|13    |ulp_hmss_0                      |     1|
|14    |ulp_ii_level0_wire              |     1|
|15    |ulp_m00_regslice                |     1|
|16    |ulp_m01_regslice                |     1|
|17    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|18    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|19    |ulp_proc_sys_reset_ctrl_slr2    |     1|
|20    |ulp_proc_sys_reset_freerun_slr0 |     1|
|21    |ulp_proc_sys_reset_freerun_slr1 |     1|
|22    |ulp_proc_sys_reset_freerun_slr2 |     1|
|23    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|24    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|25    |ulp_proc_sys_reset_kernel2_slr2 |     1|
|26    |ulp_proc_sys_reset_kernel_slr0  |     1|
|27    |ulp_proc_sys_reset_kernel_slr1  |     1|
|28    |ulp_proc_sys_reset_kernel_slr2  |     1|
|29    |ulp_regslice_control_userpf     |     3|
|32    |ulp_s00_regslice                |     3|
|35    |ulp_ulp_cmp                     |     1|
|36    |ulp_ulp_ucs                     |     1|
|37    |ulp_xbar                        |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.168 ; gain = 832.555 ; free physical = 27903 ; free virtual = 192079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 4430.168 ; gain = 793.957 ; free physical = 27937 ; free virtual = 192114
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4430.172 ; gain = 832.555 ; free physical = 27937 ; free virtual = 192114
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4430.172 ; gain = 0.000 ; free physical = 28029 ; free virtual = 192205
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.762 ; gain = 0.000 ; free physical = 27903 ; free virtual = 192079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 52c2a9f2
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 272 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 4531.699 ; gain = 1498.602 ; free physical = 28105 ; free virtual = 192281
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 03:15:25 2023...
[Tue Sep  5 03:15:37 2023] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 04:52:22 ; elapsed = 02:55:18 . Memory (MB): peak = 5477.270 ; gain = 0.000 ; free physical = 30887 ; free virtual = 195056
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ii_level0_wire_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ulp_cmp_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_hmss_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_data_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ulp_ucs_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_ctrl_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_kernel2_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_proc_sys_reset_freerun_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_Bert_layer_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_bs_switch_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_user_debug_hub_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_bsip_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_7cf0_axi_jtag_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_user_debug_bridge_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_097b_build_info_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_avg_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_aclk_freerun_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_00_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_psreset_kernel_00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_01_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clkwiz_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clk_hbm_adapt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gpio_gapping_demand_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gapping_demand_update_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gapping_demand_toggle_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_build_info_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_58f6_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_58f6_lut_buffer_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_gpio_ucs_control_status_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_clock_shutdown_latch_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_reset_sync_SLR2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_interconnect1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_vip_S01_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_hbm_reset_sync_SLR0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_15_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m01_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_16_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_17_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_3_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_slice0_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_85ad_init_reduce_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_22c0_auto_cc_0_synth_1
[03:15:39] Run vpl: Step synth: Completed
[03:15:39] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Tue Sep  5 03:15:41 2023] Launched impl_1...
Run output will be captured here: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Tue Sep  5 03:15:41 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 42425
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 7300.555 ; gain = 86.988 ; free physical = 25140 ; free virtual = 189311
INFO: [Netlist 29-17] Analyzing 64760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 26 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9851.727 ; gain = 2.965 ; free physical = 22670 ; free virtual = 186842
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10005.531 ; gain = 95.383 ; free physical = 22532 ; free virtual = 186704
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:15:11 ; elapsed = 00:04:07 . Memory (MB): peak = 17116.633 ; gain = 7105.102 ; free physical = 16320 ; free virtual = 180493
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17046 ; free virtual = 181218
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17055 ; free virtual = 181228
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17057 ; free virtual = 181230
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17045 ; free virtual = 181218
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17057 ; free virtual = 181230
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17059 ; free virtual = 181232
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17056 ; free virtual = 181229
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17049 ; free virtual = 181222
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17058 ; free virtual = 181231
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17059 ; free virtual = 181232
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17053 ; free virtual = 181226
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17116.633 ; gain = 0.000 ; free physical = 17052 ; free virtual = 181225
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 23745.922 ; gain = 6629.289 ; free physical = 9189 ; free virtual = 173362
get_pins: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 23745.922 ; gain = 0.000 ; free physical = 9192 ; free virtual = 173365
get_pins: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 24001.922 ; gain = 256.000 ; free physical = 9192 ; free virtual = 173365
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 24001.922 ; gain = 0.000 ; free physical = 16626 ; free virtual = 180799
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:02:39 ; elapsed = 00:00:34 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16611 ; free virtual = 180784
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16870 ; free virtual = 181044
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16788 ; free virtual = 180961
get_clocks: Time (s): cpu = 00:02:28 ; elapsed = 00:00:45 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16786 ; free virtual = 180959
get_pins: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16792 ; free virtual = 180966
get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16751 ; free virtual = 180924
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16608 ; free virtual = 180781
Restored from archive | CPU: 14.270000 secs | Memory: 240.638969 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16603 ; free virtual = 180777
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16490 ; free virtual = 180664
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:62]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16475 ; free virtual = 180649
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, SEQ, VCC, and GND' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, GND, FDRE_inst, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, FDRE_inst, GND, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, PR_OUT_DFF[0].FDRE_PER, VCC, and SEQ' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'FDRE_inst, PR_OUT_DFF[0].FDRE_PER, GND, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'GND, PR_OUT_DFF[0].FDRE_PER, VCC, SEQ, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, and FDRE_inst' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, FDRE_inst, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, and SEQ' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, BSR_OUT_DFF[0].FDRE_BSR, SEQ, PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, GND, FDRE_inst, EXT_LPF, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, PR_OUT_DFF[0].FDRE_PER, GND, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'PR_OUT_DFF[0].FDRE_PER, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, VCC, FDRE_inst, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, SEQ, GND, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'SEQ, GND, PR_OUT_DFF[0].FDRE_PER, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, EXT_LPF, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 439 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 70 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 19185 ; free virtual = 183360
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35223 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1826 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 157 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 256 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 617 instances
  RAM16X1S => RAM32X1S (RAMS32): 270 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 6026 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 53 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 655 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 123 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 1408 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 355 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23296 instances

137 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:41:29 ; elapsed = 00:24:27 . Memory (MB): peak = 24001.930 ; gain = 20968.121 ; free physical = 19186 ; free virtual = 183361
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 19183 ; free virtual = 183358
required resources:
   luts      : 665931
   registers : 659537
   brams     : 7703
   dsps      : 1979
CRITICAL WARNING: The available BRAMs may not be sufficient to accommodate the kernels
report_accelerator_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 19172 ; free virtual = 183355
report_utilization: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 19157 ; free virtual = 183340
INFO: System Diagram: Run step: synthed

INFO: [Timing 38-35] Done setting XDC timing constraints.
create_generated_clock: Time (s): cpu = 00:05:48 ; elapsed = 00:01:27 . Memory (MB): peak = 24001.930 ; gain = 0.000 ; free physical = 16513 ; free virtual = 180696
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 24033.941 ; gain = 32.012 ; free physical = 16298 ; free virtual = 180482

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 27bf731ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 16305 ; free virtual = 180489

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U16566/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U16566/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[67][0]_srl32_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_8785/icmp_ln994_reg_213[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_8785/buf10_l_0_fu_66[11]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1_fu_8965/icmp_ln998_reg_607_pp0_iter11_reg_reg[0]_srl11_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1_fu_8965/buf11_l_1_fu_138[11]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_8617/icmp_ln988_reg_607_pp0_iter13_reg_reg[0]_srl13_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_8617/buf9_l_1_fu_138[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/dmul_64ns_64ns_64_8_max_dsp_1_U11608/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/dmul_64ns_64ns_64_8_max_dsp_1_U11608/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/dmul_64ns_64ns_64_8_max_dsp_1_U11609/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/dmul_64ns_64ns_64_8_max_dsp_1_U11609/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/flow_control_loop_pipe_sequential_init_U/icmp_ln816_reg_3092[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_2__280, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/urem_12ns_5ns_12_16_1_U11610/dividend0[9]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_9666/flow_control_loop_pipe_sequential_init_U/select_ln815_reg_3097[11]_i_2, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_Self_attention_Pipeline_VITIS_LOOP_550_1_VITIS_LOOP_551_2_fu_1367/flow_control_loop_pipe_sequential_init_U/v20_fu_86[3]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_Self_attention_Pipeline_VITIS_LOOP_550_1_VITIS_LOOP_551_2_fu_1367/flow_control_loop_pipe_sequential_init_U/v20_fu_86[3]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_1420/flow_control_loop_pipe_sequential_init_U/v84_10_addr_reg_695[3]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_1420/flow_control_loop_pipe_sequential_init_U/indvar_flatten19_fu_90[7]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100/SRL_SIG[0][31]_i_1__475 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_100/mOutPtr[1]_i_3__489, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_689_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4549/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_689_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4549/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/SRL_SIG[0][31]_i_1__461 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/mOutPtr[1]_i_3__482, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/SRL_SIG[0][31]_i_1__462 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/mOutPtr[1]_i_3__483, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4555/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_690_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4555/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_691_1_U0/SRL_SIG[0][31]_i_1__437 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_691_1_U0/mOutPtr[1]_i_3__447, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_691_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4561/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_691_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4561/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_692_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4567/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_692_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4567/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_693_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4573/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_693_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4573/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_694_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4579/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_694_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4579/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_695_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4585/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_695_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4585/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_696_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4591/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_696_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4591/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/SRL_SIG[0][31]_i_1__433 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/mOutPtr[1]_i_3__445, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/SRL_SIG[0][31]_i_1__434 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/mOutPtr[1]_i_3__446, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4597/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_697_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4597/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_698_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4603/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_698_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4603/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_699_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4609/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_699_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4609/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_700_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4615/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_700_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4615/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_701_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4621/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_701_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4621/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_702_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4627/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_702_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4627/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_703_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4633/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_703_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4633/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_704_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4639/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/PE_704_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U4639/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end114_proc_U0/ap_return_0_preg[31]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_8305/grp_gemm_systolic_array_attn_fu_1392/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_301_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end114_proc_U0/mOutPtr[3]_i_3__34, which resulted in an inversion of 650 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/init_block_AB_proc36_U0/grp_init_block_AB_proc36_Pipeline_init_block_AB_fu_150/ap_loop_exit_ready_pp0_iter1_reg_i_1__605 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/init_block_AB_proc36_U0/grp_init_block_AB_proc36_Pipeline_init_block_AB_fu_150/q0[31]_i_2__7, which resulted in an inversion of 142 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7586/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7586/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7587/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7587/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7588/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7588/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7589/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7589/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7590/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7590/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7591/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7591/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7592/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7592/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7593/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7593/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7594/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7594/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7595/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7595/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7596/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7596/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7597/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/store_block_C_proc37_U0/grp_store_block_C_proc37_Pipeline_store_block_C_fu_354/fadd_32ns_32ns_32_5_no_dsp_1_U7597/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_849_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5605/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_849_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5605/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_850_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5611/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_850_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5611/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_851_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5617/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_851_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5617/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_852_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5623/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_852_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5623/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/SRL_SIG[0][31]_i_1__782 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/mOutPtr[1]_i_3__663, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/SRL_SIG[0][31]_i_1__783 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/mOutPtr[1]_i_4__293, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5629/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_853_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5629/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_854_1_U0/SRL_SIG[0][31]_i_1__781 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_854_1_U0/mOutPtr[1]_i_3__660, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_854_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5635/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_854_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5635/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_855_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5641/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_855_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5641/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_856_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5647/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_856_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5647/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_857_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5653/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_857_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5653/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_858_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5659/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_858_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5659/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_859_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5665/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_859_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5665/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_860_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5671/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_860_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5671/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_861_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5677/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_861_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5677/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_862_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5683/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_862_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5683/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_863_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5689/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_863_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5689/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_864_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5695/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_864_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5695/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_865_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5701/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_865_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5701/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_866_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5707/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_866_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5707/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_867_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5713/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_867_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5713/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_868_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5719/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_868_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5719/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_869_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5725/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_869_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5725/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_870_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5731/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_870_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5731/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_871_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5737/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_871_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5737/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_872_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5743/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_872_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5743/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_873_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5749/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_873_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5749/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_874_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5755/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_874_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5755/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_875_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5761/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_875_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5761/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_876_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5767/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_876_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5767/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_877_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5773/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_877_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5773/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_878_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5779/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_878_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5779/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/SRL_SIG[0][31]_i_1__778 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/mOutPtr[1]_i_3__656, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/SRL_SIG[0][31]_i_1__779 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/mOutPtr[1]_i_4__287, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5785/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_879_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5785/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_880_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5791/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_880_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5791/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_881_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5797/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_881_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5797/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_882_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5803/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_882_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5803/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_883_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5809/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_883_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5809/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_884_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5815/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_884_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5815/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_885_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5821/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_885_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5821/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_886_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5827/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_886_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5827/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_887_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5833/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_887_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5833/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_888_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5839/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_888_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5839/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_889_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5845/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_889_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5845/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_890_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5851/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_890_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5851/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_891_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5857/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_891_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5857/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_892_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5863/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_892_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5863/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_893_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5869/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_893_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5869/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_894_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5875/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_894_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5875/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_895_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5881/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_895_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5881/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_896_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5887/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_8793/dataflow_in_loop_VITIS_LOOP_391_1_U0/systolic_array_k_768_688_1_U0/PE_896_1_U0/fadd_32ns_32ns_32_5_no_dsp_1_U5887/Bert_layer_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 145 inverter(s) to 1858 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21cbc1d20

Time (s): cpu = 00:04:55 ; elapsed = 00:03:01 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18331 ; free virtual = 182516
INFO: [Opt 31-389] Phase Retarget created 673 cells and removed 1982 cells
INFO: [Opt 31-1021] In phase Retarget, 9807 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 26617cdc9

Time (s): cpu = 00:05:21 ; elapsed = 00:03:27 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18317 ; free virtual = 182502
INFO: [Opt 31-389] Phase Constant propagation created 1521 cells and removed 9817 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1739 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2350bc008

Time (s): cpu = 00:06:52 ; elapsed = 00:05:00 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18000 ; free virtual = 182185
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10589 cells
INFO: [Opt 31-1021] In phase Sweep, 1411448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 1ef316d7f

Time (s): cpu = 00:08:01 ; elapsed = 00:05:41 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18291 ; free virtual = 182476
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a973ef8e

Time (s): cpu = 00:08:12 ; elapsed = 00:05:52 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18291 ; free virtual = 182476
INFO: [Opt 31-389] Phase Shift Register Optimization created 12 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 289a9ac65

Time (s): cpu = 00:08:32 ; elapsed = 00:06:12 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18283 ; free virtual = 182468
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 98 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1814 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             673  |            1982  |                                           9807  |
|  Constant propagation         |            1521  |            9817  |                                           1739  |
|  Sweep                        |               0  |           10589  |                                        1411448  |
|  BUFG optimization            |               2  |               0  |                                             11  |
|  Shift Register Optimization  |              12  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |              98  |                                           1814  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18296 ; free virtual = 182481
Ending Logic Optimization Task | Checksum: 1b59d7607

Time (s): cpu = 00:09:19 ; elapsed = 00:06:58 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18286 ; free virtual = 182471

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7902 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1b59d7607

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18285 ; free virtual = 182470

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b59d7607

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18292 ; free virtual = 182477

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18292 ; free virtual = 182477
Ending Netlist Obfuscation Task | Checksum: 1b59d7607

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 18280 ; free virtual = 182465
INFO: [Common 17-83] Releasing license: Implementation
264 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:57 ; elapsed = 00:09:03 . Memory (MB): peak = 24033.941 ; gain = 32.012 ; free physical = 18297 ; free virtual = 182482
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 15406 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 15797 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 7702 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 7895 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 7702 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 7895 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 6 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 179 Warnings, 2 Critical Warnings and 7 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:18:20 ; elapsed = 00:05:14 . Memory (MB): peak = 24033.941 ; gain = 0.000 ; free physical = 14181 ; free virtual = 178367
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 03:57:54 2023...
[Tue Sep  5 03:57:54 2023] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:42:13 . Memory (MB): peak = 5477.270 ; gain = 0.000 ; free physical = 14231 ; free virtual = 178415
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: problem implementing dynamic region, impl_1: place_design ERROR
INFO: [OCL_UTIL] status: fail (place_design ERROR)
INFO: [OCL_UTIL] log: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
ERROR: caught error: problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
[03:58:15] Run vpl: Step impl: Failed
INFO: [OCL_UTIL] current step: vpl.impl failed. To rerun the existing project please use --from_step vpl.impl
problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 03:58:15 2023...
