<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>Starter Path | VLSI PD Lab</title>
  <meta name="description" content="Quick onboarding path for learning the basic PD vocabulary and major implementation stages.">
  
  <meta name="theme-color" content="#0f172a">
  <link rel="canonical" href="https://www.vlsiphysicaldesign.site/tracks/starter-path/">
  

  <meta property="og:type" content="website">
  <meta property="og:site_name" content="VLSI PD Lab">
  <meta property="og:title" content="Starter Path | VLSI PD Lab">
  <meta property="og:description" content="Quick onboarding path for learning the basic PD vocabulary and major implementation stages.">
  <meta property="og:url" content="https://www.vlsiphysicaldesign.site/tracks/starter-path/">
  <meta property="og:image" content="https://www.vlsiphysicaldesign.site/assets/og-lab-card.svg">

  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:title" content="Starter Path | VLSI PD Lab">
  <meta name="twitter:description" content="Quick onboarding path for learning the basic PD vocabulary and major implementation stages.">
  <meta name="twitter:image" content="https://www.vlsiphysicaldesign.site/assets/og-lab-card.svg">

  <link rel="preload" href="/assets/site.css" as="style">
  <link rel="stylesheet" href="/assets/site.css">
  
</head>
<body>
  <a class="skip-link" href="#main">Skip to content</a>
  <header class="site-header">
    <div class="shell header-row">
      <a class="brand" href="/">
        <span class="brand-mark">PD</span>
        <span>
          <strong>VLSI PD Lab</strong>
          <small>Fast study notes and implementation checklists</small>
        </span>
      </a>
      <nav class="top-nav" aria-label="Primary">
        <a href="/guides/">Guides</a>
        <a href="/tracks/">Study Tracks</a>
        <a href="/about/">About</a>
      </nav>
    </div>
  </header>
  <main id="main"><section class="shell page-head">
  <p class="eyebrow">Study track</p>
  <h1>Starter Path</h1>
  <p class="lede">Quick onboarding path for learning the basic PD vocabulary and major implementation stages.</p>
  <p class="meta">6 steps</p>
</section>

<section class="shell section">
  <ol class="track-flow">
    
    <li class="panel track-step-row">
      <p class="meta">1 | Foundations | ~35 min</p>
      <h2><a href="/guides/cmos_fundamentals/">CMOS Fundamentals</a></h2>
      <p>Foundation note for CMOS behavior and MOSFET concepts with focus on intuition, vocabulary, and why device effects matter later in timing and layout decisions.</p>
    </li>
    
    <li class="panel track-step-row">
      <p class="meta">2 | Logic &amp; Handoff | ~45 min</p>
      <h2><a href="/guides/logic_synthesis/">Logic Synthesis</a></h2>
      <p>Synthesis-focused note describing the path from RTL intent to implementation-ready netlists, with emphasis on constraints, optimization goals, and handoff quality.</p>
    </li>
    
    <li class="panel track-step-row">
      <p class="meta">3 | Inputs &amp; Setup | ~30 min</p>
      <h2><a href="/guides/pd_inputs/">Physical Design Inputs</a></h2>
      <p>Input-readiness note clarifying required design files, constraints, and library consistency checks that prevent downstream physical design noise.</p>
    </li>
    
    <li class="panel track-step-row">
      <p class="meta">4 | Implementation Flow | ~40 min</p>
      <h2><a href="/guides/floorplan/">Floorplanning</a></h2>
      <p>Execution-oriented note for floorplanning with focus on objectives, macro placement reasoning, power planning dependencies, and early congestion risk control.</p>
    </li>
    
    <li class="panel track-step-row">
      <p class="meta">5 | Implementation Flow | ~40 min</p>
      <h2><a href="/guides/placement/">Placement</a></h2>
      <p>Placement lab note centered on timing/routability tradeoffs, legalization quality, and the debug loop between congestion signals and optimization moves.</p>
    </li>
    
    <li class="panel track-step-row">
      <p class="meta">6 | Implementation Flow | ~45 min</p>
      <h2><a href="/guides/cts/">Clock Tree Synthesis</a></h2>
      <p>CTS note focused on skew/latency tradeoffs, buffering strategy, and the practical checks needed before and after clock tree optimization.</p>
    </li>
    
  </ol>
</section>
</main>
  <footer class="site-footer">
    <div class="shell footer-grid">
      <p><strong>VLSI PD Lab</strong> is a lightweight lab-style reference for VLSI physical design learning.</p>
      <p>Built for the `.site` test domain with different structure and metadata from the `.top` site.</p>
      <p><a href="/sitemap.xml">Sitemap</a> <span aria-hidden="true">|</span> <a href="/guides/">All guides</a></p>
    </div>
  </footer>
</body>
</html>
