{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559487006462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559487006462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 11:50:06 2019 " "Processing started: Sun Jun 02 11:50:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559487006462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559487006462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR --generate_symbol=C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR -c SAR --generate_symbol=C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559487006462 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559487007638 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1559487007638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.v(6) " "Verilog HDL warning at tristate.v(6): extended using \"x\" or \"z\"" {  } { { "tristate.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1559487008611 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "tristate.v(3) " "Verilog HDL error at tristate.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "tristate.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Design Software" 0 -1 1559487008614 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "tristate.v(4) " "Verilog HDL error at tristate.v(4): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "tristate.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 4 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Design Software" 0 -1 1559487008614 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "out tristate.v(6) " "Verilog HDL error at tristate.v(6): values cannot be assigned directly to all or part of array \"out\" - assignments must be made to individual elements only" {  } { { "tristate.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Design Software" 0 -1 1559487008615 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "in tristate.v(6) " "Verilog HDL error at tristate.v(6): expression cannot reference entire array \"in\"" {  } { { "tristate.v" "" { Text "C:/Users/newtonis/Documents/GitHub/INFORMES_ASSD/TP3/EJ2/SAR/tristate.v" 6 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Design Software" 0 -1 1559487008615 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 1  Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559487008645 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 02 11:50:08 2019 " "Processing ended: Sun Jun 02 11:50:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559487008645 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559487008645 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559487008645 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559487008645 ""}
