ncverilog: 11.10-s072: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	11.10-s072: Started on May 23, 2020 at 14:19:07 CST
ncverilog
	testfixture.v
	LCD_CTRL.v
	+define+tb1
	+access+r
Recompiling... reason: file './LCD_CTRL.v' is newer than expected.
	expected: Sat May 23 14:16:46 2020
	actual:   Sat May 23 14:19:05 2020
file: LCD_CTRL.v
	module worklib.LCD_CTRL:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LCD_CTRL:v <0x118e3ebd>
			streams:  16, words:  5579
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               31      31
		Scalar wires:            10       -
		Vectored wires:           8       -
		Always blocks:           12      12
		Initial blocks:           8       8
		Cont. assignments:        1       3
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi3* Loading libsscore_ius111.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'LCD_CTRL.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
All data have been generated successfully!

-------------------PASS-------------------

Simulation complete via $finish(1) at time 1335 NS + 0
./testfixture.v:148 		    #10 $finish;
ncsim> exit
TOOL:	ncverilog	11.10-s072: Exiting on May 23, 2020 at 14:19:11 CST  (total: 00:00:04)
