<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="95" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="259" />
   <clocksource preferredWidth="257" />
   <frequency preferredWidth="240" />
  </columns>
 </clocktable>
 <window width="1366" height="728" x="0" y="0" />
 <library
   expandedCategories="Library/Qsys Interconnect,Library/Qsys Interconnect/Tri-State Components,Project,Library" />
 <generation synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
