;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 05/01/2021 05:46:55 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x4E210000  	20001
0x0008	0x51A10000  	20897
0x000C	0x51A10000  	20897
0x0010	0x51A10000  	20897
0x0014	0x51A10000  	20897
0x0018	0x51A10000  	20897
0x001C	0x51A10000  	20897
0x0020	0x51A10000  	20897
0x0024	0x51A10000  	20897
0x0028	0x51A10000  	20897
0x002C	0x51A10000  	20897
0x0030	0x51A10000  	20897
0x0034	0x51A10000  	20897
0x0038	0x51A10000  	20897
0x003C	0x51A10000  	20897
0x0040	0x51A10000  	20897
0x0044	0x51A10000  	20897
0x0048	0x51A10000  	20897
0x004C	0x51A10000  	20897
0x0050	0x51A10000  	20897
0x0054	0x51A10000  	20897
0x0058	0x51A10000  	20897
0x005C	0x51A10000  	20897
0x0060	0x51A10000  	20897
0x0064	0x51A10000  	20897
0x0068	0x51A10000  	20897
0x006C	0x51A10000  	20897
0x0070	0x51A10000  	20897
0x0074	0x51A10000  	20897
0x0078	0x51A10000  	20897
0x007C	0x51A10000  	20897
0x0080	0x51A10000  	20897
0x0084	0x51A10000  	20897
0x0088	0x51A10000  	20897
0x008C	0x51A10000  	20897
0x0090	0x51A10000  	20897
0x0094	0x51A10000  	20897
0x0098	0x51A10000  	20897
0x009C	0x51A10000  	20897
0x00A0	0x51A10000  	20897
0x00A4	0x51A10000  	20897
0x00A8	0x51A10000  	20897
0x00AC	0x51A10000  	20897
0x00B0	0x489D0000  	18589
0x00B4	0x51A10000  	20897
0x00B8	0x51A10000  	20897
0x00BC	0x51A10000  	20897
0x00C0	0x51A10000  	20897
0x00C4	0x51A10000  	20897
0x00C8	0x51A10000  	20897
0x00CC	0x49F50000  	18933
0x00D0	0x51A10000  	20897
0x00D4	0x48C10000  	18625
0x00D8	0x51A10000  	20897
0x00DC	0x51A10000  	20897
0x00E0	0x51A10000  	20897
0x00E4	0x51A10000  	20897
0x00E8	0x51A10000  	20897
0x00EC	0x51A10000  	20897
0x00F0	0x51A10000  	20897
0x00F4	0x51A10000  	20897
0x00F8	0x51A10000  	20897
0x00FC	0x51A10000  	20897
0x0100	0x51A10000  	20897
0x0104	0x51A10000  	20897
0x0108	0x51A10000  	20897
0x010C	0x51A10000  	20897
0x0110	0x51A10000  	20897
0x0114	0x51A10000  	20897
0x0118	0x51A10000  	20897
0x011C	0x51A10000  	20897
0x0120	0x51A10000  	20897
0x0124	0x51A10000  	20897
0x0128	0x51A10000  	20897
0x012C	0x51A10000  	20897
0x0130	0x51A10000  	20897
0x0134	0x51A10000  	20897
0x0138	0x51A10000  	20897
0x013C	0x51A10000  	20897
0x0140	0x51A10000  	20897
0x0144	0x51A10000  	20897
0x0148	0x51A10000  	20897
0x014C	0x51A10000  	20897
0x0150	0x51A10000  	20897
0x0154	0x51A10000  	20897
0x0158	0x4A110000  	18961
0x015C	0x51A10000  	20897
0x0160	0x51A10000  	20897
0x0164	0x51A10000  	20897
0x0168	0x51A10000  	20897
0x016C	0x51A10000  	20897
0x0170	0x51A10000  	20897
0x0174	0x51A10000  	20897
0x0178	0x51A10000  	20897
0x017C	0x51A10000  	20897
0x0180	0x51A10000  	20897
0x0184	0x51A10000  	20897
; end of ____SysVT
_main:
;DriverRF4463PROMain.c, 570 :: 		void main() {
0x4E20	0xB097    SUB	SP, SP, #92
0x4E22	0xF7FFFE4D  BL	19136
0x4E26	0xF7FFFE35  BL	19092
0x4E2A	0xF003F96F  BL	33036
0x4E2E	0xF000F9BB  BL	20904
0x4E32	0xF003F91D  BL	32880
;DriverRF4463PROMain.c, 574 :: 		Delay_ms( 2000 );                    // delay de depuracion
0x4E36	0xF64F37FE  MOVW	R7, #64510
0x4E3A	0xF2C067AC  MOVT	R7, #1708
0x4E3E	0xBF00    NOP
0x4E40	0xBF00    NOP
L_main395:
0x4E42	0x1E7F    SUBS	R7, R7, #1
0x4E44	0xD1FD    BNE	L_main395
0x4E46	0xBF00    NOP
0x4E48	0xBF00    NOP
0x4E4A	0xBF00    NOP
;DriverRF4463PROMain.c, 578 :: 		GPIO_Digital_Output( &GPIOE_BASE, _GPIO_PINMASK_9 );
0x4E4C	0xF2402100  MOVW	R1, #512
0x4E50	0x48AA    LDR	R0, [PC, #680]
0x4E52	0xF7FFFAB1  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 579 :: 		GPIO_Digital_Output( &GPIOE_BASE, _GPIO_PINMASK_11 );
0x4E56	0xF6400100  MOVW	R1, #2048
0x4E5A	0x48A8    LDR	R0, [PC, #672]
0x4E5C	0xF7FFFAAC  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 580 :: 		GPIO_Digital_Output( &GPIOE_BASE, _GPIO_PINMASK_13 );
0x4E60	0xF2420100  MOVW	R1, #8192
0x4E64	0x48A5    LDR	R0, [PC, #660]
0x4E66	0xF7FFFAA7  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 588 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_0 );     // nIRQ (Interrupt Request Pin)
0x4E6A	0xF2400101  MOVW	R1, #1
0x4E6E	0x48A4    LDR	R0, [PC, #656]
0x4E70	0xF7FFFADE  BL	_GPIO_Digital_Input+0
;DriverRF4463PROMain.c, 589 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_1 );    // SDN  ()
0x4E74	0xF2400102  MOVW	R1, #2
0x4E78	0x48A1    LDR	R0, [PC, #644]
0x4E7A	0xF7FFFA9D  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 590 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_2 );    // nSEL (Chip Select)
0x4E7E	0xF2400104  MOVW	R1, #4
0x4E82	0x489F    LDR	R0, [PC, #636]
0x4E84	0xF7FFFA98  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 604 :: 		RCC_APB2ENRbits.SYSCFGEN = 1; //Clock Enable
0x4E88	0x2201    MOVS	R2, #1
0x4E8A	0xB252    SXTB	R2, R2
0x4E8C	0x489D    LDR	R0, [PC, #628]
0x4E8E	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 605 :: 		SYSCFG_EXTICR1  |= 0x0003;    //Pin Configuration
0x4E90	0x489D    LDR	R0, [PC, #628]
0x4E92	0x6800    LDR	R0, [R0, #0]
0x4E94	0xF0400103  ORR	R1, R0, #3
0x4E98	0x489B    LDR	R0, [PC, #620]
0x4E9A	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 606 :: 		EXTI_IMR.B0     |= 1;         //Interruption Edge Flag
0x4E9C	0x2101    MOVS	R1, #1
0x4E9E	0x489B    LDR	R0, [PC, #620]
0x4EA0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 607 :: 		EXTI_FTSR.B0    |= 1;
0x4EA2	0x2101    MOVS	R1, #1
0x4EA4	0x489A    LDR	R0, [PC, #616]
0x4EA6	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 609 :: 		nSEL = 1;
0x4EA8	0x489A    LDR	R0, [PC, #616]
0x4EAA	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 611 :: 		LED_RED      = 1;
0x4EAC	0x489A    LDR	R0, [PC, #616]
0x4EAE	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 612 :: 		LED_GREEN    = 1;
0x4EB0	0x489A    LDR	R0, [PC, #616]
0x4EB2	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 613 :: 		LED_BLUE     = 1;
0x4EB4	0x489A    LDR	R0, [PC, #616]
0x4EB6	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 615 :: 		Delay_ms( 100 );
0x4EB8	0xF24727FE  MOVW	R7, #29438
0x4EBC	0xF2C00755  MOVT	R7, #85
L_main397:
0x4EC0	0x1E7F    SUBS	R7, R7, #1
0x4EC2	0xD1FD    BNE	L_main397
0x4EC4	0xBF00    NOP
0x4EC6	0xBF00    NOP
0x4EC8	0xBF00    NOP
0x4ECA	0xBF00    NOP
0x4ECC	0xBF00    NOP
;DriverRF4463PROMain.c, 617 :: 		LED_RED      = 0;
0x4ECE	0x2200    MOVS	R2, #0
0x4ED0	0xB252    SXTB	R2, R2
0x4ED2	0x4891    LDR	R0, [PC, #580]
0x4ED4	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 618 :: 		LED_GREEN    = 1;
0x4ED6	0x2101    MOVS	R1, #1
0x4ED8	0xB249    SXTB	R1, R1
0x4EDA	0x4890    LDR	R0, [PC, #576]
0x4EDC	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 619 :: 		LED_BLUE     = 0;
0x4EDE	0x4890    LDR	R0, [PC, #576]
0x4EE0	0x6002    STR	R2, [R0, #0]
;DriverRF4463PROMain.c, 621 :: 		InitTimer2();
0x4EE2	0xF7FFFA77  BL	_InitTimer2+0
;DriverRF4463PROMain.c, 624 :: 		vUSARTConfigUSART1( 115200 );  // configura todos las parametros de USART
0x4EE6	0xF44F30E1  MOV	R0, #115200
0x4EEA	0xF7FFFC9F  BL	_vUSARTConfigUSART1+0
;DriverRF4463PROMain.c, 626 :: 		UART1_Write_Text( "[ Start System ] Driver\r\n" );
0x4EEE	0xF10D0B02  ADD	R11, SP, #2
0x4EF2	0xF10B0A1A  ADD	R10, R11, #26
0x4EF6	0xF8DFC22C  LDR	R12, [PC, #556]
0x4EFA	0xF7FFFB47  BL	___CC2DW+0
0x4EFE	0xF10D0002  ADD	R0, SP, #2
0x4F02	0xF7FFFBE9  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 627 :: 		vSPI1Init();           // configura todos los parametros de SPI
0x4F06	0xF7FFFB67  BL	_vSPI1Init+0
;DriverRF4463PROMain.c, 632 :: 		ucRF4463Freq3 = 9;
0x4F0A	0x2109    MOVS	R1, #9
0x4F0C	0x4886    LDR	R0, [PC, #536]
0x4F0E	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 633 :: 		ucRF4463Freq2 = 1;
0x4F10	0x2101    MOVS	R1, #1
0x4F12	0x4886    LDR	R0, [PC, #536]
0x4F14	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 634 :: 		ucRF4463Freq1 = 5;
0x4F16	0x2105    MOVS	R1, #5
0x4F18	0x4885    LDR	R0, [PC, #532]
0x4F1A	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 637 :: 		ucRF4463Power = 127;            // 34
0x4F1C	0x217F    MOVS	R1, #127
0x4F1E	0x4885    LDR	R0, [PC, #532]
0x4F20	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 639 :: 		ucRF4463Rate  = dr_1p2;                // BAUDRATE
0x4F22	0x2100    MOVS	R1, #0
0x4F24	0x4884    LDR	R0, [PC, #528]
0x4F26	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 641 :: 		ucRF4463Mode  = master_mode;          // para transmision continua usar: tx_test_mode
0x4F28	0x2100    MOVS	R1, #0
0x4F2A	0x4884    LDR	R0, [PC, #528]
0x4F2C	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 643 :: 		ucRF4463FreqChannel = 1;
0x4F2E	0x2101    MOVS	R1, #1
0x4F30	0x4883    LDR	R0, [PC, #524]
0x4F32	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 647 :: 		reset_mode = 0;
0x4F34	0x2100    MOVS	R1, #0
0x4F36	0x4883    LDR	R0, [PC, #524]
0x4F38	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 652 :: 		vRF4463MainSetTXString();    // usada para establecer el encabezdo predeterminado
0x4F3A	0xF7FFFBAB  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 653 :: 		VRF4463SDNReset();
0x4F3E	0xF7FFFB67  BL	_VRF4463SDNReset+0
;DriverRF4463PROMain.c, 654 :: 		vRF4463Init();
0x4F42	0xF7FEFE07  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 655 :: 		vRF4463ClearInterrupts();
0x4F46	0xF7FFFB2B  BL	_vRF4463ClearInterrupts+0
;DriverRF4463PROMain.c, 656 :: 		vRF4463PartInfo ();          // SOLICITA EL MODELO DEL RADIO
0x4F4A	0xF7FFFC95  BL	_vRF4463PartInfo+0
;DriverRF4463PROMain.c, 658 :: 		LED_GREEN    = 0;
0x4F4E	0x2100    MOVS	R1, #0
0x4F50	0xB249    SXTB	R1, R1
0x4F52	0x4872    LDR	R0, [PC, #456]
0x4F54	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 659 :: 		LED_BLUE     = 0;
0x4F56	0x4872    LDR	R0, [PC, #456]
0x4F58	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 661 :: 		UART1_Write_Text( "[ SYS STM32F ]RF Radio ready\r\n" );
0x4F5A	0xF10D0B1C  ADD	R11, SP, #28
0x4F5E	0xF10B0A1F  ADD	R10, R11, #31
0x4F62	0xF8DFC1E4  LDR	R12, [PC, #484]
0x4F66	0xF7FFFB11  BL	___CC2DW+0
0x4F6A	0xA807    ADD	R0, SP, #28
0x4F6C	0xF7FFFBB4  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 663 :: 		while ( 1 ) {
L_main399:
;DriverRF4463PROMain.c, 666 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x4F70	0x4876    LDR	R0, [PC, #472]
0x4F72	0x6800    LDR	R0, [R0, #0]
0x4F74	0x2801    CMP	R0, #1
0x4F76	0xD101    BNE	L_main401
;DriverRF4463PROMain.c, 667 :: 		vUSARTReceivedFromUSART1();
0x4F78	0xF7FFFC26  BL	_vUSARTReceivedFromUSART1+0
;DriverRF4463PROMain.c, 668 :: 		}
L_main401:
;DriverRF4463PROMain.c, 679 :: 		if ( ucRF4463Mode == master_mode ) {
0x4F7C	0x486F    LDR	R0, [PC, #444]
0x4F7E	0x7800    LDRB	R0, [R0, #0]
0x4F80	0xB910    CBNZ	R0, L_main402
;DriverRF4463PROMain.c, 680 :: 		vRF4463TxData();
0x4F82	0xF7FFFBB9  BL	_vRF4463TxData+0
;DriverRF4463PROMain.c, 681 :: 		}
0x4F86	0xE01B    B	L_main403
L_main402:
;DriverRF4463PROMain.c, 684 :: 		else if ( ucRF4463Mode == slave_mode ) {
0x4F88	0x486C    LDR	R0, [PC, #432]
0x4F8A	0x7800    LDRB	R0, [R0, #0]
0x4F8C	0x2801    CMP	R0, #1
0x4F8E	0xD102    BNE	L_main404
;DriverRF4463PROMain.c, 685 :: 		vRF4463RxInit();
0x4F90	0xF7FEF9F6  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 686 :: 		}
0x4F94	0xE014    B	L_main405
L_main404:
;DriverRF4463PROMain.c, 689 :: 		else if ( ucRF4463Mode == rf_off ) {
0x4F96	0x4869    LDR	R0, [PC, #420]
0x4F98	0x7800    LDRB	R0, [R0, #0]
0x4F9A	0x2804    CMP	R0, #4
0x4F9C	0xD110    BNE	L_main406
;DriverRF4463PROMain.c, 690 :: 		vRF4463RxInit();
0x4F9E	0xF7FEF9EF  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 691 :: 		while ( 1 ) {
L_main407:
;DriverRF4463PROMain.c, 693 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x4FA2	0x486A    LDR	R0, [PC, #424]
0x4FA4	0x6800    LDR	R0, [R0, #0]
0x4FA6	0x2801    CMP	R0, #1
0x4FA8	0xD100    BNE	L_main409
;DriverRF4463PROMain.c, 694 :: 		break;
0x4FAA	0xE009    B	L_main408
;DriverRF4463PROMain.c, 695 :: 		}
L_main409:
;DriverRF4463PROMain.c, 698 :: 		if ( ucRF4463SendMessage == 1 ) {
0x4FAC	0x4868    LDR	R0, [PC, #416]
0x4FAE	0x7800    LDRB	R0, [R0, #0]
0x4FB0	0x2801    CMP	R0, #1
0x4FB2	0xD104    BNE	L_main410
;DriverRF4463PROMain.c, 699 :: 		ucRF4463SendMessage = 0;
0x4FB4	0x2100    MOVS	R1, #0
0x4FB6	0x4866    LDR	R0, [PC, #408]
0x4FB8	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 700 :: 		vRF4463TxData();
0x4FBA	0xF7FFFB9D  BL	_vRF4463TxData+0
;DriverRF4463PROMain.c, 701 :: 		}
L_main410:
;DriverRF4463PROMain.c, 703 :: 		}
0x4FBE	0xE7F0    B	L_main407
L_main408:
;DriverRF4463PROMain.c, 704 :: 		}
L_main406:
L_main405:
L_main403:
;DriverRF4463PROMain.c, 707 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x4FC0	0x485E    LDR	R0, [PC, #376]
0x4FC2	0x7800    LDRB	R0, [R0, #0]
0x4FC4	0x2802    CMP	R0, #2
0x4FC6	0xD10D    BNE	L_main411
;DriverRF4463PROMain.c, 708 :: 		vRF4463TxCont();
0x4FC8	0xF7FFFA5C  BL	_vRF4463TxCont+0
;DriverRF4463PROMain.c, 709 :: 		while ( 1 ) {
L_main412:
;DriverRF4463PROMain.c, 711 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x4FCC	0x485F    LDR	R0, [PC, #380]
0x4FCE	0x6800    LDR	R0, [R0, #0]
0x4FD0	0x2801    CMP	R0, #1
0x4FD2	0xD100    BNE	L_main414
;DriverRF4463PROMain.c, 712 :: 		break;
0x4FD4	0xE006    B	L_main413
;DriverRF4463PROMain.c, 713 :: 		}
L_main414:
;DriverRF4463PROMain.c, 715 :: 		if ( !nIRQ ) {
0x4FD6	0x485F    LDR	R0, [PC, #380]
0x4FD8	0x6800    LDR	R0, [R0, #0]
0x4FDA	0x2800    CMP	R0, #0
0x4FDC	0xD101    BNE	L_main415
;DriverRF4463PROMain.c, 716 :: 		vRF4463TxCont();
0x4FDE	0xF7FFFA51  BL	_vRF4463TxCont+0
;DriverRF4463PROMain.c, 717 :: 		}
L_main415:
;DriverRF4463PROMain.c, 718 :: 		}
0x4FE2	0xE7F3    B	L_main412
L_main413:
;DriverRF4463PROMain.c, 719 :: 		}
L_main411:
;DriverRF4463PROMain.c, 721 :: 		if ( ucRF4463Mode == rx_test_mode ) {
0x4FE4	0x4855    LDR	R0, [PC, #340]
0x4FE6	0x7800    LDRB	R0, [R0, #0]
0x4FE8	0x2803    CMP	R0, #3
0x4FEA	0xD107    BNE	L_main416
;DriverRF4463PROMain.c, 722 :: 		vRF4463RxInit ();
0x4FEC	0xF7FEF9C8  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 723 :: 		while ( 1 ) {
L_main417:
;DriverRF4463PROMain.c, 725 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x4FF0	0x4856    LDR	R0, [PC, #344]
0x4FF2	0x6800    LDR	R0, [R0, #0]
0x4FF4	0x2801    CMP	R0, #1
0x4FF6	0xD100    BNE	L_main419
;DriverRF4463PROMain.c, 726 :: 		break;
0x4FF8	0xE000    B	L_main418
;DriverRF4463PROMain.c, 727 :: 		}
L_main419:
;DriverRF4463PROMain.c, 730 :: 		}
0x4FFA	0xE7F9    B	L_main417
L_main418:
;DriverRF4463PROMain.c, 731 :: 		}
L_main416:
;DriverRF4463PROMain.c, 733 :: 		if ( reset_mode == 0 ) {
0x4FFC	0x4851    LDR	R0, [PC, #324]
0x4FFE	0x7800    LDRB	R0, [R0, #0]
0x5000	0x2800    CMP	R0, #0
0x5002	0xF04080C9  BNE	L_main420
;DriverRF4463PROMain.c, 735 :: 		while ( 1 ) {
L_main421:
;DriverRF4463PROMain.c, 737 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x5006	0x4851    LDR	R0, [PC, #324]
0x5008	0x6800    LDR	R0, [R0, #0]
0x500A	0x2801    CMP	R0, #1
0x500C	0xD100    BNE	L_main423
;DriverRF4463PROMain.c, 738 :: 		break;
0x500E	0xE0C3    B	L_main422
;DriverRF4463PROMain.c, 739 :: 		}
L_main423:
;DriverRF4463PROMain.c, 741 :: 		if ( Flag.reach_1s ) {
0x5010	0x4951    LDR	R1, [PC, #324]
0x5012	0x6808    LDR	R0, [R1, #0]
0x5014	0xB140    CBZ	R0, L_main424
;DriverRF4463PROMain.c, 742 :: 		Flag.reach_1s = 0;
0x5016	0x2100    MOVS	R1, #0
0x5018	0xB249    SXTB	R1, R1
0x501A	0x484F    LDR	R0, [PC, #316]
0x501C	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 743 :: 		if ( ucRF4463Mode == master_mode ) {
0x501E	0x4847    LDR	R0, [PC, #284]
0x5020	0x7800    LDRB	R0, [R0, #0]
0x5022	0xB908    CBNZ	R0, L_main425
;DriverRF4463PROMain.c, 744 :: 		vRF4463TxData();
0x5024	0xF7FFFB68  BL	_vRF4463TxData+0
;DriverRF4463PROMain.c, 745 :: 		}
L_main425:
;DriverRF4463PROMain.c, 746 :: 		}
L_main424:
;DriverRF4463PROMain.c, 749 :: 		if ( !Flag.is_tx ) {
0x5028	0x494C    LDR	R1, [PC, #304]
0x502A	0x6808    LDR	R0, [R1, #0]
0x502C	0x2800    CMP	R0, #0
0x502E	0xF04080B2  BNE	L_main426
;DriverRF4463PROMain.c, 750 :: 		if ( !nIRQ ) {          // !nIRQ
0x5032	0x4848    LDR	R0, [PC, #288]
0x5034	0x6800    LDR	R0, [R0, #0]
0x5036	0x2800    CMP	R0, #0
0x5038	0xF04080AD  BNE	L_main427
;DriverRF4463PROMain.c, 751 :: 		vRF4463ClearInterrupts();
0x503C	0xF7FFFAB0  BL	_vRF4463ClearInterrupts+0
;DriverRF4463PROMain.c, 753 :: 		if ( ( spi_read_buf[ 4 ] & 0x08) == 0 ) { // crc error check
0x5040	0x4847    LDR	R0, [PC, #284]
0x5042	0x7800    LDRB	R0, [R0, #0]
0x5044	0xF0000008  AND	R0, R0, #8
0x5048	0xB2C0    UXTB	R0, R0
0x504A	0x2800    CMP	R0, #0
0x504C	0xD152    BNE	L_main428
;DriverRF4463PROMain.c, 757 :: 		spi_read_fifo();
0x504E	0xF7FFFA47  BL	_spi_read_fifo+0
;DriverRF4463PROMain.c, 758 :: 		vRF4463FifoReset();
0x5052	0xF7FDFABD  BL	_vRF4463FifoReset+0
;DriverRF4463PROMain.c, 760 :: 		chksum = 0;
0x5056	0x2000    MOVS	R0, #0
0x5058	0xF88D0001  STRB	R0, [SP, #1]
;DriverRF4463PROMain.c, 761 :: 		for ( i = 4; i < payload_length - 1; i++ )                // Calculation Checksum
0x505C	0x2004    MOVS	R0, #4
0x505E	0xF88D0000  STRB	R0, [SP, #0]
L_main429:
0x5062	0xF89D0000  LDRB	R0, [SP, #0]
0x5066	0x2841    CMP	R0, #65
0x5068	0xDA0F    BGE	L_main430
;DriverRF4463PROMain.c, 762 :: 		chksum += rx_buf[ i ];
0x506A	0xF89D1000  LDRB	R1, [SP, #0]
0x506E	0x483D    LDR	R0, [PC, #244]
0x5070	0x1840    ADDS	R0, R0, R1
0x5072	0x7801    LDRB	R1, [R0, #0]
0x5074	0xF89D0001  LDRB	R0, [SP, #1]
0x5078	0x1840    ADDS	R0, R0, R1
0x507A	0xF88D0001  STRB	R0, [SP, #1]
;DriverRF4463PROMain.c, 761 :: 		for ( i = 4; i < payload_length - 1; i++ )                // Calculation Checksum
0x507E	0xF89D0000  LDRB	R0, [SP, #0]
0x5082	0x1C40    ADDS	R0, R0, #1
0x5084	0xF88D0000  STRB	R0, [SP, #0]
;DriverRF4463PROMain.c, 762 :: 		chksum += rx_buf[ i ];
0x5088	0xE7EB    B	L_main429
L_main430:
;DriverRF4463PROMain.c, 764 :: 		if ( ( chksum == rx_buf[ payload_length - 1 ] )&&( rx_buf[ 4 ] == 0x41 )) {
0x508A	0x4837    LDR	R0, [PC, #220]
0x508C	0x7801    LDRB	R1, [R0, #0]
0x508E	0xF89D0001  LDRB	R0, [SP, #1]
0x5092	0x4288    CMP	R0, R1
0x5094	0xD12B    BNE	L__main525
0x5096	0x4835    LDR	R0, [PC, #212]
0x5098	0x7800    LDRB	R0, [R0, #0]
0x509A	0x2841    CMP	R0, #65
0x509C	0xD127    BNE	L__main524
L__main523:
;DriverRF4463PROMain.c, 765 :: 		UART1_Write_Text("[ Message ] =" );
0x509E	0xF10D0B3B  ADD	R11, SP, #59
0x50A2	0xF10B0A0E  ADD	R10, R11, #14
0x50A6	0xF8DFC0C8  LDR	R12, [PC, #200]
0x50AA	0xF7FFFA6F  BL	___CC2DW+0
0x50AE	0xF10D003B  ADD	R0, SP, #59
0x50B2	0xF7FFFB11  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 766 :: 		UART1_Write_Text( rx_buf );
0x50B6	0x482B    LDR	R0, [PC, #172]
0x50B8	0xF7FFFB0E  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 767 :: 		UART1_Write_Text("\r\n");
0x50BC	0x200D    MOVS	R0, #13
0x50BE	0xF88D0049  STRB	R0, [SP, #73]
0x50C2	0x200A    MOVS	R0, #10
0x50C4	0xF88D004A  STRB	R0, [SP, #74]
0x50C8	0x2000    MOVS	R0, #0
0x50CA	0xF88D004B  STRB	R0, [SP, #75]
0x50CE	0xF10D0049  ADD	R0, SP, #73
0x50D2	0xF7FFFB01  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 769 :: 		LED_GREEN ^= 1;                                        // Data received
0x50D6	0x4811    LDR	R0, [PC, #68]
0x50D8	0x6800    LDR	R0, [R0, #0]
0x50DA	0xF0800101  EOR	R1, R0, #1
0x50DE	0xB2C9    UXTB	R1, R1
0x50E0	0x480E    LDR	R0, [PC, #56]
0x50E2	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 770 :: 		rx_cnt++;
0x50E4	0x4923    LDR	R1, [PC, #140]
0x50E6	0x6808    LDR	R0, [R1, #0]
0x50E8	0x1C40    ADDS	R0, R0, #1
0x50EA	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 772 :: 		}
0x50EC	0xE001    B	L_main435
;DriverRF4463PROMain.c, 764 :: 		if ( ( chksum == rx_buf[ payload_length - 1 ] )&&( rx_buf[ 4 ] == 0x41 )) {
L__main525:
L__main524:
;DriverRF4463PROMain.c, 774 :: 		vRF4463RxInit();    // The received data is wrong, you must continue to receive
0x50EE	0xF7FEF947  BL	_vRF4463RxInit+0
L_main435:
;DriverRF4463PROMain.c, 775 :: 		}
0x50F2	0xE050    B	L_main436
L_main428:
;DriverRF4463PROMain.c, 778 :: 		UART1_Write_Text("[ CRC ] Fail\r\n" );
0x50F4	0xF10D0B4C  ADD	R11, SP, #76
0x50F8	0xF000B83E  B	#124
0x50FC	0x10004002  	GPIOE_BASE+0
0x5100	0x0C004002  	GPIOD_BASE+0
0x5104	0x08B84247  	RCC_APB2ENRbits+0
0x5108	0x38084001  	SYSCFG_EXTICR1+0
0x510C	0x80004227  	EXTI_IMR+0
0x5110	0x81804227  	EXTI_FTSR+0
0x5114	0x82884241  	GPIOD_ODRbits+0
0x5118	0x02AC4242  	GPIOE_ODRbits+0
0x511C	0x02A44242  	GPIOE_ODRbits+0
0x5120	0x02B44242  	GPIOE_ODRbits+0
0x5124	0x7CAC0000  	?ICS?lstr9_DriverRF4463PROMain+0
0x5128	0x23372000  	_ucRF4463Freq3+0
0x512C	0x233C2000  	_ucRF4463Freq2+0
0x5130	0x233D2000  	_ucRF4463Freq1+0
0x5134	0x23362000  	_ucRF4463Power+0
0x5138	0x233E2000  	_ucRF4463Rate+0
0x513C	0x233F2000  	_ucRF4463Mode+0
0x5140	0x10012000  	_ucRF4463FreqChannel+0
0x5144	0x23972000  	_reset_mode+0
0x5148	0x7CC60000  	?ICS?lstr10_DriverRF4463PROMain+0
0x514C	0x200C2000  	_fUSART1Buffer+0
0x5150	0x10022000  	_ucRF4463SendMessage+0
0x5154	0x82004241  	GPIOD_IDRbits+0
0x5158	0x6A802204  	_Flag+0
0x515C	0x6A842204  	_Flag+0
0x5160	0x23442000  	_spi_read_buf+4
0x5164	0x23552000  	_rx_buf+0
0x5168	0x23962000  	_rx_buf+65
0x516C	0x23592000  	_rx_buf+4
0x5170	0x7CE50000  	?ICS?lstr11_DriverRF4463PROMain+0
0x5174	0x228C2000  	_rx_cnt+0
0x5178	0xF10B0A0F  ADD	R10, R11, #15
0x517C	0xF8DFC01C  LDR	R12, [PC, #28]
0x5180	0xF7FFFA04  BL	___CC2DW+0
0x5184	0xA813    ADD	R0, SP, #76
0x5186	0xF7FFFAA7  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 779 :: 		VRF4463SDNReset();
0x518A	0xF7FFFA41  BL	_VRF4463SDNReset+0
;DriverRF4463PROMain.c, 780 :: 		vRF4463Init();
0x518E	0xF7FEFCE1  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 781 :: 		vRF4463RxInit();
0x5192	0xF7FEF8F5  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 782 :: 		}
L_main436:
;DriverRF4463PROMain.c, 783 :: 		}
L_main427:
;DriverRF4463PROMain.c, 784 :: 		}
L_main426:
;DriverRF4463PROMain.c, 785 :: 		}
0x5196	0xE736    B	L_main421
L_main422:
;DriverRF4463PROMain.c, 786 :: 		}
L_main420:
;DriverRF4463PROMain.c, 787 :: 		}
0x5198	0xE6EA    B	L_main399
;DriverRF4463PROMain.c, 788 :: 		}
L_end_main:
L__main_end_loop:
0x519A	0xE7FE    B	L__main_end_loop
0x519C	0x7CF60000  	?ICS?lstr13_DriverRF4463PROMain+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x458C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x458E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x4592	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x4596	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x459A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x459C	0xB001    ADD	SP, SP, #4
0x459E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x4448	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x444A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x444E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x4452	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x4456	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x4458	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x445C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x445E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x4460	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x4462	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x4466	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x446A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x446C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x4470	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x4472	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x4474	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x4478	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x447C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x447E	0xB001    ADD	SP, SP, #4
0x4480	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x43B8	0xB081    SUB	SP, SP, #4
0x43BA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x43BE	0x4A04    LDR	R2, [PC, #16]
0x43C0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x43C2	0xF7FFF8C3  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x43C6	0xF8DDE000  LDR	LR, [SP, #0]
0x43CA	0xB001    ADD	SP, SP, #4
0x43CC	0x4770    BX	LR
0x43CE	0xBF00    NOP
0x43D0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x354C	0xB084    SUB	SP, SP, #16
0x354E	0xF8CDE000  STR	LR, [SP, #0]
0x3552	0xB28D    UXTH	R5, R1
0x3554	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x3556	0x4B86    LDR	R3, [PC, #536]
0x3558	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x355C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x355E	0x4618    MOV	R0, R3
0x3560	0xF7FEFE08  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x3564	0xF1B50FFF  CMP	R5, #255
0x3568	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x356A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x356C	0x4B81    LDR	R3, [PC, #516]
0x356E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x3572	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x3574	0x4B80    LDR	R3, [PC, #512]
0x3576	0x429E    CMP	R6, R3
0x3578	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x357A	0xF2455355  MOVW	R3, #21845
0x357E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x3582	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x3584	0x1D3D    ADDS	R5, R7, #4
0x3586	0x682C    LDR	R4, [R5, #0]
0x3588	0xF06F03FF  MVN	R3, #255
0x358C	0xEA040303  AND	R3, R4, R3, LSL #0
0x3590	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x3592	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x3596	0x682C    LDR	R4, [R5, #0]
0x3598	0xF64F73FF  MOVW	R3, #65535
0x359C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x35A0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x35A2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x35A4	0x2E42    CMP	R6, #66
0x35A6	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x35A8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x35AA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x35AC	0x4B73    LDR	R3, [PC, #460]
0x35AE	0x429D    CMP	R5, R3
0x35B0	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x35B2	0x4B71    LDR	R3, [PC, #452]
0x35B4	0x429E    CMP	R6, R3
0x35B6	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x35B8	0xF04F3355  MOV	R3, #1431655765
0x35BC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x35BE	0x1D3C    ADDS	R4, R7, #4
0x35C0	0x2300    MOVS	R3, #0
0x35C2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x35C4	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x35C8	0xF04F33FF  MOV	R3, #-1
0x35CC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x35CE	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x35D0	0x2E42    CMP	R6, #66
0x35D2	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x35D4	0x2300    MOVS	R3, #0
0x35D6	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x35D8	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x35DA	0xF0060301  AND	R3, R6, #1
0x35DE	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x35E0	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x35E2	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x35E4	0xF0060308  AND	R3, R6, #8
0x35E8	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x35EA	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x35EC	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x35EE	0xF0060304  AND	R3, R6, #4
0x35F2	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x35F4	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x35F6	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x35F8	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x35FA	0x4B61    LDR	R3, [PC, #388]
0x35FC	0xEA060303  AND	R3, R6, R3, LSL #0
0x3600	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x3602	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x3604	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x3606	0xF4066380  AND	R3, R6, #1024
0x360A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x360C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x360E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x3610	0xF4067300  AND	R3, R6, #512
0x3614	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x3616	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x3618	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x361A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x361C	0xF0060320  AND	R3, R6, #32
0x3620	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x3622	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x3624	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x3626	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x3628	0xF4067380  AND	R3, R6, #256
0x362C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x362E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x3630	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x3632	0xF0060380  AND	R3, R6, #128
0x3636	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x3638	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x363A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x363C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x363E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x3642	0x9201    STR	R2, [SP, #4]
0x3644	0xFA1FF985  UXTH	R9, R5
0x3648	0x46B0    MOV	R8, R6
0x364A	0x4606    MOV	R6, R0
0x364C	0x4618    MOV	R0, R3
0x364E	0x460A    MOV	R2, R1
0x3650	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x3652	0xF1BA0F10  CMP	R10, #16
0x3656	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x365A	0xF04F0301  MOV	R3, #1
0x365E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x3662	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x3666	0x42A3    CMP	R3, R4
0x3668	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x366C	0xEA4F044A  LSL	R4, R10, #1
0x3670	0xF04F0303  MOV	R3, #3
0x3674	0x40A3    LSLS	R3, R4
0x3676	0x43DC    MVN	R4, R3
0x3678	0x683B    LDR	R3, [R7, #0]
0x367A	0x4023    ANDS	R3, R4
0x367C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x367E	0xEA4F034A  LSL	R3, R10, #1
0x3682	0xFA06F403  LSL	R4, R6, R3
0x3686	0x683B    LDR	R3, [R7, #0]
0x3688	0x4323    ORRS	R3, R4
0x368A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x368C	0xF008030C  AND	R3, R8, #12
0x3690	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x3692	0xF2070508  ADDW	R5, R7, #8
0x3696	0xEA4F044A  LSL	R4, R10, #1
0x369A	0xF04F0303  MOV	R3, #3
0x369E	0x40A3    LSLS	R3, R4
0x36A0	0x43DC    MVN	R4, R3
0x36A2	0x682B    LDR	R3, [R5, #0]
0x36A4	0x4023    ANDS	R3, R4
0x36A6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x36A8	0xF2070508  ADDW	R5, R7, #8
0x36AC	0xEA4F034A  LSL	R3, R10, #1
0x36B0	0xFA02F403  LSL	R4, R2, R3
0x36B4	0x682B    LDR	R3, [R5, #0]
0x36B6	0x4323    ORRS	R3, R4
0x36B8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x36BA	0x1D3D    ADDS	R5, R7, #4
0x36BC	0xFA1FF48A  UXTH	R4, R10
0x36C0	0xF04F0301  MOV	R3, #1
0x36C4	0x40A3    LSLS	R3, R4
0x36C6	0x43DC    MVN	R4, R3
0x36C8	0x682B    LDR	R3, [R5, #0]
0x36CA	0x4023    ANDS	R3, R4
0x36CC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x36CE	0x1D3D    ADDS	R5, R7, #4
0x36D0	0xFA1FF48A  UXTH	R4, R10
0x36D4	0xB28B    UXTH	R3, R1
0x36D6	0xFA03F404  LSL	R4, R3, R4
0x36DA	0xB2A4    UXTH	R4, R4
0x36DC	0x682B    LDR	R3, [R5, #0]
0x36DE	0x4323    ORRS	R3, R4
0x36E0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x36E2	0xF207050C  ADDW	R5, R7, #12
0x36E6	0xFA1FF38A  UXTH	R3, R10
0x36EA	0x005C    LSLS	R4, R3, #1
0x36EC	0xB2A4    UXTH	R4, R4
0x36EE	0xF04F0303  MOV	R3, #3
0x36F2	0x40A3    LSLS	R3, R4
0x36F4	0x43DC    MVN	R4, R3
0x36F6	0x682B    LDR	R3, [R5, #0]
0x36F8	0x4023    ANDS	R3, R4
0x36FA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x36FC	0xF207050C  ADDW	R5, R7, #12
0x3700	0xEA4F034A  LSL	R3, R10, #1
0x3704	0xFA00F403  LSL	R4, R0, R3
0x3708	0x682B    LDR	R3, [R5, #0]
0x370A	0x4323    ORRS	R3, R4
0x370C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x370E	0xF0080308  AND	R3, R8, #8
0x3712	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x3714	0xF4080370  AND	R3, R8, #15728640
0x3718	0x0D1B    LSRS	R3, R3, #20
0x371A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x371E	0xF1BA0F07  CMP	R10, #7
0x3722	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x3724	0xF2070324  ADDW	R3, R7, #36
0x3728	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x372A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x372E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x3730	0xF2070320  ADDW	R3, R7, #32
0x3734	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x3736	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x3738	0x00AC    LSLS	R4, R5, #2
0x373A	0xF04F030F  MOV	R3, #15
0x373E	0x40A3    LSLS	R3, R4
0x3740	0x43DC    MVN	R4, R3
0x3742	0x9B02    LDR	R3, [SP, #8]
0x3744	0x681B    LDR	R3, [R3, #0]
0x3746	0xEA030404  AND	R4, R3, R4, LSL #0
0x374A	0x9B02    LDR	R3, [SP, #8]
0x374C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x374E	0xF89D400C  LDRB	R4, [SP, #12]
0x3752	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x3754	0x409C    LSLS	R4, R3
0x3756	0x9B02    LDR	R3, [SP, #8]
0x3758	0x681B    LDR	R3, [R3, #0]
0x375A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x375E	0x9B02    LDR	R3, [SP, #8]
0x3760	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x3762	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x3766	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x3768	0xF8DDE000  LDR	LR, [SP, #0]
0x376C	0xB004    ADD	SP, SP, #16
0x376E	0x4770    BX	LR
0x3770	0xFC00FFFF  	#-1024
0x3774	0x0000FFFF  	#-65536
0x3778	0x00140008  	#524308
0x377C	0xFFFF0000  	#65535
0x3780	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x2174	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x2176	0x491E    LDR	R1, [PC, #120]
0x2178	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x217C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x217E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x2180	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x2182	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x2184	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x2186	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x2188	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x218A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x218C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x218E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x2190	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x2192	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x2194	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x2196	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x2198	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x219A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x219C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x219E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x21A0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x21A2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x21A6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x21A8	0x4912    LDR	R1, [PC, #72]
0x21AA	0x4288    CMP	R0, R1
0x21AC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x21AE	0x4912    LDR	R1, [PC, #72]
0x21B0	0x4288    CMP	R0, R1
0x21B2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x21B4	0x4911    LDR	R1, [PC, #68]
0x21B6	0x4288    CMP	R0, R1
0x21B8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x21BA	0x4911    LDR	R1, [PC, #68]
0x21BC	0x4288    CMP	R0, R1
0x21BE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x21C0	0x4910    LDR	R1, [PC, #64]
0x21C2	0x4288    CMP	R0, R1
0x21C4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x21C6	0x4910    LDR	R1, [PC, #64]
0x21C8	0x4288    CMP	R0, R1
0x21CA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x21CC	0x490F    LDR	R1, [PC, #60]
0x21CE	0x4288    CMP	R0, R1
0x21D0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x21D2	0x490F    LDR	R1, [PC, #60]
0x21D4	0x4288    CMP	R0, R1
0x21D6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x21D8	0x490E    LDR	R1, [PC, #56]
0x21DA	0x4288    CMP	R0, R1
0x21DC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x21DE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x21E0	0x490D    LDR	R1, [PC, #52]
0x21E2	0x6809    LDR	R1, [R1, #0]
0x21E4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x21E8	0x490B    LDR	R1, [PC, #44]
0x21EA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x21EC	0xB001    ADD	SP, SP, #4
0x21EE	0x4770    BX	LR
0x21F0	0xFC00FFFF  	#-1024
0x21F4	0x00004002  	#1073872896
0x21F8	0x04004002  	#1073873920
0x21FC	0x08004002  	#1073874944
0x2200	0x0C004002  	#1073875968
0x2204	0x10004002  	#1073876992
0x2208	0x14004002  	#1073878016
0x220C	0x18004002  	#1073879040
0x2210	0x1C004002  	#1073880064
0x2214	0x20004002  	#1073881088
0x2218	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4430	0xB081    SUB	SP, SP, #4
0x4432	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x4436	0xF04F0242  MOV	R2, #66
0x443A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x443C	0xF7FFF886  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x4440	0xF8DDE000  LDR	LR, [SP, #0]
0x4444	0xB001    ADD	SP, SP, #4
0x4446	0x4770    BX	LR
; end of _GPIO_Digital_Input
_InitTimer2:
;DriverRF4463PROMain.c, 558 :: 		void InitTimer2(){
0x43D4	0xB081    SUB	SP, SP, #4
0x43D6	0xF8CDE000  STR	LR, [SP, #0]
;DriverRF4463PROMain.c, 559 :: 		RCC_APB1ENR.TIM2EN = 1;
0x43DA	0x2101    MOVS	R1, #1
0x43DC	0xB249    SXTB	R1, R1
0x43DE	0x480E    LDR	R0, [PC, #56]
0x43E0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 560 :: 		TIM2_CR1.CEN = 0;
0x43E2	0x2100    MOVS	R1, #0
0x43E4	0xB249    SXTB	R1, R1
0x43E6	0x480D    LDR	R0, [PC, #52]
0x43E8	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 561 :: 		TIM2_PSC = 1124;
0x43EA	0xF2404164  MOVW	R1, #1124
0x43EE	0x480C    LDR	R0, [PC, #48]
0x43F0	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 562 :: 		TIM2_ARR = 63999;
0x43F2	0xF64F11FF  MOVW	R1, #63999
0x43F6	0x480B    LDR	R0, [PC, #44]
0x43F8	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 563 :: 		NVIC_IntEnable( IVT_INT_TIM2 );
0x43FA	0xF240002C  MOVW	R0, #44
0x43FE	0xF7FFF9C1  BL	_NVIC_IntEnable+0
;DriverRF4463PROMain.c, 564 :: 		TIM2_DIER.UIE = 1;
0x4402	0x2101    MOVS	R1, #1
0x4404	0xB249    SXTB	R1, R1
0x4406	0x4808    LDR	R0, [PC, #32]
0x4408	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 565 :: 		TIM2_CR1bits.CEN = 1;
0x440A	0x4808    LDR	R0, [PC, #32]
0x440C	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 566 :: 		}
L_end_InitTimer2:
0x440E	0xF8DDE000  LDR	LR, [SP, #0]
0x4412	0xB001    ADD	SP, SP, #4
0x4414	0x4770    BX	LR
0x4416	0xBF00    NOP
0x4418	0x08004247  	RCC_APB1ENR+0
0x441C	0x00004200  	TIM2_CR1+0
0x4420	0x00284000  	TIM2_PSC+0
0x4424	0x002C4000  	TIM2_ARR+0
0x4428	0x01804200  	TIM2_DIER+0
0x442C	0x00004200  	TIM2_CR1bits+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0x3784	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0x3786	0x2804    CMP	R0, #4
0x3788	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0x378A	0x4919    LDR	R1, [PC, #100]
0x378C	0x6809    LDR	R1, [R1, #0]
0x378E	0xF4413280  ORR	R2, R1, #65536
0x3792	0x4917    LDR	R1, [PC, #92]
0x3794	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0x3796	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0x3798	0x2805    CMP	R0, #5
0x379A	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0x379C	0x4914    LDR	R1, [PC, #80]
0x379E	0x6809    LDR	R1, [R1, #0]
0x37A0	0xF4413200  ORR	R2, R1, #131072
0x37A4	0x4912    LDR	R1, [PC, #72]
0x37A6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0x37A8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0x37AA	0x2806    CMP	R0, #6
0x37AC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0x37AE	0x4910    LDR	R1, [PC, #64]
0x37B0	0x6809    LDR	R1, [R1, #0]
0x37B2	0xF4412280  ORR	R2, R1, #262144
0x37B6	0x490E    LDR	R1, [PC, #56]
0x37B8	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0x37BA	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0x37BC	0x280F    CMP	R0, #15
0x37BE	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0x37C0	0x490C    LDR	R1, [PC, #48]
0x37C2	0x6809    LDR	R1, [R1, #0]
0x37C4	0xF0410202  ORR	R2, R1, #2
0x37C8	0x490A    LDR	R1, [PC, #40]
0x37CA	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0x37CC	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0x37CE	0x2810    CMP	R0, #16
0x37D0	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0x37D2	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x37D6	0x0961    LSRS	R1, R4, #5
0x37D8	0x008A    LSLS	R2, R1, #2
0x37DA	0x4907    LDR	R1, [PC, #28]
0x37DC	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0x37DE	0xF004021F  AND	R2, R4, #31
0x37E2	0xF04F0101  MOV	R1, #1
0x37E6	0x4091    LSLS	R1, R2
0x37E8	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0x37EA	0xB001    ADD	SP, SP, #4
0x37EC	0x4770    BX	LR
0x37EE	0xBF00    NOP
0x37F0	0xED24E000  	SCB_SHCRS+0
0x37F4	0xE010E000  	STK_CTRL+0
0x37F8	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_vUSARTConfigUSART1:
;uarthandler.c, 297 :: 		void vUSARTConfigUSART1 ( unsigned long ulBaudRate ) {
; ulBaudRate start address is: 0 (R0)
0x482C	0xB081    SUB	SP, SP, #4
0x482E	0xF8CDE000  STR	LR, [SP, #0]
; ulBaudRate end address is: 0 (R0)
; ulBaudRate start address is: 0 (R0)
;uarthandler.c, 299 :: 		UART1_Init_Advanced( ulBaudRate, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PB67 );
0x4832	0x490D    LDR	R1, [PC, #52]
0x4834	0xB402    PUSH	(R1)
0x4836	0xF2400300  MOVW	R3, #0
0x483A	0xF2400200  MOVW	R2, #0
0x483E	0xF2400100  MOVW	R1, #0
; ulBaudRate end address is: 0 (R0)
0x4842	0xF7FEFFDB  BL	_UART1_Init_Advanced+0
0x4846	0xB001    ADD	SP, SP, #4
;uarthandler.c, 300 :: 		USART1_CR1bits.UE = 0;
0x4848	0x2200    MOVS	R2, #0
0x484A	0xB252    SXTB	R2, R2
0x484C	0x4907    LDR	R1, [PC, #28]
0x484E	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 302 :: 		ulClk = Clock_MHz() * 1000000;         // paso extra para verificacion en depuracion
0x4850	0x4A07    LDR	R2, [PC, #28]
0x4852	0x4908    LDR	R1, [PC, #32]
0x4854	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 306 :: 		USART1_CR1bits.UE = 1;
0x4856	0x2201    MOVS	R2, #1
0x4858	0xB252    SXTB	R2, R2
0x485A	0x4904    LDR	R1, [PC, #16]
0x485C	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 308 :: 		}
L_end_vUSARTConfigUSART1:
0x485E	0xF8DDE000  LDR	LR, [SP, #0]
0x4862	0xB001    ADD	SP, SP, #4
0x4864	0x4770    BX	LR
0x4866	0xBF00    NOP
0x4868	0x7A480000  	__GPIO_MODULE_USART1_PB67+0
0x486C	0x01B44222  	USART1_CR1bits+0
0x4870	0x7A000A03  	#168000000
0x4874	0x239C2000  	_ulClk+0
; end of _vUSARTConfigUSART1
_UART1_Init_Advanced:
;__Lib_UART_123_45_6.c, 404 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x37FC	0xB081    SUB	SP, SP, #4
0x37FE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x3802	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 406 :: 		
0x3804	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x3806	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x3808	0xB408    PUSH	(R3)
0x380A	0xB293    UXTH	R3, R2
0x380C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x380E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x3810	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x3812	0xF7FEFD03  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x3816	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 407 :: 		
L_end_UART1_Init_Advanced:
0x3818	0xF8DDE000  LDR	LR, [SP, #0]
0x381C	0xB001    ADD	SP, SP, #4
0x381E	0x4770    BX	LR
0x3820	0x10004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x221C	0xB08B    SUB	SP, SP, #44
0x221E	0xF8CDE000  STR	LR, [SP, #0]
0x2222	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x2224	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x2228	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x222A	0xAC06    ADD	R4, SP, #24
0x222C	0xF8AD3004  STRH	R3, [SP, #4]
0x2230	0xF8AD2008  STRH	R2, [SP, #8]
0x2234	0x9103    STR	R1, [SP, #12]
0x2236	0x9004    STR	R0, [SP, #16]
0x2238	0x4620    MOV	R0, R4
0x223A	0xF7FEFA91  BL	_RCC_GetClocksFrequency+0
0x223E	0x9804    LDR	R0, [SP, #16]
0x2240	0x9903    LDR	R1, [SP, #12]
0x2242	0xF8BD2008  LDRH	R2, [SP, #8]
0x2246	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x224A	0x4C71    LDR	R4, [PC, #452]
0x224C	0x42A0    CMP	R0, R4
0x224E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x2250	0x2501    MOVS	R5, #1
0x2252	0xB26D    SXTB	R5, R5
0x2254	0x4C6F    LDR	R4, [PC, #444]
0x2256	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x2258	0x4D6F    LDR	R5, [PC, #444]
0x225A	0x4C70    LDR	R4, [PC, #448]
0x225C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x225E	0x4D70    LDR	R5, [PC, #448]
0x2260	0x4C70    LDR	R4, [PC, #448]
0x2262	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x2264	0x4D70    LDR	R5, [PC, #448]
0x2266	0x4C71    LDR	R4, [PC, #452]
0x2268	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x226A	0x4D71    LDR	R5, [PC, #452]
0x226C	0x4C71    LDR	R4, [PC, #452]
0x226E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x2270	0x9C09    LDR	R4, [SP, #36]
0x2272	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x2274	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x2276	0x4C70    LDR	R4, [PC, #448]
0x2278	0x42A0    CMP	R0, R4
0x227A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x227C	0x2501    MOVS	R5, #1
0x227E	0xB26D    SXTB	R5, R5
0x2280	0x4C6E    LDR	R4, [PC, #440]
0x2282	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x2284	0x4D6E    LDR	R5, [PC, #440]
0x2286	0x4C65    LDR	R4, [PC, #404]
0x2288	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x228A	0x4D6E    LDR	R5, [PC, #440]
0x228C	0x4C65    LDR	R4, [PC, #404]
0x228E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x2290	0x4D6D    LDR	R5, [PC, #436]
0x2292	0x4C66    LDR	R4, [PC, #408]
0x2294	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x2296	0x4D6D    LDR	R5, [PC, #436]
0x2298	0x4C66    LDR	R4, [PC, #408]
0x229A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x229C	0x9C08    LDR	R4, [SP, #32]
0x229E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x22A0	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x22A2	0x4C6B    LDR	R4, [PC, #428]
0x22A4	0x42A0    CMP	R0, R4
0x22A6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x22A8	0x2501    MOVS	R5, #1
0x22AA	0xB26D    SXTB	R5, R5
0x22AC	0x4C69    LDR	R4, [PC, #420]
0x22AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x22B0	0x4D69    LDR	R5, [PC, #420]
0x22B2	0x4C5A    LDR	R4, [PC, #360]
0x22B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x22B6	0x4D69    LDR	R5, [PC, #420]
0x22B8	0x4C5A    LDR	R4, [PC, #360]
0x22BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x22BC	0x4D68    LDR	R5, [PC, #416]
0x22BE	0x4C5B    LDR	R4, [PC, #364]
0x22C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x22C2	0x4D68    LDR	R5, [PC, #416]
0x22C4	0x4C5B    LDR	R4, [PC, #364]
0x22C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x22C8	0x9C08    LDR	R4, [SP, #32]
0x22CA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x22CC	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x22CE	0x4C66    LDR	R4, [PC, #408]
0x22D0	0x42A0    CMP	R0, R4
0x22D2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x22D4	0x2501    MOVS	R5, #1
0x22D6	0xB26D    SXTB	R5, R5
0x22D8	0x4C64    LDR	R4, [PC, #400]
0x22DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x22DC	0x4D64    LDR	R5, [PC, #400]
0x22DE	0x4C4F    LDR	R4, [PC, #316]
0x22E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x22E2	0x4D64    LDR	R5, [PC, #400]
0x22E4	0x4C4F    LDR	R4, [PC, #316]
0x22E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x22E8	0x4D63    LDR	R5, [PC, #396]
0x22EA	0x4C50    LDR	R4, [PC, #320]
0x22EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x22EE	0x4D63    LDR	R5, [PC, #396]
0x22F0	0x4C50    LDR	R4, [PC, #320]
0x22F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x22F4	0x9C08    LDR	R4, [SP, #32]
0x22F6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x22F8	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x22FA	0x4C61    LDR	R4, [PC, #388]
0x22FC	0x42A0    CMP	R0, R4
0x22FE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x2300	0x2501    MOVS	R5, #1
0x2302	0xB26D    SXTB	R5, R5
0x2304	0x4C5F    LDR	R4, [PC, #380]
0x2306	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x2308	0x4D5F    LDR	R5, [PC, #380]
0x230A	0x4C44    LDR	R4, [PC, #272]
0x230C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x230E	0x4D5F    LDR	R5, [PC, #380]
0x2310	0x4C44    LDR	R4, [PC, #272]
0x2312	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x2314	0x4D5E    LDR	R5, [PC, #376]
0x2316	0x4C45    LDR	R4, [PC, #276]
0x2318	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x231A	0x4D5E    LDR	R5, [PC, #376]
0x231C	0x4C45    LDR	R4, [PC, #276]
0x231E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x2320	0x9C08    LDR	R4, [SP, #32]
0x2322	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x2324	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x2326	0x4C5C    LDR	R4, [PC, #368]
0x2328	0x42A0    CMP	R0, R4
0x232A	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x232C	0x2501    MOVS	R5, #1
0x232E	0xB26D    SXTB	R5, R5
0x2330	0x4C5A    LDR	R4, [PC, #360]
0x2332	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x2334	0x4D5A    LDR	R5, [PC, #360]
0x2336	0x4C39    LDR	R4, [PC, #228]
0x2338	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x233A	0x4D5A    LDR	R5, [PC, #360]
0x233C	0x4C39    LDR	R4, [PC, #228]
0x233E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x2340	0x4D59    LDR	R5, [PC, #356]
0x2342	0x4C3A    LDR	R4, [PC, #232]
0x2344	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x2346	0x4D59    LDR	R5, [PC, #356]
0x2348	0x4C3A    LDR	R4, [PC, #232]
0x234A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x234C	0x9C09    LDR	R4, [SP, #36]
0x234E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x2350	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x2354	0xF8AD2008  STRH	R2, [SP, #8]
0x2358	0x9103    STR	R1, [SP, #12]
0x235A	0x9004    STR	R0, [SP, #16]
0x235C	0x4630    MOV	R0, R6
0x235E	0xF7FFFC41  BL	_GPIO_Alternate_Function_Enable+0
0x2362	0x9804    LDR	R0, [SP, #16]
0x2364	0x9903    LDR	R1, [SP, #12]
0x2366	0xF8BD2008  LDRH	R2, [SP, #8]
0x236A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x236E	0xF2000510  ADDW	R5, R0, #16
0x2372	0x2400    MOVS	R4, #0
0x2374	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x2376	0xF2000510  ADDW	R5, R0, #16
0x237A	0x682C    LDR	R4, [R5, #0]
0x237C	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x237E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x2380	0xF200050C  ADDW	R5, R0, #12
0x2384	0x2400    MOVS	R4, #0
0x2386	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x2388	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x238A	0xF4426280  ORR	R2, R2, #1024
0x238E	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x2390	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x2392	0xF200050C  ADDW	R5, R0, #12
0x2396	0x682C    LDR	R4, [R5, #0]
0x2398	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x239A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x239C	0xF200060C  ADDW	R6, R0, #12
0x23A0	0x2501    MOVS	R5, #1
0x23A2	0x6834    LDR	R4, [R6, #0]
0x23A4	0xF365344D  BFI	R4, R5, #13, #1
0x23A8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x23AA	0xF200060C  ADDW	R6, R0, #12
0x23AE	0x2501    MOVS	R5, #1
0x23B0	0x6834    LDR	R4, [R6, #0]
0x23B2	0xF36504C3  BFI	R4, R5, #3, #1
0x23B6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x23B8	0xF200060C  ADDW	R6, R0, #12
0x23BC	0x2501    MOVS	R5, #1
0x23BE	0x6834    LDR	R4, [R6, #0]
0x23C0	0xF3650482  BFI	R4, R5, #2, #1
0x23C4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x23C6	0xF2000514  ADDW	R5, R0, #20
0x23CA	0x2400    MOVS	R4, #0
0x23CC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x23CE	0x9D05    LDR	R5, [SP, #20]
0x23D0	0x2419    MOVS	R4, #25
0x23D2	0x4365    MULS	R5, R4, R5
0x23D4	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x23D6	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x23DA	0x2464    MOVS	R4, #100
0x23DC	0xFBB7F4F4  UDIV	R4, R7, R4
0x23E0	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x23E2	0x0935    LSRS	R5, R6, #4
0x23E4	0x2464    MOVS	R4, #100
0x23E6	0x436C    MULS	R4, R5, R4
0x23E8	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x23EA	0x0124    LSLS	R4, R4, #4
0x23EC	0xF2040532  ADDW	R5, R4, #50
0x23F0	0x2464    MOVS	R4, #100
0x23F2	0xFBB5F4F4  UDIV	R4, R5, R4
0x23F6	0xF004040F  AND	R4, R4, #15
0x23FA	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x23FE	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x2402	0xB2A4    UXTH	R4, R4
0x2404	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x2406	0xF8DDE000  LDR	LR, [SP, #0]
0x240A	0xB00B    ADD	SP, SP, #44
0x240C	0x4770    BX	LR
0x240E	0xBF00    NOP
0x2410	0x10004001  	USART1_SR+0
0x2414	0x08904247  	RCC_APB2ENR+0
0x2418	0xFFFFFFFF  	_UART1_Write+0
0x241C	0x23B02000  	_UART_Wr_Ptr+0
0x2420	0xFFFFFFFF  	_UART1_Read+0
0x2424	0x23B42000  	_UART_Rd_Ptr+0
0x2428	0xFFFFFFFF  	_UART1_Data_Ready+0
0x242C	0x23B82000  	_UART_Rdy_Ptr+0
0x2430	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x2434	0x23BC2000  	_UART_Tx_Idle_Ptr+0
0x2438	0x44004000  	USART2_SR+0
0x243C	0x08444247  	RCC_APB1ENR+0
0x2440	0xFFFFFFFF  	_UART2_Write+0
0x2444	0xFFFFFFFF  	_UART2_Read+0
0x2448	0xFFFFFFFF  	_UART2_Data_Ready+0
0x244C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2450	0x48004000  	USART3_SR+0
0x2454	0x08484247  	RCC_APB1ENR+0
0x2458	0xFFFFFFFF  	_UART3_Write+0
0x245C	0xFFFFFFFF  	_UART3_Read+0
0x2460	0xFFFFFFFF  	_UART3_Data_Ready+0
0x2464	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x2468	0x4C004000  	UART4_SR+0
0x246C	0x084C4247  	RCC_APB1ENR+0
0x2470	0xFFFFFFFF  	_UART4_Write+0
0x2474	0xFFFFFFFF  	_UART4_Read+0
0x2478	0xFFFFFFFF  	_UART4_Data_Ready+0
0x247C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x2480	0x50004000  	UART5_SR+0
0x2484	0x08504247  	RCC_APB1ENR+0
0x2488	0xFFFFFFFF  	_UART5_Write+0
0x248C	0xFFFFFFFF  	_UART5_Read+0
0x2490	0xFFFFFFFF  	_UART5_Data_Ready+0
0x2494	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x2498	0x14004001  	USART6_SR+0
0x249C	0x08944247  	RCC_APB2ENR+0
0x24A0	0xFFFFFFFF  	_UART6_Write+0
0x24A4	0xFFFFFFFF  	_UART6_Read+0
0x24A8	0xFFFFFFFF  	_UART6_Data_Ready+0
0x24AC	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 402 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0760	0xB082    SUB	SP, SP, #8
0x0762	0xF8CDE000  STR	LR, [SP, #0]
0x0766	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 404 :: 		
;__Lib_System_4XX.c, 406 :: 		
0x0768	0x1D19    ADDS	R1, R3, #4
0x076A	0x9101    STR	R1, [SP, #4]
0x076C	0xF7FFFD94  BL	_Get_Fosc_kHz+0
0x0770	0xF24031E8  MOVW	R1, #1000
0x0774	0xFB00F201  MUL	R2, R0, R1
0x0778	0x9901    LDR	R1, [SP, #4]
0x077A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 409 :: 		
0x077C	0x4917    LDR	R1, [PC, #92]
0x077E	0x6809    LDR	R1, [R1, #0]
0x0780	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 410 :: 		
0x0784	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 411 :: 		
0x0786	0x4916    LDR	R1, [PC, #88]
0x0788	0x1889    ADDS	R1, R1, R2
0x078A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x078C	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 413 :: 		
0x078E	0x1D19    ADDS	R1, R3, #4
0x0790	0x6809    LDR	R1, [R1, #0]
0x0792	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x0794	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 416 :: 		
0x0796	0x4911    LDR	R1, [PC, #68]
0x0798	0x6809    LDR	R1, [R1, #0]
0x079A	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 417 :: 		
0x079E	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 418 :: 		
0x07A0	0x490F    LDR	R1, [PC, #60]
0x07A2	0x1889    ADDS	R1, R1, R2
0x07A4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x07A6	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 420 :: 		
0x07A8	0xF2030208  ADDW	R2, R3, #8
0x07AC	0x1D19    ADDS	R1, R3, #4
0x07AE	0x6809    LDR	R1, [R1, #0]
0x07B0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x07B2	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 423 :: 		
0x07B4	0x4909    LDR	R1, [PC, #36]
0x07B6	0x6809    LDR	R1, [R1, #0]
0x07B8	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 424 :: 		
0x07BC	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 425 :: 		
0x07BE	0x4908    LDR	R1, [PC, #32]
0x07C0	0x1889    ADDS	R1, R1, R2
0x07C2	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x07C4	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 427 :: 		
0x07C6	0xF203020C  ADDW	R2, R3, #12
0x07CA	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x07CC	0x6809    LDR	R1, [R1, #0]
0x07CE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x07D0	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 428 :: 		
L_end_RCC_GetClocksFrequency:
0x07D2	0xF8DDE000  LDR	LR, [SP, #0]
0x07D6	0xB002    ADD	SP, SP, #8
0x07D8	0x4770    BX	LR
0x07DA	0xBF00    NOP
0x07DC	0x38084002  	RCC_CFGR+0
0x07E0	0x23252000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0298	0x4801    LDR	R0, [PC, #4]
0x029A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x029C	0x4770    BX	LR
0x029E	0xBF00    NOP
0x02A0	0x23A02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x1BE4	0xB083    SUB	SP, SP, #12
0x1BE6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x1BEA	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x1BEC	0x00A1    LSLS	R1, R4, #2
0x1BEE	0x1841    ADDS	R1, R0, R1
0x1BF0	0x6809    LDR	R1, [R1, #0]
0x1BF2	0xF1B13FFF  CMP	R1, #-1
0x1BF6	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x1BF8	0xF2000134  ADDW	R1, R0, #52
0x1BFC	0x00A3    LSLS	R3, R4, #2
0x1BFE	0x18C9    ADDS	R1, R1, R3
0x1C00	0x6809    LDR	R1, [R1, #0]
0x1C02	0x460A    MOV	R2, R1
0x1C04	0x18C1    ADDS	R1, R0, R3
0x1C06	0x6809    LDR	R1, [R1, #0]
0x1C08	0x9001    STR	R0, [SP, #4]
0x1C0A	0xF8AD4008  STRH	R4, [SP, #8]
0x1C0E	0x4608    MOV	R0, R1
0x1C10	0x4611    MOV	R1, R2
0x1C12	0xF7FEFAB9  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x1C16	0xF8BD4008  LDRH	R4, [SP, #8]
0x1C1A	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x1C1C	0x1C64    ADDS	R4, R4, #1
0x1C1E	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1C20	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1C22	0xF8DDE000  LDR	LR, [SP, #0]
0x1C26	0xB003    ADD	SP, SP, #12
0x1C28	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2C    LDR	R2, [PC, #176]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2C    LDR	R2, [PC, #176]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2B    LDR	R2, [PC, #172]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2B    LDR	R2, [PC, #172]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2A    LDR	R2, [PC, #168]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2A    LDR	R2, [PC, #168]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A29    LDR	R2, [PC, #164]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A29    LDR	R2, [PC, #164]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A28    LDR	R2, [PC, #160]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xFA02F20C  LSL	R2, R2, R12
0x0208	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020C	0x9802    LDR	R0, [SP, #8]
0x020E	0x460A    MOV	R2, R1
0x0210	0xF8BD1004  LDRH	R1, [SP, #4]
0x0214	0xF003F99A  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0218	0x9A02    LDR	R2, [SP, #8]
0x021A	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x021E	0xF1BC0F07  CMP	R12, #7
0x0222	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0224	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0226	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0228	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022C	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x022E	0x9101    STR	R1, [SP, #4]
0x0230	0x4601    MOV	R1, R0
0x0232	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0234	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0236	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0238	0x0083    LSLS	R3, R0, #2
0x023A	0xF04F020F  MOV	R2, #15
0x023E	0x409A    LSLS	R2, R3
0x0240	0x43D3    MVN	R3, R2
0x0242	0x680A    LDR	R2, [R1, #0]
0x0244	0x401A    ANDS	R2, R3
0x0246	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0248	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024A	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x024E	0x680A    LDR	R2, [R1, #0]
0x0250	0x431A    ORRS	R2, R3
0x0252	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0254	0xF8DDE000  LDR	LR, [SP, #0]
0x0258	0xB003    ADD	SP, SP, #12
0x025A	0x4770    BX	LR
0x025C	0x00004002  	#1073872896
0x0260	0x04004002  	#1073873920
0x0264	0x08004002  	#1073874944
0x0268	0x0C004002  	#1073875968
0x026C	0x10004002  	#1073876992
0x0270	0x14004002  	#1073878016
0x0274	0x18004002  	#1073879040
0x0278	0x1C004002  	#1073880064
0x027C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x46D8	0xB081    SUB	SP, SP, #4
0x46DA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x46DE	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x46E0	0x4803    LDR	R0, [PC, #12]
0x46E2	0xF7FEFED7  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x46E6	0xF8DDE000  LDR	LR, [SP, #0]
0x46EA	0xB001    ADD	SP, SP, #4
0x46EC	0x4770    BX	LR
0x46EE	0xBF00    NOP
0x46F0	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x3494	0xB081    SUB	SP, SP, #4
0x3496	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x349A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x349C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x349E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x34A0	0x4605    MOV	R5, R0
0x34A2	0xB2D8    UXTB	R0, R3
0x34A4	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x34A6	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x34A8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x34AA	0x4628    MOV	R0, R5
0x34AC	0xF7FEFE52  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x34B0	0x1C72    ADDS	R2, R6, #1
0x34B2	0xB2D2    UXTB	R2, R2
0x34B4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x34B6	0x18A2    ADDS	R2, R4, R2
0x34B8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x34BA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x34BC	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x34BE	0xF8DDE000  LDR	LR, [SP, #0]
0x34C2	0xB001    ADD	SP, SP, #4
0x34C4	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2154	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x2156	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x215A	0x4601    MOV	R1, R0
0x215C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x2160	0x680B    LDR	R3, [R1, #0]
0x2162	0xF3C312C0  UBFX	R2, R3, #7, #1
0x2166	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x2168	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x216A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x216C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x216E	0xB001    ADD	SP, SP, #4
0x2170	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_vSPI1Init:
;driverspi.c, 22 :: 		void vSPI1Init ( void ) {
0x45D8	0xB081    SUB	SP, SP, #4
0x45DA	0xF8CDE000  STR	LR, [SP, #0]
;driverspi.c, 24 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI1_PB345 );
0x45DE	0x4A09    LDR	R2, [PC, #36]
0x45E0	0xF2403104  MOVW	R1, #772
;driverspi.c, 23 :: 		SPI1_Init_Advanced( _SPI_FPCLK_DIV2, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION |
0x45E4	0x2000    MOVS	R0, #0
;driverspi.c, 24 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI1_PB345 );
0x45E6	0xF7FEFF6F  BL	_SPI1_Init_Advanced+0
;driverspi.c, 26 :: 		SPI1_CR2bits.RXNEIE  = 1;       // habilitacion de ISR para RX
0x45EA	0x2101    MOVS	R1, #1
0x45EC	0xB249    SXTB	R1, R1
0x45EE	0x4806    LDR	R0, [PC, #24]
0x45F0	0x6001    STR	R1, [R0, #0]
;driverspi.c, 28 :: 		NVIC_IntEnable( IVT_INT_SPI1 );
0x45F2	0xF2400033  MOVW	R0, #51
0x45F6	0xF7FFF8C5  BL	_NVIC_IntEnable+0
;driverspi.c, 29 :: 		}
L_end_vSPI1Init:
0x45FA	0xF8DDE000  LDR	LR, [SP, #0]
0x45FE	0xB001    ADD	SP, SP, #4
0x4600	0x4770    BX	LR
0x4602	0xBF00    NOP
0x4604	0x7AB40000  	__GPIO_MODULE_SPI1_PB345+0
0x4608	0x00984226  	SPI1_CR2bits+0
; end of _vSPI1Init
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x34C8	0xB083    SUB	SP, SP, #12
0x34CA	0xF8CDE000  STR	LR, [SP, #0]
0x34CE	0xF88D0004  STRB	R0, [SP, #4]
0x34D2	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x34D4	0x4C0B    LDR	R4, [PC, #44]
0x34D6	0x4B0C    LDR	R3, [PC, #48]
0x34D8	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x34DA	0x4C0C    LDR	R4, [PC, #48]
0x34DC	0x4B0C    LDR	R3, [PC, #48]
0x34DE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x34E0	0x2401    MOVS	R4, #1
0x34E2	0xB264    SXTB	R4, R4
0x34E4	0x4B0B    LDR	R3, [PC, #44]
0x34E6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x34E8	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x34EA	0xF7FEFB7B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x34EE	0x9A02    LDR	R2, [SP, #8]
0x34F0	0xF89D1004  LDRB	R1, [SP, #4]
0x34F4	0x4808    LDR	R0, [PC, #32]
0x34F6	0xF7FFF835  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x34FA	0xF8DDE000  LDR	LR, [SP, #0]
0x34FE	0xB003    ADD	SP, SP, #12
0x3500	0x4770    BX	LR
0x3502	0xBF00    NOP
0x3504	0xFFFFFFFF  	_SPI1_Read+0
0x3508	0x23A42000  	_SPI_Rd_Ptr+0
0x350C	0xFFFFFFFF  	_SPI1_Write+0
0x3510	0x23A82000  	_SPI_Wr_Ptr+0
0x3514	0x08B04247  	RCC_APB2ENR+0
0x3518	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x2564	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x2566	0x2300    MOVS	R3, #0
0x2568	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x256A	0x00CB    LSLS	R3, R1, #3
0x256C	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x256E	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x2572	0x6804    LDR	R4, [R0, #0]
0x2574	0xB29B    UXTH	R3, R3
0x2576	0xEA440303  ORR	R3, R4, R3, LSL #0
0x257A	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x257C	0x1D05    ADDS	R5, R0, #4
0x257E	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x2580	0x461C    MOV	R4, R3
0x2582	0x682B    LDR	R3, [R5, #0]
0x2584	0xF3640382  BFI	R3, R4, #2, #1
0x2588	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x258A	0xF200051C  ADDW	R5, R0, #28
0x258E	0x2400    MOVS	R4, #0
0x2590	0x682B    LDR	R3, [R5, #0]
0x2592	0xF36423CB  BFI	R3, R4, #11, #1
0x2596	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x2598	0x2401    MOVS	R4, #1
0x259A	0x6803    LDR	R3, [R0, #0]
0x259C	0xF3641386  BFI	R3, R4, #6, #1
0x25A0	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x25A2	0xB001    ADD	SP, SP, #4
0x25A4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_vRF4463MainSetTXString:
;DriverRF4463PROMain.c, 128 :: 		void vRF4463MainSetTXString () {
;DriverRF4463PROMain.c, 129 :: 		ucRF4463TXdata[ 0 ] = ucRF4463ByteMatch1;
0x4694	0x4808    LDR	R0, [PC, #32]
0x4696	0x7801    LDRB	R1, [R0, #0]
0x4698	0x4808    LDR	R0, [PC, #32]
0x469A	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 130 :: 		ucRF4463TXdata[ 1 ] = ucRF4463ByteMatch2;
0x469C	0x4808    LDR	R0, [PC, #32]
0x469E	0x7801    LDRB	R1, [R0, #0]
0x46A0	0x4808    LDR	R0, [PC, #32]
0x46A2	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 131 :: 		ucRF4463TXdata[ 2 ] = ucRF4463ByteMatch3;
0x46A4	0x4808    LDR	R0, [PC, #32]
0x46A6	0x7801    LDRB	R1, [R0, #0]
0x46A8	0x4808    LDR	R0, [PC, #32]
0x46AA	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 132 :: 		ucRF4463TXdata[ 3 ] = ucRF4463ByteMatch4;
0x46AC	0x4808    LDR	R0, [PC, #32]
0x46AE	0x7801    LDRB	R1, [R0, #0]
0x46B0	0x4808    LDR	R0, [PC, #32]
0x46B2	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 133 :: 		}
L_end_vRF4463MainSetTXString:
0x46B4	0x4770    BX	LR
0x46B6	0xBF00    NOP
0x46B8	0x10032000  	_ucRF4463ByteMatch1+0
0x46BC	0x21762000  	_ucRF4463TXdata+0
0x46C0	0x221A2000  	_ucRF4463ByteMatch2+0
0x46C4	0x21772000  	_ucRF4463TXdata+1
0x46C8	0x22272000  	_ucRF4463ByteMatch3+0
0x46CC	0x21782000  	_ucRF4463TXdata+2
0x46D0	0x22342000  	_ucRF4463ByteMatch4+0
0x46D4	0x21792000  	_ucRF4463TXdata+3
; end of _vRF4463MainSetTXString
_VRF4463SDNReset:
;driverrf4463pro.c, 935 :: 		void VRF4463SDNReset( void ) {
0x4610	0xB081    SUB	SP, SP, #4
0x4612	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 938 :: 		SDN = 1;
0x4616	0x2101    MOVS	R1, #1
0x4618	0xB249    SXTB	R1, R1
0x461A	0x481B    LDR	R0, [PC, #108]
0x461C	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 939 :: 		Delay_ms( 6 );        // RF Module reset  DELAY
0x461E	0xF242077E  MOVW	R7, #8318
0x4622	0xF2C00705  MOVT	R7, #5
0x4626	0xBF00    NOP
0x4628	0xBF00    NOP
L_VRF4463SDNReset154:
0x462A	0x1E7F    SUBS	R7, R7, #1
0x462C	0xD1FD    BNE	L_VRF4463SDNReset154
0x462E	0xBF00    NOP
0x4630	0xBF00    NOP
0x4632	0xBF00    NOP
;driverrf4463pro.c, 940 :: 		SDN = 0;
0x4634	0x2100    MOVS	R1, #0
0x4636	0xB249    SXTB	R1, R1
0x4638	0x4813    LDR	R0, [PC, #76]
0x463A	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 941 :: 		Delay_ms( 10 );       // Delay 10ms for RF module to enter working state
0x463C	0xF648377E  MOVW	R7, #35710
0x4640	0xF2C00708  MOVT	R7, #8
0x4644	0xBF00    NOP
0x4646	0xBF00    NOP
L_VRF4463SDNReset156:
0x4648	0x1E7F    SUBS	R7, R7, #1
0x464A	0xD1FD    BNE	L_VRF4463SDNReset156
0x464C	0xBF00    NOP
0x464E	0xBF00    NOP
0x4650	0xBF00    NOP
;driverrf4463pro.c, 943 :: 		nSEL = 1;
0x4652	0x2101    MOVS	R1, #1
0x4654	0xB249    SXTB	R1, R1
0x4656	0x480D    LDR	R0, [PC, #52]
0x4658	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 944 :: 		nSEL = 0;
0x465A	0x2100    MOVS	R1, #0
0x465C	0xB249    SXTB	R1, R1
0x465E	0x480B    LDR	R0, [PC, #44]
0x4660	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 945 :: 		for ( i = 0; i < 7; i++ ) {
; i start address is: 12 (R3)
0x4662	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_VRF4463SDNReset158:
; i start address is: 12 (R3)
0x4664	0x2B07    CMP	R3, #7
0x4666	0xD207    BCS	L_VRF4463SDNReset159
;driverrf4463pro.c, 946 :: 		ucRf4463SPIByte( RF_POWER_UP_data[ i ] );   // send power up Command
0x4668	0x4809    LDR	R0, [PC, #36]
0x466A	0x18C0    ADDS	R0, R0, R3
0x466C	0x7800    LDRB	R0, [R0, #0]
0x466E	0xF7FEFF55  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 945 :: 		for ( i = 0; i < 7; i++ ) {
0x4672	0x1C5B    ADDS	R3, R3, #1
0x4674	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 947 :: 		}
; i end address is: 12 (R3)
0x4676	0xE7F5    B	L_VRF4463SDNReset158
L_VRF4463SDNReset159:
;driverrf4463pro.c, 948 :: 		nSEL = 1;
0x4678	0x2101    MOVS	R1, #1
0x467A	0xB249    SXTB	R1, R1
0x467C	0x4803    LDR	R0, [PC, #12]
0x467E	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 951 :: 		}
L_end_VRF4463SDNReset:
0x4680	0xF8DDE000  LDR	LR, [SP, #0]
0x4684	0xB001    ADD	SP, SP, #4
0x4686	0x4770    BX	LR
0x4688	0x82844241  	GPIOD_ODRbits+0
0x468C	0x82884241  	GPIOD_ODRbits+0
0x4690	0x80640000  	_RF_POWER_UP_data+0
; end of _VRF4463SDNReset
_ucRf4463SPIByte:
;driverrf4463pro.c, 785 :: 		unsigned char ucRf4463SPIByte( unsigned char ucData ) {
; ucData start address is: 0 (R0)
; ucData end address is: 0 (R0)
; ucData start address is: 0 (R0)
;driverrf4463pro.c, 786 :: 		ucSPI1ByteReceived = 0;
0x351C	0x2200    MOVS	R2, #0
0x351E	0x4907    LDR	R1, [PC, #28]
0x3520	0x700A    STRB	R2, [R1, #0]
;driverrf4463pro.c, 788 :: 		SPI1_DR = ucData;
0x3522	0x4907    LDR	R1, [PC, #28]
0x3524	0x6008    STR	R0, [R1, #0]
; ucData end address is: 0 (R0)
;driverrf4463pro.c, 790 :: 		while ( !SPI1_SRbits.TXE );                // espera a que el buffer este vacio
L_ucRf4463SPIByte116:
0x3526	0x4907    LDR	R1, [PC, #28]
0x3528	0x6809    LDR	R1, [R1, #0]
0x352A	0xB901    CBNZ	R1, L_ucRf4463SPIByte117
0x352C	0xE7FB    B	L_ucRf4463SPIByte116
L_ucRf4463SPIByte117:
;driverrf4463pro.c, 792 :: 		while ( SPI1_SRbits.BSY );                // espera a que el buffer este vacio
L_ucRf4463SPIByte118:
0x352E	0x4906    LDR	R1, [PC, #24]
0x3530	0x6809    LDR	R1, [R1, #0]
0x3532	0xB101    CBZ	R1, L_ucRf4463SPIByte119
0x3534	0xE7FB    B	L_ucRf4463SPIByte118
L_ucRf4463SPIByte119:
;driverrf4463pro.c, 794 :: 		return ( ucSPI1ByteReceived );
0x3536	0x4901    LDR	R1, [PC, #4]
0x3538	0x7808    LDRB	R0, [R1, #0]
;driverrf4463pro.c, 795 :: 		}
L_end_ucRf4463SPIByte:
0x353A	0x4770    BX	LR
0x353C	0x22902000  	_ucSPI1ByteReceived+0
0x3540	0x300C4001  	SPI1_DR+0
0x3544	0x01044226  	SPI1_SRbits+0
0x3548	0x011C4226  	SPI1_SRbits+0
; end of _ucRf4463SPIByte
_vRF4463Init:
;driverrf4463pro.c, 53 :: 		void vRF4463Init ( void ) {  // MODE,
0x3B54	0xB086    SUB	SP, SP, #24
0x3B56	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 56 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3B5A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init1:
; i start address is: 12 (R3)
0x3B5C	0x2B10    CMP	R3, #16
0x3B5E	0xD20F    BCS	L_vRF4463Init2
;driverrf4463pro.c, 57 :: 		RF_MODEM_MOD_TYPE_12_data[ i ] = RF_MODEM_MOD_TYPE_12[ ucRF4463Rate ][ i - 4 ];
0x3B60	0x48AC    LDR	R0, [PC, #688]
0x3B62	0x18C2    ADDS	R2, R0, R3
0x3B64	0x48AC    LDR	R0, [PC, #688]
0x3B66	0x7801    LDRB	R1, [R0, #0]
0x3B68	0x200C    MOVS	R0, #12
0x3B6A	0x4341    MULS	R1, R0, R1
0x3B6C	0x48AB    LDR	R0, [PC, #684]
0x3B6E	0x1841    ADDS	R1, R0, R1
0x3B70	0x1F18    SUBS	R0, R3, #4
0x3B72	0xB200    SXTH	R0, R0
0x3B74	0x1808    ADDS	R0, R1, R0
0x3B76	0x7800    LDRB	R0, [R0, #0]
0x3B78	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 56 :: 		for ( i = 4; i < 16; i++ ) {
0x3B7A	0x1C5B    ADDS	R3, R3, #1
0x3B7C	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 58 :: 		}
; i end address is: 12 (R3)
0x3B7E	0xE7ED    B	L_vRF4463Init1
L_vRF4463Init2:
;driverrf4463pro.c, 61 :: 		if ( ucRF4463Freq3 < 8 ) {
0x3B80	0x48A7    LDR	R0, [PC, #668]
0x3B82	0x7800    LDRB	R0, [R0, #0]
0x3B84	0x2808    CMP	R0, #8
0x3B86	0xF0808098  BCS	L_vRF4463Init4
;driverrf4463pro.c, 62 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x3B8A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init5:
; i start address is: 12 (R3)
0x3B8C	0x2B0C    CMP	R3, #12
0x3B8E	0xD20E    BCS	L_vRF4463Init6
;driverrf4463pro.c, 63 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_433[ ucRF4463Rate ][ i - 4 ];
0x3B90	0x48A4    LDR	R0, [PC, #656]
0x3B92	0x18C2    ADDS	R2, R0, R3
0x3B94	0x48A0    LDR	R0, [PC, #640]
0x3B96	0x7800    LDRB	R0, [R0, #0]
0x3B98	0x00C1    LSLS	R1, R0, #3
0x3B9A	0x48A3    LDR	R0, [PC, #652]
0x3B9C	0x1841    ADDS	R1, R0, R1
0x3B9E	0x1F18    SUBS	R0, R3, #4
0x3BA0	0xB200    SXTH	R0, R0
0x3BA2	0x1808    ADDS	R0, R1, R0
0x3BA4	0x7800    LDRB	R0, [R0, #0]
0x3BA6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 62 :: 		for ( i = 4; i < 12; i++ ) {
0x3BA8	0x1C5B    ADDS	R3, R3, #1
0x3BAA	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 64 :: 		}
; i end address is: 12 (R3)
0x3BAC	0xE7EE    B	L_vRF4463Init5
L_vRF4463Init6:
;driverrf4463pro.c, 65 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x3BAE	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init8:
; i start address is: 12 (R3)
0x3BB0	0x2B0B    CMP	R3, #11
0x3BB2	0xD20F    BCS	L_vRF4463Init9
;driverrf4463pro.c, 66 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_433[ ucRF4463Rate ][ i - 4 ];
0x3BB4	0x489D    LDR	R0, [PC, #628]
0x3BB6	0x18C2    ADDS	R2, R0, R3
0x3BB8	0x4897    LDR	R0, [PC, #604]
0x3BBA	0x7801    LDRB	R1, [R0, #0]
0x3BBC	0x2007    MOVS	R0, #7
0x3BBE	0x4341    MULS	R1, R0, R1
0x3BC0	0x489B    LDR	R0, [PC, #620]
0x3BC2	0x1841    ADDS	R1, R0, R1
0x3BC4	0x1F18    SUBS	R0, R3, #4
0x3BC6	0xB200    SXTH	R0, R0
0x3BC8	0x1808    ADDS	R0, R1, R0
0x3BCA	0x7800    LDRB	R0, [R0, #0]
0x3BCC	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 65 :: 		for ( i = 4; i < 11; i++ ) {
0x3BCE	0x1C5B    ADDS	R3, R3, #1
0x3BD0	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 67 :: 		}
; i end address is: 12 (R3)
0x3BD2	0xE7ED    B	L_vRF4463Init8
L_vRF4463Init9:
;driverrf4463pro.c, 68 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 12 (R3)
0x3BD4	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init11:
; i start address is: 12 (R3)
0x3BD6	0x2B0F    CMP	R3, #15
0x3BD8	0xD20F    BCS	L_vRF4463Init12
;driverrf4463pro.c, 69 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_433[ ucRF4463Rate ][ i - 4 ];
0x3BDA	0x4896    LDR	R0, [PC, #600]
0x3BDC	0x18C2    ADDS	R2, R0, R3
0x3BDE	0x488E    LDR	R0, [PC, #568]
0x3BE0	0x7801    LDRB	R1, [R0, #0]
0x3BE2	0x200B    MOVS	R0, #11
0x3BE4	0x4341    MULS	R1, R0, R1
0x3BE6	0x4894    LDR	R0, [PC, #592]
0x3BE8	0x1841    ADDS	R1, R0, R1
0x3BEA	0x1F18    SUBS	R0, R3, #4
0x3BEC	0xB200    SXTH	R0, R0
0x3BEE	0x1808    ADDS	R0, R1, R0
0x3BF0	0x7800    LDRB	R0, [R0, #0]
0x3BF2	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 68 :: 		for ( i = 4; i < 15; i++ ) {
0x3BF4	0x1C5B    ADDS	R3, R3, #1
0x3BF6	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 70 :: 		}
; i end address is: 12 (R3)
0x3BF8	0xE7ED    B	L_vRF4463Init11
L_vRF4463Init12:
;driverrf4463pro.c, 71 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3BFA	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init14:
; i start address is: 12 (R3)
0x3BFC	0x2B10    CMP	R3, #16
0x3BFE	0xD20F    BCS	L_vRF4463Init15
;driverrf4463pro.c, 72 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3C00	0x488E    LDR	R0, [PC, #568]
0x3C02	0x18C2    ADDS	R2, R0, R3
0x3C04	0x4884    LDR	R0, [PC, #528]
0x3C06	0x7801    LDRB	R1, [R0, #0]
0x3C08	0x200C    MOVS	R0, #12
0x3C0A	0x4341    MULS	R1, R0, R1
0x3C0C	0x488C    LDR	R0, [PC, #560]
0x3C0E	0x1841    ADDS	R1, R0, R1
0x3C10	0x1F18    SUBS	R0, R3, #4
0x3C12	0xB200    SXTH	R0, R0
0x3C14	0x1808    ADDS	R0, R1, R0
0x3C16	0x7800    LDRB	R0, [R0, #0]
0x3C18	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 71 :: 		for ( i = 4; i < 16; i++ ) {
0x3C1A	0x1C5B    ADDS	R3, R3, #1
0x3C1C	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 73 :: 		}
; i end address is: 12 (R3)
0x3C1E	0xE7ED    B	L_vRF4463Init14
L_vRF4463Init15:
;driverrf4463pro.c, 74 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3C20	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init17:
; i start address is: 12 (R3)
0x3C22	0x2B10    CMP	R3, #16
0x3C24	0xD20F    BCS	L_vRF4463Init18
;driverrf4463pro.c, 75 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3C26	0x4887    LDR	R0, [PC, #540]
0x3C28	0x18C2    ADDS	R2, R0, R3
0x3C2A	0x487B    LDR	R0, [PC, #492]
0x3C2C	0x7801    LDRB	R1, [R0, #0]
0x3C2E	0x200C    MOVS	R0, #12
0x3C30	0x4341    MULS	R1, R0, R1
0x3C32	0x4885    LDR	R0, [PC, #532]
0x3C34	0x1841    ADDS	R1, R0, R1
0x3C36	0x1F18    SUBS	R0, R3, #4
0x3C38	0xB200    SXTH	R0, R0
0x3C3A	0x1808    ADDS	R0, R1, R0
0x3C3C	0x7800    LDRB	R0, [R0, #0]
0x3C3E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 74 :: 		for ( i = 4; i < 16; i++ ) {
0x3C40	0x1C5B    ADDS	R3, R3, #1
0x3C42	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 76 :: 		}
; i end address is: 12 (R3)
0x3C44	0xE7ED    B	L_vRF4463Init17
L_vRF4463Init18:
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3C46	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init20:
; i start address is: 12 (R3)
0x3C48	0x2B10    CMP	R3, #16
0x3C4A	0xD20F    BCS	L_vRF4463Init21
;driverrf4463pro.c, 78 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3C4C	0x487F    LDR	R0, [PC, #508]
0x3C4E	0x18C2    ADDS	R2, R0, R3
0x3C50	0x4871    LDR	R0, [PC, #452]
0x3C52	0x7801    LDRB	R1, [R0, #0]
0x3C54	0x200C    MOVS	R0, #12
0x3C56	0x4341    MULS	R1, R0, R1
0x3C58	0x487D    LDR	R0, [PC, #500]
0x3C5A	0x1841    ADDS	R1, R0, R1
0x3C5C	0x1F18    SUBS	R0, R3, #4
0x3C5E	0xB200    SXTH	R0, R0
0x3C60	0x1808    ADDS	R0, R1, R0
0x3C62	0x7800    LDRB	R0, [R0, #0]
0x3C64	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 16; i++ ) {
0x3C66	0x1C5B    ADDS	R3, R3, #1
0x3C68	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 79 :: 		}
; i end address is: 12 (R3)
0x3C6A	0xE7ED    B	L_vRF4463Init20
L_vRF4463Init21:
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x3C6C	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init23:
; i start address is: 12 (R3)
0x3C6E	0x2B0D    CMP	R3, #13
0x3C70	0xD20F    BCS	L_vRF4463Init24
;driverrf4463pro.c, 81 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_433[ ucRF4463Rate ][ i - 4 ];
0x3C72	0x4878    LDR	R0, [PC, #480]
0x3C74	0x18C2    ADDS	R2, R0, R3
0x3C76	0x4868    LDR	R0, [PC, #416]
0x3C78	0x7801    LDRB	R1, [R0, #0]
0x3C7A	0x2009    MOVS	R0, #9
0x3C7C	0x4341    MULS	R1, R0, R1
0x3C7E	0x4876    LDR	R0, [PC, #472]
0x3C80	0x1841    ADDS	R1, R0, R1
0x3C82	0x1F18    SUBS	R0, R3, #4
0x3C84	0xB200    SXTH	R0, R0
0x3C86	0x1808    ADDS	R0, R1, R0
0x3C88	0x7800    LDRB	R0, [R0, #0]
0x3C8A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 13; i++ ) {
0x3C8C	0x1C5B    ADDS	R3, R3, #1
0x3C8E	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 82 :: 		}
; i end address is: 12 (R3)
0x3C90	0xE7ED    B	L_vRF4463Init23
L_vRF4463Init24:
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x3C92	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init26:
; i start address is: 12 (R3)
0x3C94	0x2B0D    CMP	R3, #13
0x3C96	0xD20F    BCS	L_vRF4463Init27
;driverrf4463pro.c, 84 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_433[ ucRF4463Rate ][ i - 4 ];
0x3C98	0x4870    LDR	R0, [PC, #448]
0x3C9A	0x18C2    ADDS	R2, R0, R3
0x3C9C	0x485E    LDR	R0, [PC, #376]
0x3C9E	0x7801    LDRB	R1, [R0, #0]
0x3CA0	0x2009    MOVS	R0, #9
0x3CA2	0x4341    MULS	R1, R0, R1
0x3CA4	0x486E    LDR	R0, [PC, #440]
0x3CA6	0x1841    ADDS	R1, R0, R1
0x3CA8	0x1F18    SUBS	R0, R3, #4
0x3CAA	0xB200    SXTH	R0, R0
0x3CAC	0x1808    ADDS	R0, R1, R0
0x3CAE	0x7800    LDRB	R0, [R0, #0]
0x3CB0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 13; i++ ) {
0x3CB2	0x1C5B    ADDS	R3, R3, #1
0x3CB4	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 85 :: 		}
; i end address is: 12 (R3)
0x3CB6	0xE7ED    B	L_vRF4463Init26
L_vRF4463Init27:
;driverrf4463pro.c, 86 :: 		}
0x3CB8	0xE096    B	L_vRF4463Init29
L_vRF4463Init4:
;driverrf4463pro.c, 88 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x3CBA	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init30:
; i start address is: 12 (R3)
0x3CBC	0x2B0C    CMP	R3, #12
0x3CBE	0xD20E    BCS	L_vRF4463Init31
;driverrf4463pro.c, 89 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_850[ ucRF4463Rate ][ i - 4 ];
0x3CC0	0x4858    LDR	R0, [PC, #352]
0x3CC2	0x18C2    ADDS	R2, R0, R3
0x3CC4	0x4854    LDR	R0, [PC, #336]
0x3CC6	0x7800    LDRB	R0, [R0, #0]
0x3CC8	0x00C1    LSLS	R1, R0, #3
0x3CCA	0x4866    LDR	R0, [PC, #408]
0x3CCC	0x1841    ADDS	R1, R0, R1
0x3CCE	0x1F18    SUBS	R0, R3, #4
0x3CD0	0xB200    SXTH	R0, R0
0x3CD2	0x1808    ADDS	R0, R1, R0
0x3CD4	0x7800    LDRB	R0, [R0, #0]
0x3CD6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 88 :: 		for ( i = 4; i < 12; i++ ) {
0x3CD8	0x1C5B    ADDS	R3, R3, #1
0x3CDA	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 90 :: 		}
; i end address is: 12 (R3)
0x3CDC	0xE7EE    B	L_vRF4463Init30
L_vRF4463Init31:
;driverrf4463pro.c, 91 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x3CDE	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init33:
; i start address is: 12 (R3)
0x3CE0	0x2B0B    CMP	R3, #11
0x3CE2	0xD20F    BCS	L_vRF4463Init34
;driverrf4463pro.c, 92 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_850[ ucRF4463Rate ][ i - 4 ];
0x3CE4	0x4851    LDR	R0, [PC, #324]
0x3CE6	0x18C2    ADDS	R2, R0, R3
0x3CE8	0x484B    LDR	R0, [PC, #300]
0x3CEA	0x7801    LDRB	R1, [R0, #0]
0x3CEC	0x2007    MOVS	R0, #7
0x3CEE	0x4341    MULS	R1, R0, R1
0x3CF0	0x485D    LDR	R0, [PC, #372]
0x3CF2	0x1841    ADDS	R1, R0, R1
0x3CF4	0x1F18    SUBS	R0, R3, #4
0x3CF6	0xB200    SXTH	R0, R0
0x3CF8	0x1808    ADDS	R0, R1, R0
0x3CFA	0x7800    LDRB	R0, [R0, #0]
0x3CFC	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 91 :: 		for ( i = 4; i < 11; i++ ) {
0x3CFE	0x1C5B    ADDS	R3, R3, #1
0x3D00	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 93 :: 		}
; i end address is: 12 (R3)
0x3D02	0xE7ED    B	L_vRF4463Init33
L_vRF4463Init34:
;driverrf4463pro.c, 94 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 12 (R3)
0x3D04	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init36:
; i start address is: 12 (R3)
0x3D06	0x2B0F    CMP	R3, #15
0x3D08	0xD20F    BCS	L_vRF4463Init37
;driverrf4463pro.c, 95 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_850[ ucRF4463Rate ][ i - 4 ];
0x3D0A	0x484A    LDR	R0, [PC, #296]
0x3D0C	0x18C2    ADDS	R2, R0, R3
0x3D0E	0x4842    LDR	R0, [PC, #264]
0x3D10	0x7801    LDRB	R1, [R0, #0]
0x3D12	0x200B    MOVS	R0, #11
0x3D14	0x4341    MULS	R1, R0, R1
0x3D16	0x4855    LDR	R0, [PC, #340]
0x3D18	0x1841    ADDS	R1, R0, R1
0x3D1A	0x1F18    SUBS	R0, R3, #4
0x3D1C	0xB200    SXTH	R0, R0
0x3D1E	0x1808    ADDS	R0, R1, R0
0x3D20	0x7800    LDRB	R0, [R0, #0]
0x3D22	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 94 :: 		for ( i = 4; i < 15; i++ ) {
0x3D24	0x1C5B    ADDS	R3, R3, #1
0x3D26	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 96 :: 		}
; i end address is: 12 (R3)
0x3D28	0xE7ED    B	L_vRF4463Init36
L_vRF4463Init37:
;driverrf4463pro.c, 97 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3D2A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init39:
; i start address is: 12 (R3)
0x3D2C	0x2B10    CMP	R3, #16
0x3D2E	0xD20F    BCS	L_vRF4463Init40
;driverrf4463pro.c, 98 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3D30	0x4842    LDR	R0, [PC, #264]
0x3D32	0x18C2    ADDS	R2, R0, R3
0x3D34	0x4838    LDR	R0, [PC, #224]
0x3D36	0x7801    LDRB	R1, [R0, #0]
0x3D38	0x200C    MOVS	R0, #12
0x3D3A	0x4341    MULS	R1, R0, R1
0x3D3C	0x484C    LDR	R0, [PC, #304]
0x3D3E	0x1841    ADDS	R1, R0, R1
0x3D40	0x1F18    SUBS	R0, R3, #4
0x3D42	0xB200    SXTH	R0, R0
0x3D44	0x1808    ADDS	R0, R1, R0
0x3D46	0x7800    LDRB	R0, [R0, #0]
0x3D48	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 97 :: 		for ( i = 4; i < 16; i++ ) {
0x3D4A	0x1C5B    ADDS	R3, R3, #1
0x3D4C	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 99 :: 		}
; i end address is: 12 (R3)
0x3D4E	0xE7ED    B	L_vRF4463Init39
L_vRF4463Init40:
;driverrf4463pro.c, 100 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3D50	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init42:
; i start address is: 12 (R3)
0x3D52	0x2B10    CMP	R3, #16
0x3D54	0xD20F    BCS	L_vRF4463Init43
;driverrf4463pro.c, 101 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3D56	0x483B    LDR	R0, [PC, #236]
0x3D58	0x18C2    ADDS	R2, R0, R3
0x3D5A	0x482F    LDR	R0, [PC, #188]
0x3D5C	0x7801    LDRB	R1, [R0, #0]
0x3D5E	0x200C    MOVS	R0, #12
0x3D60	0x4341    MULS	R1, R0, R1
0x3D62	0x4844    LDR	R0, [PC, #272]
0x3D64	0x1841    ADDS	R1, R0, R1
0x3D66	0x1F18    SUBS	R0, R3, #4
0x3D68	0xB200    SXTH	R0, R0
0x3D6A	0x1808    ADDS	R0, R1, R0
0x3D6C	0x7800    LDRB	R0, [R0, #0]
0x3D6E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 100 :: 		for ( i = 4; i < 16; i++ ) {
0x3D70	0x1C5B    ADDS	R3, R3, #1
0x3D72	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 102 :: 		}
; i end address is: 12 (R3)
0x3D74	0xE7ED    B	L_vRF4463Init42
L_vRF4463Init43:
;driverrf4463pro.c, 103 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 12 (R3)
0x3D76	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init45:
; i start address is: 12 (R3)
0x3D78	0x2B10    CMP	R3, #16
0x3D7A	0xD20F    BCS	L_vRF4463Init46
;driverrf4463pro.c, 104 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3D7C	0x4833    LDR	R0, [PC, #204]
0x3D7E	0x18C2    ADDS	R2, R0, R3
0x3D80	0x4825    LDR	R0, [PC, #148]
0x3D82	0x7801    LDRB	R1, [R0, #0]
0x3D84	0x200C    MOVS	R0, #12
0x3D86	0x4341    MULS	R1, R0, R1
0x3D88	0x483B    LDR	R0, [PC, #236]
0x3D8A	0x1841    ADDS	R1, R0, R1
0x3D8C	0x1F18    SUBS	R0, R3, #4
0x3D8E	0xB200    SXTH	R0, R0
0x3D90	0x1808    ADDS	R0, R1, R0
0x3D92	0x7800    LDRB	R0, [R0, #0]
0x3D94	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 103 :: 		for ( i = 4; i < 16; i++ ) {
0x3D96	0x1C5B    ADDS	R3, R3, #1
0x3D98	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 105 :: 		}
; i end address is: 12 (R3)
0x3D9A	0xE7ED    B	L_vRF4463Init45
L_vRF4463Init46:
;driverrf4463pro.c, 106 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x3D9C	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init48:
; i start address is: 12 (R3)
0x3D9E	0x2B0D    CMP	R3, #13
0x3DA0	0xD20F    BCS	L_vRF4463Init49
;driverrf4463pro.c, 107 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_850[ ucRF4463Rate ][ i - 4 ];
0x3DA2	0x482C    LDR	R0, [PC, #176]
0x3DA4	0x18C2    ADDS	R2, R0, R3
0x3DA6	0x481C    LDR	R0, [PC, #112]
0x3DA8	0x7801    LDRB	R1, [R0, #0]
0x3DAA	0x2009    MOVS	R0, #9
0x3DAC	0x4341    MULS	R1, R0, R1
0x3DAE	0x4833    LDR	R0, [PC, #204]
0x3DB0	0x1841    ADDS	R1, R0, R1
0x3DB2	0x1F18    SUBS	R0, R3, #4
0x3DB4	0xB200    SXTH	R0, R0
0x3DB6	0x1808    ADDS	R0, R1, R0
0x3DB8	0x7800    LDRB	R0, [R0, #0]
0x3DBA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 106 :: 		for ( i = 4; i < 13; i++ ) {
0x3DBC	0x1C5B    ADDS	R3, R3, #1
0x3DBE	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 108 :: 		}
; i end address is: 12 (R3)
0x3DC0	0xE7ED    B	L_vRF4463Init48
L_vRF4463Init49:
;driverrf4463pro.c, 109 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 12 (R3)
0x3DC2	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init51:
; i start address is: 12 (R3)
0x3DC4	0x2B0D    CMP	R3, #13
0x3DC6	0xD20F    BCS	L_vRF4463Init52
;driverrf4463pro.c, 110 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_850[ ucRF4463Rate ][ i - 4 ];
0x3DC8	0x4824    LDR	R0, [PC, #144]
0x3DCA	0x18C2    ADDS	R2, R0, R3
0x3DCC	0x4812    LDR	R0, [PC, #72]
0x3DCE	0x7801    LDRB	R1, [R0, #0]
0x3DD0	0x2009    MOVS	R0, #9
0x3DD2	0x4341    MULS	R1, R0, R1
0x3DD4	0x482A    LDR	R0, [PC, #168]
0x3DD6	0x1841    ADDS	R1, R0, R1
0x3DD8	0x1F18    SUBS	R0, R3, #4
0x3DDA	0xB200    SXTH	R0, R0
0x3DDC	0x1808    ADDS	R0, R1, R0
0x3DDE	0x7800    LDRB	R0, [R0, #0]
0x3DE0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 109 :: 		for ( i = 4; i < 13; i++ ) {
0x3DE2	0x1C5B    ADDS	R3, R3, #1
0x3DE4	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 111 :: 		}
; i end address is: 12 (R3)
0x3DE6	0xE7ED    B	L_vRF4463Init51
L_vRF4463Init52:
;driverrf4463pro.c, 112 :: 		}
L_vRF4463Init29:
;driverrf4463pro.c, 113 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 12 (R3)
0x3DE8	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init54:
; i start address is: 12 (R3)
0x3DEA	0x2B0B    CMP	R3, #11
0x3DEC	0xD20F    BCS	L_vRF4463Init55
;driverrf4463pro.c, 114 :: 		RF_SYNTH_PFDCP_CPFF_7_data[ i ] = RF_SYNTH_PFDCP_CPFF_7[ ucRF4463Rate ][ i - 4 ];
0x3DEE	0x4825    LDR	R0, [PC, #148]
0x3DF0	0x18C2    ADDS	R2, R0, R3
0x3DF2	0x4809    LDR	R0, [PC, #36]
0x3DF4	0x7801    LDRB	R1, [R0, #0]
0x3DF6	0x2007    MOVS	R0, #7
0x3DF8	0x4341    MULS	R1, R0, R1
0x3DFA	0x4823    LDR	R0, [PC, #140]
0x3DFC	0x1841    ADDS	R1, R0, R1
0x3DFE	0x1F18    SUBS	R0, R3, #4
0x3E00	0xB200    SXTH	R0, R0
0x3E02	0x1808    ADDS	R0, R1, R0
0x3E04	0x7800    LDRB	R0, [R0, #0]
0x3E06	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 113 :: 		for ( i = 4; i < 11; i++ ) {
0x3E08	0x1C5B    ADDS	R3, R3, #1
0x3E0A	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 115 :: 		}
; i end address is: 12 (R3)
0x3E0C	0xE7ED    B	L_vRF4463Init54
L_vRF4463Init55:
;driverrf4463pro.c, 119 :: 		vRF4463GPIO_SET( ucRF4463Mode );                              // PARAMETRO CONFIGURABLE
0x3E0E	0x481F    LDR	R0, [PC, #124]
0x3E10	0xF000B83E  B	#124
0x3E14	0x22912000  	_RF_MODEM_MOD_TYPE_12_data+0
0x3E18	0x233E2000  	_ucRF4463Rate+0
0x3E1C	0x78CF0000  	_RF_MODEM_MOD_TYPE_12+0
0x3E20	0x23372000  	_ucRF4463Freq3+0
0x3E24	0x22A12000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x3E28	0x7D050000  	_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x3E2C	0x22AD2000  	_RF_MODEM_AFC_GEAR_7_data+0
0x3E30	0x7E4F0000  	_RF_MODEM_AFC_GEAR_7_433+0
0x3E34	0x22BA2000  	_RF_MODEM_OOK_CNT1_11_data+0
0x3E38	0x79530000  	_RF_MODEM_OOK_CNT1_11_433+0
0x3E3C	0x22C92000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x3E40	0x76BF0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x3E44	0x22D92000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x3E48	0x763B0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x3E4C	0x22E92000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x3E50	0x75B70000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x3E54	0x22F92000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x3E58	0x7BE60000  	_RF_MODEM_AGC_WINDOW_SIZE_9_433+0
0x3E5C	0x23062000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x3E60	0x7B200000  	_RF_MODEM_BCR_OSR_1_9_433+0
0x3E64	0x7D5D0000  	_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x3E68	0x7E020000  	_RF_MODEM_AFC_GEAR_7_850+0
0x3E6C	0x79CC0000  	_RF_MODEM_OOK_CNT1_11_850+0
0x3E70	0x784B0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x3E74	0x77C70000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x3E78	0x77430000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x3E7C	0x7C490000  	_RF_MODEM_AGC_WINDOW_SIZE_9_850+0
0x3E80	0x7B830000  	_RF_MODEM_BCR_OSR_1_9_850+0
0x3E84	0x23132000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x3E88	0x7DB50000  	_RF_SYNTH_PFDCP_CPFF_7+0
0x3E8C	0x233F2000  	_ucRF4463Mode+0
0x3E90	0x7800    LDRB	R0, [R0, #0]
0x3E92	0xF7FFFCC7  BL	_vRF4463GPIO_SET+0
;driverrf4463pro.c, 122 :: 		app_command_buf[ 0 ] = 0x11;    // SET PROPERTY
0x3E96	0xAA01    ADD	R2, SP, #4
0x3E98	0x2011    MOVS	R0, #17
0x3E9A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 123 :: 		app_command_buf[ 1 ] = 0x00;    // 0x0000
0x3E9C	0x1C51    ADDS	R1, R2, #1
0x3E9E	0x2000    MOVS	R0, #0
0x3EA0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 124 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1 Parameters
0x3EA2	0x1C91    ADDS	R1, R2, #2
0x3EA4	0x2001    MOVS	R0, #1
0x3EA6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 125 :: 		app_command_buf[ 3 ] = 0x00;    // 0x0000
0x3EA8	0x1CD1    ADDS	R1, R2, #3
0x3EAA	0x2000    MOVS	R0, #0
0x3EAC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 126 :: 		app_command_buf[ 4 ] = 98;      // freq  adjustment    ( rango desde 0 - 127 Low cap - High Cap )
0x3EAE	0x1D11    ADDS	R1, R2, #4
0x3EB0	0x2062    MOVS	R0, #98
0x3EB2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 127 :: 		spi_write( 5, app_command_buf );
0x3EB4	0x4611    MOV	R1, R2
0x3EB6	0x2005    MOVS	R0, #5
0x3EB8	0xF7FDFED4  BL	_spi_write+0
;driverrf4463pro.c, 130 :: 		app_command_buf[ 0 ] = 0x11;    // SET PROPERTY
0x3EBC	0xAA01    ADD	R2, SP, #4
0x3EBE	0x2011    MOVS	R0, #17
0x3EC0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 131 :: 		app_command_buf[ 1 ] = 0x00;    // 0x0003
0x3EC2	0x1C51    ADDS	R1, R2, #1
0x3EC4	0x2000    MOVS	R0, #0
0x3EC6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 132 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1 Parameters
0x3EC8	0x1C91    ADDS	R1, R2, #2
0x3ECA	0x2001    MOVS	R0, #1
0x3ECC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 133 :: 		app_command_buf[ 3 ] = 0x03;    // 0x0003
0x3ECE	0x1CD1    ADDS	R1, R2, #3
0x3ED0	0x2003    MOVS	R0, #3
0x3ED2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 134 :: 		app_command_buf[ 4 ] = 0x40;    // tx = rx = 64 byte, ordinary PH,high performance mode  ?????????????????????
0x3ED4	0x1D11    ADDS	R1, R2, #4
0x3ED6	0x2040    MOVS	R0, #64
0x3ED8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 135 :: 		spi_write( 5, app_command_buf );
0x3EDA	0x4611    MOV	R1, R2
0x3EDC	0x2005    MOVS	R0, #5
0x3EDE	0xF7FDFEC1  BL	_spi_write+0
;driverrf4463pro.c, 139 :: 		spi_write( 0x08, RF_FRR_CTL_A_MODE_4_data );    // disable all fast response register
0x3EE2	0x49DF    LDR	R1, [PC, #892]
0x3EE4	0x2008    MOVS	R0, #8
0x3EE6	0xF7FDFEBD  BL	_spi_write+0
;driverrf4463pro.c, 142 :: 		app_command_buf[ 0 ] = 0x11;    // SET PROPERTY
0x3EEA	0xAA01    ADD	R2, SP, #4
0x3EEC	0x2011    MOVS	R0, #17
0x3EEE	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 143 :: 		app_command_buf[ 1 ] = 0x10;    // 0x1000
0x3EF0	0x1C51    ADDS	R1, R2, #1
0x3EF2	0x2010    MOVS	R0, #16
0x3EF4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 144 :: 		app_command_buf[ 2 ] = 0x09;    // Total 9 Parameters
0x3EF6	0x1C91    ADDS	R1, R2, #2
0x3EF8	0x2009    MOVS	R0, #9
0x3EFA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 145 :: 		app_command_buf[ 3 ] = 0x00;    // 0x1000
0x3EFC	0x1CD1    ADDS	R1, R2, #3
0x3EFE	0x2000    MOVS	R0, #0
0x3F00	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 147 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x3F02	0x48D8    LDR	R0, [PC, #864]
0x3F04	0x7800    LDRB	R0, [R0, #0]
0x3F06	0x2802    CMP	R0, #2
0x3F08	0xD104    BNE	L_vRF4463Init57
;driverrf4463pro.c, 148 :: 		app_command_buf[ 4 ] = 0xff;     //  Need to send 255 bytes of Preamble
0x3F0A	0xA801    ADD	R0, SP, #4
0x3F0C	0x1D01    ADDS	R1, R0, #4
0x3F0E	0x20FF    MOVS	R0, #255
0x3F10	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 149 :: 		}
0x3F12	0xE003    B	L_vRF4463Init58
L_vRF4463Init57:
;driverrf4463pro.c, 151 :: 		app_command_buf[ 4 ] = 0x08;   //  Need to send 8 bytes of Preamble
0x3F14	0xA801    ADD	R0, SP, #4
0x3F16	0x1D01    ADDS	R1, R0, #4
0x3F18	0x2008    MOVS	R0, #8
0x3F1A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 152 :: 		}
L_vRF4463Init58:
;driverrf4463pro.c, 155 :: 		app_command_buf[ 5 ]   = 0x14;       // To detect 20 bit sync word,
0x3F1C	0xAA01    ADD	R2, SP, #4
0x3F1E	0x1D51    ADDS	R1, R2, #5
0x3F20	0x2014    MOVS	R0, #20
0x3F22	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 156 :: 		app_command_buf[ 6 ]   = 0x00;       // Non-standard preamble settings, useless
0x3F24	0x1D91    ADDS	R1, R2, #6
0x3F26	0x2000    MOVS	R0, #0
0x3F28	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 157 :: 		app_command_buf[ 7 ]   = 0x0f;       // Time of the preamble Timeout   ????????????????????????????????????????????????????????????
0x3F2A	0x1DD1    ADDS	R1, R2, #7
0x3F2C	0x200F    MOVS	R0, #15
0x3F2E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 158 :: 		app_command_buf[ 8 ]   = 0x31;       // The length of the preamble is   byte Calculation , 1st = 1 NO manchest  Encoding, using standard 1010.??
0x3F30	0xF2020108  ADDW	R1, R2, #8
0x3F34	0x2031    MOVS	R0, #49
0x3F36	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 159 :: 		app_command_buf[ 9 ]   = 0x0;        // Non-standard Preamble Patten 4th byte
0x3F38	0xF2020109  ADDW	R1, R2, #9
0x3F3C	0x2000    MOVS	R0, #0
0x3F3E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 160 :: 		app_command_buf[ 10 ]  = 0x00;       // Non-standard Preamble Patten 3rd byte
0x3F40	0xF202010A  ADDW	R1, R2, #10
0x3F44	0x2000    MOVS	R0, #0
0x3F46	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 161 :: 		app_command_buf[ 11 ]  = 0x00;       // Non-standard Preamble Patten 2nd byte
0x3F48	0xF202010B  ADDW	R1, R2, #11
0x3F4C	0x2000    MOVS	R0, #0
0x3F4E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 162 :: 		app_command_buf[ 12 ]  = 0x00;       // Non-standard Preamble Patten 1st byte
0x3F50	0xF202010C  ADDW	R1, R2, #12
0x3F54	0x2000    MOVS	R0, #0
0x3F56	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 163 :: 		spi_write(13, app_command_buf);
0x3F58	0x4611    MOV	R1, R2
0x3F5A	0x200D    MOVS	R0, #13
0x3F5C	0xF7FDFE82  BL	_spi_write+0
;driverrf4463pro.c, 166 :: 		app_command_buf[ 0 ] = 0x11;         // SET PROPERTY
0x3F60	0xAA01    ADD	R2, SP, #4
0x3F62	0x2011    MOVS	R0, #17
0x3F64	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 167 :: 		app_command_buf[ 1 ] = 0x11;         // command = 0x1100
0x3F66	0x1C51    ADDS	R1, R2, #1
0x3F68	0x2011    MOVS	R0, #17
0x3F6A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 168 :: 		app_command_buf[ 2 ] = 0x05;         // Total 5 Parameters
0x3F6C	0x1C91    ADDS	R1, R2, #2
0x3F6E	0x2005    MOVS	R0, #5
0x3F70	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 169 :: 		app_command_buf[ 3 ] = 0x00;         // command = 0x1100
0x3F72	0x1CD1    ADDS	R1, R2, #3
0x3F74	0x2000    MOVS	R0, #0
0x3F76	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 170 :: 		app_command_buf[ 4 ] = 0x01;         // The synchronization word is defined and sent in the length field, and the synchronization word cannot be wrong,Not 4FSK, not manchest encoding, only 2 bytes
0x3F78	0x1D11    ADDS	R1, R2, #4
0x3F7A	0x2001    MOVS	R0, #1
0x3F7C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 172 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x3F7E	0x48B9    LDR	R0, [PC, #740]
0x3F80	0x7800    LDRB	R0, [R0, #0]
0x3F82	0x2802    CMP	R0, #2
0x3F84	0xD107    BNE	L_vRF4463Init59
;driverrf4463pro.c, 173 :: 		app_command_buf[ 5 ] = 0x55;      // Sync word 3
0x3F86	0xAA01    ADD	R2, SP, #4
0x3F88	0x1D51    ADDS	R1, R2, #5
0x3F8A	0x2055    MOVS	R0, #85
0x3F8C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 174 :: 		app_command_buf[ 6 ] = 0x55;      // Sync word 2
0x3F8E	0x1D91    ADDS	R1, R2, #6
0x3F90	0x2055    MOVS	R0, #85
0x3F92	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 175 :: 		}
0x3F94	0xE006    B	L_vRF4463Init60
L_vRF4463Init59:
;driverrf4463pro.c, 177 :: 		app_command_buf[ 5 ] = 0x2d;    // Sync word 3
0x3F96	0xAA01    ADD	R2, SP, #4
0x3F98	0x1D51    ADDS	R1, R2, #5
0x3F9A	0x202D    MOVS	R0, #45
0x3F9C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 178 :: 		app_command_buf[ 6 ] = 0xd4;    // Sync word 2
0x3F9E	0x1D91    ADDS	R1, R2, #6
0x3FA0	0x20D4    MOVS	R0, #212
0x3FA2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 179 :: 		}
L_vRF4463Init60:
;driverrf4463pro.c, 181 :: 		app_command_buf[ 7 ] = 0x00;         // Sync word 1
0x3FA4	0xAA01    ADD	R2, SP, #4
0x3FA6	0x1DD1    ADDS	R1, R2, #7
0x3FA8	0x2000    MOVS	R0, #0
0x3FAA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 182 :: 		app_command_buf[ 8 ] = 0x00;         // Sync word 0
0x3FAC	0xF2020108  ADDW	R1, R2, #8
0x3FB0	0x2000    MOVS	R0, #0
0x3FB2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 183 :: 		spi_write( 9, app_command_buf );
0x3FB4	0x4611    MOV	R1, R2
0x3FB6	0x2009    MOVS	R0, #9
0x3FB8	0xF7FDFE54  BL	_spi_write+0
;driverrf4463pro.c, 186 :: 		app_command_buf[ 0 ] = 0x11;        // SET PROPERTY
0x3FBC	0xAA01    ADD	R2, SP, #4
0x3FBE	0x2011    MOVS	R0, #17
0x3FC0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 187 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1200
0x3FC2	0x1C51    ADDS	R1, R2, #1
0x3FC4	0x2012    MOVS	R0, #18
0x3FC6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 188 :: 		app_command_buf[ 2 ] = 0x01;        // Total 1 Parameters
0x3FC8	0x1C91    ADDS	R1, R2, #2
0x3FCA	0x2001    MOVS	R0, #1
0x3FCC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 189 :: 		app_command_buf[ 3 ] = 0x00;        // command = 0x1200
0x3FCE	0x1CD1    ADDS	R1, R2, #3
0x3FD0	0x2000    MOVS	R0, #0
0x3FD2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 190 :: 		app_command_buf[ 4 ] = 0x85;        // 1?cRC ??,CRC = itu-c, enable crc   ( original 0x81; )
0x3FD4	0x1D11    ADDS	R1, R2, #4
0x3FD6	0x2085    MOVS	R0, #133
0x3FD8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 191 :: 		spi_write( 5, app_command_buf );
0x3FDA	0x4611    MOV	R1, R2
0x3FDC	0x2005    MOVS	R0, #5
0x3FDE	0xF7FDFE41  BL	_spi_write+0
;driverrf4463pro.c, 194 :: 		app_command_buf[ 0 ] = 0x11;        // SET PROPERTY
0x3FE2	0xAA01    ADD	R2, SP, #4
0x3FE4	0x2011    MOVS	R0, #17
0x3FE6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 195 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1206
0x3FE8	0x1C51    ADDS	R1, R2, #1
0x3FEA	0x2012    MOVS	R0, #18
0x3FEC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 196 :: 		app_command_buf[ 2 ] = 0x01;        // Total 1Parameters
0x3FEE	0x1C91    ADDS	R1, R2, #2
0x3FF0	0x2001    MOVS	R0, #1
0x3FF2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 197 :: 		app_command_buf[ 3 ] = 0x06;        // command = 0x1206
0x3FF4	0x1CD1    ADDS	R1, R2, #3
0x3FF6	0x2006    MOVS	R0, #6
0x3FF8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 198 :: 		app_command_buf[ 4 ] = 0x02;        //  tx = rx = 120d--1220 (tx packet,ph enable, not 4fsk, After receiving a packet of data,RX off,CRC Do not flip ,CRC MSB, data MSB
0x3FFA	0x1D11    ADDS	R1, R2, #4
0x3FFC	0x2002    MOVS	R0, #2
0x3FFE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 199 :: 		spi_write( 5, app_command_buf );
0x4000	0x4611    MOV	R1, R2
0x4002	0x2005    MOVS	R0, #5
0x4004	0xF7FDFE2E  BL	_spi_write+0
;driverrf4463pro.c, 202 :: 		app_command_buf[ 0 ] = 0x11;        // SET PROPERTY
0x4008	0xAA01    ADD	R2, SP, #4
0x400A	0x2011    MOVS	R0, #17
0x400C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 203 :: 		app_command_buf[ 1 ] = 0x12;        // command = 0x1208
0x400E	0x1C51    ADDS	R1, R2, #1
0x4010	0x2012    MOVS	R0, #18
0x4012	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 204 :: 		app_command_buf[ 2 ] = 0x03;        // Total 3 Parameters
0x4014	0x1C91    ADDS	R1, R2, #2
0x4016	0x2003    MOVS	R0, #3
0x4018	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 205 :: 		app_command_buf[ 3 ] = 0x08;        // command = 0x1208
0x401A	0x1CD1    ADDS	R1, R2, #3
0x401C	0x2008    MOVS	R0, #8
0x401E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 206 :: 		app_command_buf[ 4 ] = 0x00;        // Length Field = LSB,  length Only 1 byte,length Not put In FiFo, fixed packet length mode
0x4020	0x1D11    ADDS	R1, R2, #4
0x4022	0x2000    MOVS	R0, #0
0x4024	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 207 :: 		app_command_buf[ 5 ] = 0x00;        // Used for variable packet length mode, which defines which Field contains length Filed
0x4026	0x1D51    ADDS	R1, R2, #5
0x4028	0x2000    MOVS	R0, #0
0x402A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 208 :: 		app_command_buf[ 6 ] = 0x00;        // Used for variable packet length mode, adjust the length of variable packet length
0x402C	0x1D91    ADDS	R1, R2, #6
0x402E	0x2000    MOVS	R0, #0
0x4030	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 209 :: 		spi_write( 7, app_command_buf );
0x4032	0x4611    MOV	R1, R2
0x4034	0x2007    MOVS	R0, #7
0x4036	0xF7FDFE15  BL	_spi_write+0
;driverrf4463pro.c, 212 :: 		app_command_buf[ 0 ]  = 0x11;
0x403A	0xAA01    ADD	R2, SP, #4
0x403C	0x2011    MOVS	R0, #17
0x403E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 213 :: 		app_command_buf[ 1 ]  = 0x12;   // 0x120d
0x4040	0x1C51    ADDS	R1, R2, #1
0x4042	0x2012    MOVS	R0, #18
0x4044	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 214 :: 		app_command_buf[ 2 ]  = 0x0c;   // Total 12 Parameters
0x4046	0x1C91    ADDS	R1, R2, #2
0x4048	0x200C    MOVS	R0, #12
0x404A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 215 :: 		app_command_buf[ 3 ]  = 0x0d;   // 0x120d
0x404C	0x1CD1    ADDS	R1, R2, #3
0x404E	0x200D    MOVS	R0, #13
0x4050	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 218 :: 		app_command_buf[ 4 ]  = 0x00;   // 0x0D  // Field 1 length (?4?)                             // 0x0D
0x4052	0x1D11    ADDS	R1, R2, #4
0x4054	0x2000    MOVS	R0, #0
0x4056	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 219 :: 		app_command_buf[ 5 ]  = payload_length;  // field 1 length, (? 8?), ?Total14???        // 0x0E
0x4058	0x1D51    ADDS	R1, R2, #5
0x405A	0x2042    MOVS	R0, #66
0x405C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 220 :: 		app_command_buf[ 6 ]  = 0x04;   // 0x0F  // field 1 Is not 4FSK,manchest, whiting, PN9,       // 0x0F
0x405E	0x1D91    ADDS	R1, R2, #6
0x4060	0x2004    MOVS	R0, #4
0x4062	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 221 :: 		app_command_buf[ 7 ]  = 0xaa;   // 0x10  // field 1 crc enble, check enbale, There are also launchingCRC,cRC?Seed ?CRC_seed?????
0x4064	0x1DD1    ADDS	R1, R2, #7
0x4066	0x20AA    MOVS	R0, #170
0x4068	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 224 :: 		app_command_buf[ 8 ]  = 0x00;   // 0x11  // field 2 length(?4?)
0x406A	0xF2020108  ADDW	R1, R2, #8
0x406E	0x2000    MOVS	R0, #0
0x4070	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 225 :: 		app_command_buf[ 9 ]  = 0x00;   // 0x12  // field 2 length, (? 8?), length = 0 Means thisfield did not use
0x4072	0xF2020109  ADDW	R1, R2, #9
0x4076	0x2000    MOVS	R0, #0
0x4078	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 226 :: 		app_command_buf[ 10 ] = 0x00;   // 0x13  // field 2 Is not 4FSK,manchest, whiting, PN9
0x407A	0xF202010A  ADDW	R1, R2, #10
0x407E	0x2000    MOVS	R0, #0
0x4080	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 227 :: 		app_command_buf[ 11 ] = 0x00;   // 0x14  // field 2 ?CRCSet up
0x4082	0xF202010B  ADDW	R1, R2, #11
0x4086	0x2000    MOVS	R0, #0
0x4088	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 230 :: 		app_command_buf[ 12 ] = 0x00;   // 0x15  // field 3 length, (? 8?), length = 0 Means thisfield did not use
0x408A	0xF202010C  ADDW	R1, R2, #12
0x408E	0x2000    MOVS	R0, #0
0x4090	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 231 :: 		app_command_buf[ 13 ] = 0x00;   // 0x16  // field 3 length, (? 8?), length = 0 Means thisfield did not use
0x4092	0xF202010D  ADDW	R1, R2, #13
0x4096	0x2000    MOVS	R0, #0
0x4098	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 232 :: 		app_command_buf[ 14 ] = 0x00;   // 0x17  // field 3 Is not 4FSK,manchest, whiting, PN9
0x409A	0xF202010E  ADDW	R1, R2, #14
0x409E	0x2000    MOVS	R0, #0
0x40A0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 233 :: 		app_command_buf[ 15 ] = 0x00;   // 0x18  // field 3 ?CRCSet up
0x40A2	0xF202010F  ADDW	R1, R2, #15
0x40A6	0x2000    MOVS	R0, #0
0x40A8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 234 :: 		spi_write( 16, app_command_buf );
0x40AA	0x4611    MOV	R1, R2
0x40AC	0x2010    MOVS	R0, #16
0x40AE	0xF7FDFDD9  BL	_spi_write+0
;driverrf4463pro.c, 237 :: 		app_command_buf[ 0 ]  = 0x11;
0x40B2	0xAA01    ADD	R2, SP, #4
0x40B4	0x2011    MOVS	R0, #17
0x40B6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 238 :: 		app_command_buf[ 1 ]  = 0x12;       // 0x1219
0x40B8	0x1C51    ADDS	R1, R2, #1
0x40BA	0x2012    MOVS	R0, #18
0x40BC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 239 :: 		app_command_buf[ 2 ]  = 0x08;       // Total 8Parameters
0x40BE	0x1C91    ADDS	R1, R2, #2
0x40C0	0x2008    MOVS	R0, #8
0x40C2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 240 :: 		app_command_buf[ 3 ]  = 0x19;       // 0x1219
0x40C4	0x1CD1    ADDS	R1, R2, #3
0x40C6	0x2019    MOVS	R0, #25
0x40C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 241 :: 		app_command_buf[ 4 ]  = 0x00;       // field4 length(?4?)
0x40CA	0x1D11    ADDS	R1, R2, #4
0x40CC	0x2000    MOVS	R0, #0
0x40CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 242 :: 		app_command_buf[ 5 ]  = 0x00;       // field 4 length, (? 8?), length = 0 Means this field did not use
0x40D0	0x1D51    ADDS	R1, R2, #5
0x40D2	0x2000    MOVS	R0, #0
0x40D4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 243 :: 		app_command_buf[ 6 ]  = 0x00;       // field 4 Is not 4FSK,manchest, whiting, PN9
0x40D6	0x1D91    ADDS	R1, R2, #6
0x40D8	0x2000    MOVS	R0, #0
0x40DA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 244 :: 		app_command_buf[ 7 ]  = 0x00;       // field 4 ?CRCSet up
0x40DC	0x1DD1    ADDS	R1, R2, #7
0x40DE	0x2000    MOVS	R0, #0
0x40E0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 245 :: 		app_command_buf[ 8 ]  = 0x00;       // field5 length(?4?)
0x40E2	0xF2020108  ADDW	R1, R2, #8
0x40E6	0x2000    MOVS	R0, #0
0x40E8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 246 :: 		app_command_buf[ 9 ]  = 0x00;       // field 5 length, (? 8?), length = 0 Means this field did not use
0x40EA	0xF2020109  ADDW	R1, R2, #9
0x40EE	0x2000    MOVS	R0, #0
0x40F0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 247 :: 		app_command_buf[ 10 ] = 0x00;       // field 5 Is not 4FSK,manchest, whiting, PN9
0x40F2	0xF202010A  ADDW	R1, R2, #10
0x40F6	0x2000    MOVS	R0, #0
0x40F8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 248 :: 		app_command_buf[ 11 ] = 0x00;       // field 5 ?CRCSet up
0x40FA	0xF202010B  ADDW	R1, R2, #11
0x40FE	0x2000    MOVS	R0, #0
0x4100	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 249 :: 		spi_write( 12, app_command_buf );
0x4102	0x4611    MOV	R1, R2
0x4104	0x200C    MOVS	R0, #12
0x4106	0xF7FDFDAD  BL	_spi_write+0
;driverrf4463pro.c, 252 :: 		spi_write( 0x10, RF_MODEM_MOD_TYPE_12_data );   // //  2FSK ,  module source = PH fifo, disable manchest, tx, rx Do not flip, deviation Do not flip
0x410A	0x4957    LDR	R1, [PC, #348]
0x410C	0x2010    MOVS	R0, #16
0x410E	0xF7FDFDA9  BL	_spi_write+0
;driverrf4463pro.c, 255 :: 		app_command_buf[0]  = 0x11;
0x4112	0xAA01    ADD	R2, SP, #4
0x4114	0x2011    MOVS	R0, #17
0x4116	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 256 :: 		app_command_buf[1]  = 0x20;    // 0x200c
0x4118	0x1C51    ADDS	R1, R2, #1
0x411A	0x2020    MOVS	R0, #32
0x411C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 257 :: 		app_command_buf[2]  = 0x01;    // Total 1Parameters
0x411E	0x1C91    ADDS	R1, R2, #2
0x4120	0x2001    MOVS	R0, #1
0x4122	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 258 :: 		app_command_buf[3]  = 0x0c;    // 0x200c
0x4124	0x1CD1    ADDS	R1, R2, #3
0x4126	0x200C    MOVS	R0, #12
0x4128	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 260 :: 		if ( ucRF4463Freq3 < 8 ) {
0x412A	0x4850    LDR	R0, [PC, #320]
0x412C	0x7800    LDRB	R0, [R0, #0]
0x412E	0x2808    CMP	R0, #8
0x4130	0xD216    BCS	L_vRF4463Init61
;driverrf4463pro.c, 261 :: 		if ( ucRF4463Rate >= dr_256k ) {
0x4132	0x484F    LDR	R0, [PC, #316]
0x4134	0x7800    LDRB	R0, [R0, #0]
0x4136	0x2808    CMP	R0, #8
0x4138	0xD304    BCC	L_vRF4463Init62
;driverrf4463pro.c, 262 :: 		app_command_buf[ 4 ] = 0x4f;
0x413A	0xA801    ADD	R0, SP, #4
0x413C	0x1D01    ADDS	R1, R0, #4
0x413E	0x204F    MOVS	R0, #79
0x4140	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 263 :: 		}
0x4142	0xE00C    B	L_vRF4463Init63
L_vRF4463Init62:
;driverrf4463pro.c, 264 :: 		else if ( ucRF4463Rate >= dr_19p2 ) {
0x4144	0x484A    LDR	R0, [PC, #296]
0x4146	0x7800    LDRB	R0, [R0, #0]
0x4148	0x2804    CMP	R0, #4
0x414A	0xD304    BCC	L_vRF4463Init64
;driverrf4463pro.c, 265 :: 		app_command_buf[ 4 ]  = 0x5e;
0x414C	0xA801    ADD	R0, SP, #4
0x414E	0x1D01    ADDS	R1, R0, #4
0x4150	0x205E    MOVS	R0, #94
0x4152	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 266 :: 		}
0x4154	0xE003    B	L_vRF4463Init65
L_vRF4463Init64:
;driverrf4463pro.c, 268 :: 		app_command_buf[ 4 ]  = 0xd2;
0x4156	0xA801    ADD	R0, SP, #4
0x4158	0x1D01    ADDS	R1, R0, #4
0x415A	0x20D2    MOVS	R0, #210
0x415C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 269 :: 		}
L_vRF4463Init65:
L_vRF4463Init63:
;driverrf4463pro.c, 270 :: 		}
0x415E	0xE015    B	L_vRF4463Init66
L_vRF4463Init61:
;driverrf4463pro.c, 272 :: 		if ( ucRF4463Rate >= dr_115p2 ) {
0x4160	0x4843    LDR	R0, [PC, #268]
0x4162	0x7800    LDRB	R0, [R0, #0]
0x4164	0x2807    CMP	R0, #7
0x4166	0xD304    BCC	L_vRF4463Init67
;driverrf4463pro.c, 273 :: 		app_command_buf[ 4 ]  = 0x69;        // 15k
0x4168	0xA801    ADD	R0, SP, #4
0x416A	0x1D01    ADDS	R1, R0, #4
0x416C	0x2069    MOVS	R0, #105
0x416E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 274 :: 		}
0x4170	0xE00C    B	L_vRF4463Init68
L_vRF4463Init67:
;driverrf4463pro.c, 275 :: 		else if ( ucRF4463Rate >= dr_19p2 ) {
0x4172	0x483F    LDR	R0, [PC, #252]
0x4174	0x7800    LDRB	R0, [R0, #0]
0x4176	0x2804    CMP	R0, #4
0x4178	0xD304    BCC	L_vRF4463Init69
;driverrf4463pro.c, 276 :: 		app_command_buf[ 4 ]  = 0x5e;        // 10k
0x417A	0xA801    ADD	R0, SP, #4
0x417C	0x1D01    ADDS	R1, R0, #4
0x417E	0x205E    MOVS	R0, #94
0x4180	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 277 :: 		}
0x4182	0xE003    B	L_vRF4463Init70
L_vRF4463Init69:
;driverrf4463pro.c, 279 :: 		app_command_buf[ 4 ]  = 0x18; // 8k
0x4184	0xA801    ADD	R0, SP, #4
0x4186	0x1D01    ADDS	R1, R0, #4
0x4188	0x2018    MOVS	R0, #24
0x418A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 280 :: 		}
L_vRF4463Init70:
L_vRF4463Init68:
;driverrf4463pro.c, 281 :: 		}
L_vRF4463Init66:
;driverrf4463pro.c, 282 :: 		spi_write( 5, app_command_buf );
0x418C	0xA801    ADD	R0, SP, #4
0x418E	0x4601    MOV	R1, R0
0x4190	0x2005    MOVS	R0, #5
0x4192	0xF7FDFD67  BL	_spi_write+0
;driverrf4463pro.c, 285 :: 		spi_write( 0x0C, RF_MODEM_TX_RAMP_DELAY_8_data );            // Without this Parameters,Not needed
0x4196	0x4937    LDR	R1, [PC, #220]
0x4198	0x200C    MOVS	R0, #12
0x419A	0xF7FDFD63  BL	_spi_write+0
;driverrf4463pro.c, 286 :: 		spi_write( 0x0D, RF_MODEM_BCR_OSR_1_9_data );                // Without this Parameters,Not needed
0x419E	0x4936    LDR	R1, [PC, #216]
0x41A0	0x200D    MOVS	R0, #13
0x41A2	0xF7FDFD5F  BL	_spi_write+0
;driverrf4463pro.c, 287 :: 		spi_write( 0x0B, RF_MODEM_AFC_GEAR_7_data );                // Without this Parameters,Not needed
0x41A6	0x4935    LDR	R1, [PC, #212]
0x41A8	0x200B    MOVS	R0, #11
0x41AA	0xF7FDFD5B  BL	_spi_write+0
;driverrf4463pro.c, 288 :: 		spi_write( 0x05, RF_MODEM_AGC_CONTROL_1_data );                // Without this Parameters,Not needed
0x41AE	0x4934    LDR	R1, [PC, #208]
0x41B0	0x2005    MOVS	R0, #5
0x41B2	0xF7FDFD57  BL	_spi_write+0
;driverrf4463pro.c, 289 :: 		spi_write( 0x0D, RF_MODEM_AGC_WINDOW_SIZE_9_data );        // Without this Parameters,Not needed
0x41B6	0x4933    LDR	R1, [PC, #204]
0x41B8	0x200D    MOVS	R0, #13
0x41BA	0xF7FDFD53  BL	_spi_write+0
;driverrf4463pro.c, 290 :: 		spi_write( 0x0F, RF_MODEM_OOK_CNT1_11_data );                // Without this Parameters,Not needed
0x41BE	0x4932    LDR	R1, [PC, #200]
0x41C0	0x200F    MOVS	R0, #15
0x41C2	0xF7FDFD4F  BL	_spi_write+0
;driverrf4463pro.c, 293 :: 		app_command_buf[ 0 ] = 0x11;
0x41C6	0xAA01    ADD	R2, SP, #4
0x41C8	0x2011    MOVS	R0, #17
0x41CA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 294 :: 		app_command_buf[ 1 ] = 0x20;    // 0x204e
0x41CC	0x1C51    ADDS	R1, R2, #1
0x41CE	0x2020    MOVS	R0, #32
0x41D0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 295 :: 		app_command_buf[ 2 ] = 0x01;    // Total 1Parameters
0x41D2	0x1C91    ADDS	R1, R2, #2
0x41D4	0x2001    MOVS	R0, #1
0x41D6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 296 :: 		app_command_buf[ 3 ] = 0x4e;    // 0x204e
0x41D8	0x1CD1    ADDS	R1, R2, #3
0x41DA	0x204E    MOVS	R0, #78
0x41DC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 298 :: 		if ( ucRF4463Rate == dr_500 ) {
0x41DE	0x4824    LDR	R0, [PC, #144]
0x41E0	0x7800    LDRB	R0, [R0, #0]
0x41E2	0x280A    CMP	R0, #10
0x41E4	0xD104    BNE	L_vRF4463Init71
;driverrf4463pro.c, 299 :: 		app_command_buf[ 4 ] = 0x3a;
0x41E6	0xA801    ADD	R0, SP, #4
0x41E8	0x1D01    ADDS	R1, R0, #4
0x41EA	0x203A    MOVS	R0, #58
0x41EC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 300 :: 		}
0x41EE	0xE003    B	L_vRF4463Init72
L_vRF4463Init71:
;driverrf4463pro.c, 302 :: 		app_command_buf[ 4 ] = 0x40;  //  rssi Reading deviation, the difference with the true value
0x41F0	0xA801    ADD	R0, SP, #4
0x41F2	0x1D01    ADDS	R1, R0, #4
0x41F4	0x2040    MOVS	R0, #64
0x41F6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 303 :: 		}
L_vRF4463Init72:
;driverrf4463pro.c, 304 :: 		spi_write( 5, app_command_buf );
0x41F8	0xA801    ADD	R0, SP, #4
0x41FA	0x4601    MOV	R1, R0
0x41FC	0x2005    MOVS	R0, #5
0x41FE	0xF7FDFD31  BL	_spi_write+0
;driverrf4463pro.c, 307 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data );  // Without this Parameters,Not needed
0x4202	0x4922    LDR	R1, [PC, #136]
0x4204	0x2010    MOVS	R0, #16
0x4206	0xF7FDFD2D  BL	_spi_write+0
;driverrf4463pro.c, 308 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data );   // Without this Parameters,Not needed
0x420A	0x4921    LDR	R1, [PC, #132]
0x420C	0x2010    MOVS	R0, #16
0x420E	0xF7FDFD29  BL	_spi_write+0
;driverrf4463pro.c, 309 :: 		spi_write( 0x10, RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data );   // Without this Parameters,Not needed
0x4212	0x4920    LDR	R1, [PC, #128]
0x4214	0x2010    MOVS	R0, #16
0x4216	0xF7FDFD25  BL	_spi_write+0
;driverrf4463pro.c, 312 :: 		app_command_buf[ 0 ]  = 0x11;
0x421A	0xAA01    ADD	R2, SP, #4
0x421C	0x2011    MOVS	R0, #17
0x421E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 313 :: 		app_command_buf[ 1 ]  = 0x22;    // 0x2200
0x4220	0x1C51    ADDS	R1, R2, #1
0x4222	0x2022    MOVS	R0, #34
0x4224	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 314 :: 		app_command_buf[ 2 ]  = 0x04;    // Total 4Parameters
0x4226	0x1C91    ADDS	R1, R2, #2
0x4228	0x2004    MOVS	R0, #4
0x422A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 315 :: 		app_command_buf[ 3 ]  = 0x00;   // 0x2200
0x422C	0x1CD1    ADDS	R1, R2, #3
0x422E	0x2000    MOVS	R0, #0
0x4230	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 316 :: 		app_command_buf[ 4 ]  = 0x08;  //0x10;   //   PA mode  = default , ??Class E mode,?Is not Switch Current mode  ????????
0x4232	0x1D11    ADDS	R1, R2, #4
0x4234	0x2008    MOVS	R0, #8
0x4236	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 318 :: 		if ( ucRF4463Power > 0 || ucRF4463Power < 127 ) {
0x4238	0x4817    LDR	R0, [PC, #92]
0x423A	0x7800    LDRB	R0, [R0, #0]
0x423C	0x2800    CMP	R0, #0
0x423E	0xD804    BHI	L__vRF4463Init440
0x4240	0x4815    LDR	R0, [PC, #84]
0x4242	0x7800    LDRB	R0, [R0, #0]
0x4244	0x287F    CMP	R0, #127
0x4246	0xD300    BCC	L__vRF4463Init439
0x4248	0xE005    B	L_vRF4463Init75
L__vRF4463Init440:
L__vRF4463Init439:
;driverrf4463pro.c, 319 :: 		app_command_buf[ 5 ]  = ucRF4463Power;   //  Set to maximum power
0x424A	0xA801    ADD	R0, SP, #4
0x424C	0x1D41    ADDS	R1, R0, #5
0x424E	0x4812    LDR	R0, [PC, #72]
0x4250	0x7800    LDRB	R0, [R0, #0]
0x4252	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 320 :: 		}
0x4254	0xE023    B	L_vRF4463Init76
L_vRF4463Init75:
;driverrf4463pro.c, 322 :: 		app_command_buf[ 5 ]  = 127;
0x4256	0xA801    ADD	R0, SP, #4
0x4258	0x1D41    ADDS	R1, R0, #5
0x425A	0x207F    MOVS	R0, #127
0x425C	0xF000B81E  B	#60
0x4260	0x805C0000  	_RF_FRR_CTL_A_MODE_4_data+0
0x4264	0x233F2000  	_ucRF4463Mode+0
0x4268	0x22912000  	_RF_MODEM_MOD_TYPE_12_data+0
0x426C	0x23372000  	_ucRF4463Freq3+0
0x4270	0x233E2000  	_ucRF4463Rate+0
0x4274	0x22A12000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x4278	0x23062000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x427C	0x22AD2000  	_RF_MODEM_AFC_GEAR_7_data+0
0x4280	0x806B0000  	_RF_MODEM_AGC_CONTROL_1_data+0
0x4284	0x22F92000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x4288	0x22BA2000  	_RF_MODEM_OOK_CNT1_11_data+0
0x428C	0x22C92000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x4290	0x22D92000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x4294	0x22E92000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x4298	0x23362000  	_ucRF4463Power+0
0x429C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 323 :: 		}
L_vRF4463Init76:
;driverrf4463pro.c, 325 :: 		app_command_buf[ 6 ] = 0x00; //???????? 0x00;   // CLK duty = 50%, other = Default
0x429E	0xA801    ADD	R0, SP, #4
0x42A0	0x1D81    ADDS	R1, R0, #6
0x42A2	0x2000    MOVS	R0, #0
0x42A4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 327 :: 		if ( ( ucRF4463Rate <= dr_115p2 )||( ucRF4463Rate == dr_500 ) ) {
0x42A6	0x4838    LDR	R0, [PC, #224]
0x42A8	0x7800    LDRB	R0, [R0, #0]
0x42AA	0x2807    CMP	R0, #7
0x42AC	0xD904    BLS	L__vRF4463Init442
0x42AE	0x4836    LDR	R0, [PC, #216]
0x42B0	0x7800    LDRB	R0, [R0, #0]
0x42B2	0x280A    CMP	R0, #10
0x42B4	0xD000    BEQ	L__vRF4463Init441
0x42B6	0xE004    B	L_vRF4463Init79
L__vRF4463Init442:
L__vRF4463Init441:
;driverrf4463pro.c, 328 :: 		app_command_buf[ 7 ]  = 0x3d;  // ???????? 0x5d;   // PA ramp time = default
0x42B8	0xA801    ADD	R0, SP, #4
0x42BA	0x1DC1    ADDS	R1, R0, #7
0x42BC	0x203D    MOVS	R0, #61
0x42BE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 329 :: 		}
0x42C0	0xE003    B	L_vRF4463Init80
L_vRF4463Init79:
;driverrf4463pro.c, 331 :: 		app_command_buf[ 7 ]  = 0x5d;
0x42C2	0xA801    ADD	R0, SP, #4
0x42C4	0x1DC1    ADDS	R1, R0, #7
0x42C6	0x205D    MOVS	R0, #93
0x42C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 332 :: 		}
L_vRF4463Init80:
;driverrf4463pro.c, 333 :: 		spi_write( 8, app_command_buf );
0x42CA	0xA801    ADD	R0, SP, #4
0x42CC	0x4601    MOV	R1, R0
0x42CE	0x2008    MOVS	R0, #8
0x42D0	0xF7FDFCC8  BL	_spi_write+0
;driverrf4463pro.c, 337 :: 		spi_write( 0x0B , RF_SYNTH_PFDCP_CPFF_7_data );      // Without this Parameters,Not needed
0x42D4	0x492D    LDR	R1, [PC, #180]
0x42D6	0x200B    MOVS	R0, #11
0x42D8	0xF7FDFCC4  BL	_spi_write+0
;driverrf4463pro.c, 340 :: 		if ( ucRF4463MatchEnabled ) {
0x42DC	0x482C    LDR	R0, [PC, #176]
0x42DE	0x7800    LDRB	R0, [R0, #0]
0x42E0	0x2800    CMP	R0, #0
0x42E2	0xD04A    BEQ	L_vRF4463Init81
;driverrf4463pro.c, 341 :: 		app_command_buf[ 0 ]  = 0x11;               // SetProperty
0x42E4	0xAA01    ADD	R2, SP, #4
0x42E6	0x2011    MOVS	R0, #17
0x42E8	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 342 :: 		app_command_buf[ 1 ]  = 0x30;               // 0x30 group
0x42EA	0x1C51    ADDS	R1, R2, #1
0x42EC	0x2030    MOVS	R0, #48
0x42EE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 343 :: 		app_command_buf[ 2 ]  = 0x0c;               // Total 12 Parameters
0x42F0	0x1C91    ADDS	R1, R2, #2
0x42F2	0x200C    MOVS	R0, #12
0x42F4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 344 :: 		app_command_buf[ 3 ]  = 0x00;               // 0x00 Index
0x42F6	0x1CD1    ADDS	R1, R2, #3
0x42F8	0x2000    MOVS	R0, #0
0x42FA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 345 :: 		app_command_buf[ 4 ]  = ucRF4463ByteMatch1; // match 1 Value of
0x42FC	0x1D11    ADDS	R1, R2, #4
0x42FE	0x4825    LDR	R0, [PC, #148]
0x4300	0x7800    LDRB	R0, [R0, #0]
0x4302	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 346 :: 		app_command_buf[ 5 ]  = ucRF4463ByteMask1;  // match 1 mask
0x4304	0x1D51    ADDS	R1, R2, #5
0x4306	0x4824    LDR	R0, [PC, #144]
0x4308	0x7800    LDRB	R0, [R0, #0]
0x430A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 347 :: 		app_command_buf[ 6 ]  = ucRF4463MatchEnableReg; //  0x40; // enable match 1, match 1 The distance between the value of and the synchronization word, 0 = match
0x430C	0x1D91    ADDS	R1, R2, #6
0x430E	0x4823    LDR	R0, [PC, #140]
0x4310	0x7800    LDRB	R0, [R0, #0]
0x4312	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 348 :: 		app_command_buf[ 7 ]  = ucRF4463ByteMatch2; // match 2 Value of
0x4314	0x1DD1    ADDS	R1, R2, #7
0x4316	0x4822    LDR	R0, [PC, #136]
0x4318	0x7800    LDRB	R0, [R0, #0]
0x431A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 349 :: 		app_command_buf[ 8 ]  = ucRF4463ByteMask2;  // match 2 mask
0x431C	0xF2020108  ADDW	R1, R2, #8
0x4320	0x4820    LDR	R0, [PC, #128]
0x4322	0x7800    LDRB	R0, [R0, #0]
0x4324	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 350 :: 		app_command_buf[ 9 ]  = 0x01;               // enable match 2, match 2 The distance between the value of and the synchronization word  , and function
0x4326	0xF2020109  ADDW	R1, R2, #9
0x432A	0x2001    MOVS	R0, #1
0x432C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 351 :: 		app_command_buf[ 10 ] = ucRF4463ByteMatch3; // match 3 Value of
0x432E	0xF202010A  ADDW	R1, R2, #10
0x4332	0x481D    LDR	R0, [PC, #116]
0x4334	0x7800    LDRB	R0, [R0, #0]
0x4336	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 352 :: 		app_command_buf[ 11 ] = ucRF4463ByteMask3;  // match 3 mask
0x4338	0xF202010B  ADDW	R1, R2, #11
0x433C	0x481B    LDR	R0, [PC, #108]
0x433E	0x7800    LDRB	R0, [R0, #0]
0x4340	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 353 :: 		app_command_buf[ 12 ] = 0x02;;              // enable match 3, match 3 The distance between the value of and the synchronization word    and function
0x4342	0xF202010C  ADDW	R1, R2, #12
0x4346	0x2002    MOVS	R0, #2
0x4348	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 354 :: 		app_command_buf[ 13 ] = ucRF4463ByteMatch4; // match 4 Value of
0x434A	0xF202010D  ADDW	R1, R2, #13
0x434E	0x4818    LDR	R0, [PC, #96]
0x4350	0x7800    LDRB	R0, [R0, #0]
0x4352	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 355 :: 		app_command_buf[ 14 ] = ucRF4463ByteMask4;  // match 4 mask
0x4354	0xF202010E  ADDW	R1, R2, #14
0x4358	0x4816    LDR	R0, [PC, #88]
0x435A	0x7800    LDRB	R0, [R0, #0]
0x435C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 356 :: 		app_command_buf[ 15 ] = 0x03;               // enable match 4, match 4 The distance between the value of and the synchronization word    and function
0x435E	0xF202010F  ADDW	R1, R2, #15
0x4362	0x2003    MOVS	R0, #3
0x4364	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 357 :: 		spi_write( 16, app_command_buf );
0x4366	0x4611    MOV	R1, R2
0x4368	0x2010    MOVS	R0, #16
0x436A	0xF7FDFC7B  BL	_spi_write+0
;driverrf4463pro.c, 359 :: 		if ( ucRF4463MatchEnableReg == 0x00 ) {
0x436E	0x480B    LDR	R0, [PC, #44]
0x4370	0x7800    LDRB	R0, [R0, #0]
0x4372	0xB910    CBNZ	R0, L_vRF4463Init82
;driverrf4463pro.c, 360 :: 		ucRF4463MatchEnabled = 0;                // deshabilita el Match
0x4374	0x2100    MOVS	R1, #0
0x4376	0x4806    LDR	R0, [PC, #24]
0x4378	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 361 :: 		}
L_vRF4463Init82:
;driverrf4463pro.c, 380 :: 		}
L_vRF4463Init81:
;driverrf4463pro.c, 383 :: 		rf_init_freq();     // FUNCION DE FRECUENCIA ( REVISAR PARAMETROS )
0x437A	0xF7FFFAF1  BL	_rf_init_freq+0
;driverrf4463pro.c, 384 :: 		}
L_end_vRF4463Init:
0x437E	0xF8DDE000  LDR	LR, [SP, #0]
0x4382	0xB006    ADD	SP, SP, #24
0x4384	0x4770    BX	LR
0x4386	0xBF00    NOP
0x4388	0x233E2000  	_ucRF4463Rate+0
0x438C	0x23132000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x4390	0x20872000  	_ucRF4463MatchEnabled+0
0x4394	0x10032000  	_ucRF4463ByteMatch1+0
0x4398	0x22402000  	_ucRF4463ByteMask1+0
0x439C	0x220D2000  	_ucRF4463MatchEnableReg+0
0x43A0	0x221A2000  	_ucRF4463ByteMatch2+0
0x43A4	0x224C2000  	_ucRF4463ByteMask2+0
0x43A8	0x22272000  	_ucRF4463ByteMatch3+0
0x43AC	0x22582000  	_ucRF4463ByteMask3+0
0x43B0	0x22342000  	_ucRF4463ByteMatch4+0
0x43B4	0x22642000  	_ucRF4463ByteMask4+0
; end of _vRF4463Init
_vRF4463GPIO_SET:
;driverrf4463pro.c, 401 :: 		void vRF4463GPIO_SET( unsigned char ucData ) {
; ucData start address is: 0 (R0)
0x3824	0xB083    SUB	SP, SP, #12
0x3826	0xF8CDE000  STR	LR, [SP, #0]
; ucData end address is: 0 (R0)
; ucData start address is: 0 (R0)
;driverrf4463pro.c, 404 :: 		ucAppCommandBuf[0] = 0x13;     // gpio Set up
0x382A	0xAA01    ADD	R2, SP, #4
0x382C	0x2113    MOVS	R1, #19
0x382E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 406 :: 		switch ( ucData ) {
0x3830	0xE01F    B	L_vRF4463GPIO_SET86
; ucData end address is: 0 (R0)
;driverrf4463pro.c, 407 :: 		case tx_normal:
L_vRF4463GPIO_SET88:
;driverrf4463pro.c, 408 :: 		case rx_normal: ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET89:
0x3832	0xAB01    ADD	R3, SP, #4
0x3834	0x1C5A    ADDS	R2, R3, #1
0x3836	0x2103    MOVS	R1, #3
0x3838	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 409 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x383A	0x1C9A    ADDS	R2, R3, #2
0x383C	0x2102    MOVS	R1, #2
0x383E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 410 :: 		break;
0x3840	0xE021    B	L_vRF4463GPIO_SET87
;driverrf4463pro.c, 412 :: 		case tx_test:   ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET90:
0x3842	0xAB01    ADD	R3, SP, #4
0x3844	0x1C5A    ADDS	R2, R3, #1
0x3846	0x2103    MOVS	R1, #3
0x3848	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 413 :: 		ucAppCommandBuf[ 2 ] = 3;                // GPIO1=1
0x384A	0x1C9A    ADDS	R2, R3, #2
0x384C	0x2103    MOVS	R1, #3
0x384E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 414 :: 		break;
0x3850	0xE019    B	L_vRF4463GPIO_SET87
;driverrf4463pro.c, 416 :: 		case rx_test:   ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET91:
0x3852	0xAB01    ADD	R3, SP, #4
0x3854	0x1C5A    ADDS	R2, R3, #1
0x3856	0x2102    MOVS	R1, #2
0x3858	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 417 :: 		ucAppCommandBuf[ 2 ] = 20;                // GPIO1=RX DATA
0x385A	0x1C9A    ADDS	R2, R3, #2
0x385C	0x2114    MOVS	R1, #20
0x385E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 418 :: 		break;
0x3860	0xE011    B	L_vRF4463GPIO_SET87
;driverrf4463pro.c, 420 :: 		case rf_off:    ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET92:
0x3862	0xAB01    ADD	R3, SP, #4
0x3864	0x1C5A    ADDS	R2, R3, #1
0x3866	0x2102    MOVS	R1, #2
0x3868	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 421 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x386A	0x1C9A    ADDS	R2, R3, #2
0x386C	0x2102    MOVS	R1, #2
0x386E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 422 :: 		break;
0x3870	0xE009    B	L_vRF4463GPIO_SET87
;driverrf4463pro.c, 423 :: 		}
L_vRF4463GPIO_SET86:
; ucData start address is: 0 (R0)
0x3872	0x2800    CMP	R0, #0
0x3874	0xD0DD    BEQ	L_vRF4463GPIO_SET88
0x3876	0x2801    CMP	R0, #1
0x3878	0xD0DB    BEQ	L_vRF4463GPIO_SET89
0x387A	0x2802    CMP	R0, #2
0x387C	0xD0E1    BEQ	L_vRF4463GPIO_SET90
0x387E	0x2803    CMP	R0, #3
0x3880	0xD0E7    BEQ	L_vRF4463GPIO_SET91
0x3882	0x2804    CMP	R0, #4
0x3884	0xD0ED    BEQ	L_vRF4463GPIO_SET92
; ucData end address is: 0 (R0)
L_vRF4463GPIO_SET87:
;driverrf4463pro.c, 425 :: 		ucAppCommandBuf[ 3 ]  = 0x21;     //0x20;   //  gpio2, h = tx mode
0x3886	0xAB01    ADD	R3, SP, #4
0x3888	0x1CDA    ADDS	R2, R3, #3
0x388A	0x2121    MOVS	R1, #33
0x388C	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 426 :: 		ucAppCommandBuf[ 4 ]  = 0x20;     // 0x14;  //   gpio3
0x388E	0x1D1A    ADDS	R2, R3, #4
0x3890	0x2120    MOVS	R1, #32
0x3892	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 427 :: 		ucAppCommandBuf[ 5 ]  = 0x27;     // nIRQ
0x3894	0x1D5A    ADDS	R2, R3, #5
0x3896	0x2127    MOVS	R1, #39
0x3898	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 428 :: 		ucAppCommandBuf[ 6 ]  = 0x0b;     // sdo
0x389A	0x1D9A    ADDS	R2, R3, #6
0x389C	0x210B    MOVS	R1, #11
0x389E	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 429 :: 		spi_write( 7, ucAppCommandBuf );
0x38A0	0x4619    MOV	R1, R3
0x38A2	0x2007    MOVS	R0, #7
0x38A4	0xF7FEF9DE  BL	_spi_write+0
;driverrf4463pro.c, 430 :: 		}
L_end_vRF4463GPIO_SET:
0x38A8	0xF8DDE000  LDR	LR, [SP, #0]
0x38AC	0xB003    ADD	SP, SP, #12
0x38AE	0x4770    BX	LR
; end of _vRF4463GPIO_SET
_spi_write:
;driverrf4463pro.c, 800 :: 		void spi_write( unsigned char tx_length, unsigned char *p ) {
; p start address is: 4 (R1)
; tx_length start address is: 0 (R0)
0x1C64	0xB081    SUB	SP, SP, #4
0x1C66	0xF8CDE000  STR	LR, [SP, #0]
0x1C6A	0x460A    MOV	R2, R1
0x1C6C	0xB2C1    UXTB	R1, R0
; p end address is: 4 (R1)
; tx_length end address is: 0 (R0)
; tx_length start address is: 4 (R1)
; p start address is: 8 (R2)
;driverrf4463pro.c, 803 :: 		i = 0;
; i start address is: 0 (R0)
0x1C6E	0x2000    MOVS	R0, #0
; tx_length end address is: 4 (R1)
; p end address is: 8 (R2)
; i end address is: 0 (R0)
0x1C70	0xB2CD    UXTB	R5, R1
0x1C72	0x4614    MOV	R4, R2
;driverrf4463pro.c, 804 :: 		while ( i != 0xFF ) {
L_spi_write120:
; i start address is: 0 (R0)
; p start address is: 16 (R4)
; tx_length start address is: 20 (R5)
0x1C74	0xF1B00FFF  CMP	R0, #255
0x1C78	0xD002    BEQ	L_spi_write121
; i end address is: 0 (R0)
;driverrf4463pro.c, 805 :: 		i = check_cts();
0x1C7A	0xF7FFFFD7  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 806 :: 		}
; i end address is: 0 (R0)
0x1C7E	0xE7F9    B	L_spi_write120
L_spi_write121:
;driverrf4463pro.c, 808 :: 		nSEL = 0;                              // habilita escritura
0x1C80	0x2300    MOVS	R3, #0
0x1C82	0xB25B    SXTB	R3, R3
0x1C84	0x4A0A    LDR	R2, [PC, #40]
0x1C86	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 810 :: 		for ( i = 0; i < tx_length; i++ ) {
; i start address is: 0 (R0)
0x1C88	0x2000    MOVS	R0, #0
; tx_length end address is: 20 (R5)
; i end address is: 0 (R0)
0x1C8A	0xB2EB    UXTB	R3, R5
0x1C8C	0xB2C5    UXTB	R5, R0
L_spi_write122:
; i start address is: 20 (R5)
; tx_length start address is: 12 (R3)
; p start address is: 16 (R4)
; p end address is: 16 (R4)
0x1C8E	0x429D    CMP	R5, R3
0x1C90	0xD206    BCS	L_spi_write123
; p end address is: 16 (R4)
;driverrf4463pro.c, 811 :: 		j = *( p + i );
; p start address is: 16 (R4)
0x1C92	0x1962    ADDS	R2, R4, R5
;driverrf4463pro.c, 812 :: 		ucRf4463SPIByte( j );
0x1C94	0x7810    LDRB	R0, [R2, #0]
0x1C96	0xF001FC41  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 810 :: 		for ( i = 0; i < tx_length; i++ ) {
0x1C9A	0x1C6D    ADDS	R5, R5, #1
0x1C9C	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 813 :: 		}
; tx_length end address is: 12 (R3)
; p end address is: 16 (R4)
; i end address is: 20 (R5)
0x1C9E	0xE7F6    B	L_spi_write122
L_spi_write123:
;driverrf4463pro.c, 815 :: 		nSEL = 1;                              // desabilita escritura
0x1CA0	0x2301    MOVS	R3, #1
0x1CA2	0xB25B    SXTB	R3, R3
0x1CA4	0x4A02    LDR	R2, [PC, #8]
0x1CA6	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 816 :: 		}
L_end_spi_write:
0x1CA8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CAC	0xB001    ADD	SP, SP, #4
0x1CAE	0x4770    BX	LR
0x1CB0	0x82884241  	GPIOD_ODRbits+0
; end of _spi_write
_check_cts:
;driverrf4463pro.c, 821 :: 		unsigned char check_cts( void ) {           // This Command follows the Command and reads the response
0x1C2C	0xB081    SUB	SP, SP, #4
0x1C2E	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 824 :: 		nSEL = 1;
0x1C32	0x2101    MOVS	R1, #1
0x1C34	0xB249    SXTB	R1, R1
0x1C36	0x480A    LDR	R0, [PC, #40]
0x1C38	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 825 :: 		nSEL = 0;
0x1C3A	0x2100    MOVS	R1, #0
0x1C3C	0xB249    SXTB	R1, R1
0x1C3E	0x4808    LDR	R0, [PC, #32]
0x1C40	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 826 :: 		ucRf4463SPIByte( 0x44 );
0x1C42	0x2044    MOVS	R0, #68
0x1C44	0xF001FC6A  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 827 :: 		i = ucRf4463SPIByte( 0 );
0x1C48	0x2000    MOVS	R0, #0
0x1C4A	0xF001FC67  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 828 :: 		nSEL = 1;
0x1C4E	0x2201    MOVS	R2, #1
0x1C50	0xB252    SXTB	R2, R2
0x1C52	0x4903    LDR	R1, [PC, #12]
0x1C54	0x600A    STR	R2, [R1, #0]
;driverrf4463pro.c, 829 :: 		return ( i );
;driverrf4463pro.c, 830 :: 		}
L_end_check_cts:
0x1C56	0xF8DDE000  LDR	LR, [SP, #0]
0x1C5A	0xB001    ADD	SP, SP, #4
0x1C5C	0x4770    BX	LR
0x1C5E	0xBF00    NOP
0x1C60	0x82884241  	GPIOD_ODRbits+0
; end of _check_cts
_rf_init_freq:
;driverrf4463pro.c, 656 :: 		void rf_init_freq ( void ) {
0x3960	0xB087    SUB	SP, SP, #28
0x3962	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 662 :: 		ulFrequency = ( ucRF4463Freq3 * 100 ) + ( ucRF4463Freq2 * 10 ) + ucRF4463Freq1;
0x3966	0x4871    LDR	R0, [PC, #452]
0x3968	0x7801    LDRB	R1, [R0, #0]
0x396A	0x2064    MOVS	R0, #100
0x396C	0xB200    SXTH	R0, R0
0x396E	0xFB01F200  MUL	R2, R1, R0
0x3972	0xB212    SXTH	R2, R2
0x3974	0x486E    LDR	R0, [PC, #440]
0x3976	0x7801    LDRB	R1, [R0, #0]
0x3978	0x200A    MOVS	R0, #10
0x397A	0xB200    SXTH	R0, R0
0x397C	0x4348    MULS	R0, R1, R0
0x397E	0xB200    SXTH	R0, R0
0x3980	0x1812    ADDS	R2, R2, R0
0x3982	0x486C    LDR	R0, [PC, #432]
0x3984	0x7800    LDRB	R0, [R0, #0]
0x3986	0x1812    ADDS	R2, R2, R0
; ulFrequency start address is: 8 (R2)
0x3988	0xB212    SXTH	R2, R2
;driverrf4463pro.c, 664 :: 		ulFrequency = ( ulFrequency * 10000 );
0x398A	0xF2427010  MOVW	R0, #10000
0x398E	0xFB02F100  MUL	R1, R2, R0
0x3992	0x460A    MOV	R2, R1
;driverrf4463pro.c, 667 :: 		if ( ulFrequency >= 7600000 ) {
0x3994	0x4868    LDR	R0, [PC, #416]
0x3996	0x4281    CMP	R1, R0
0x3998	0xD309    BCC	L_rf_init_freq103
;driverrf4463pro.c, 668 :: 		ucOUTDIV = 4;
0x399A	0x2004    MOVS	R0, #4
0x399C	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 669 :: 		ucBAND = 0;
0x39A0	0x2000    MOVS	R0, #0
0x39A2	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 670 :: 		ucVCO = 0xFF;
0x39A6	0x20FF    MOVS	R0, #255
0x39A8	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 671 :: 		}
0x39AC	0xE03C    B	L_rf_init_freq104
L_rf_init_freq103:
;driverrf4463pro.c, 674 :: 		else if ( ulFrequency >= 5460000 ) {
0x39AE	0x4863    LDR	R0, [PC, #396]
0x39B0	0x4282    CMP	R2, R0
0x39B2	0xD309    BCC	L_rf_init_freq105
;driverrf4463pro.c, 675 :: 		ucOUTDIV = 6;
0x39B4	0x2006    MOVS	R0, #6
0x39B6	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 676 :: 		ucBAND   = 1;
0x39BA	0x2001    MOVS	R0, #1
0x39BC	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 677 :: 		ucVCO    = 0xFE;
0x39C0	0x20FE    MOVS	R0, #254
0x39C2	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 678 :: 		}
0x39C6	0xE02F    B	L_rf_init_freq106
L_rf_init_freq105:
;driverrf4463pro.c, 681 :: 		else if ( ulFrequency >= 3850000 ) {
0x39C8	0x485D    LDR	R0, [PC, #372]
0x39CA	0x4282    CMP	R2, R0
0x39CC	0xD309    BCC	L_rf_init_freq107
;driverrf4463pro.c, 682 :: 		ucOUTDIV = 8;
0x39CE	0x2008    MOVS	R0, #8
0x39D0	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 683 :: 		ucBAND   = 2;
0x39D4	0x2002    MOVS	R0, #2
0x39D6	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 684 :: 		ucVCO    = 0xFE;
0x39DA	0x20FE    MOVS	R0, #254
0x39DC	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 685 :: 		}
0x39E0	0xE022    B	L_rf_init_freq108
L_rf_init_freq107:
;driverrf4463pro.c, 688 :: 		else if ( ulFrequency >= 2730000 ) {
0x39E2	0x4858    LDR	R0, [PC, #352]
0x39E4	0x4282    CMP	R2, R0
0x39E6	0xD309    BCC	L_rf_init_freq109
;driverrf4463pro.c, 689 :: 		ucOUTDIV = 12;
0x39E8	0x200C    MOVS	R0, #12
0x39EA	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 690 :: 		ucBAND   = 3;
0x39EE	0x2003    MOVS	R0, #3
0x39F0	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 691 :: 		ucVCO    = 0xFD;
0x39F4	0x20FD    MOVS	R0, #253
0x39F6	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 692 :: 		}
0x39FA	0xE015    B	L_rf_init_freq110
L_rf_init_freq109:
;driverrf4463pro.c, 695 :: 		else if ( ulFrequency >= 1940000 ) {
0x39FC	0x4852    LDR	R0, [PC, #328]
0x39FE	0x4282    CMP	R2, R0
0x3A00	0xD309    BCC	L_rf_init_freq111
;driverrf4463pro.c, 696 :: 		ucOUTDIV = 16;
0x3A02	0x2010    MOVS	R0, #16
0x3A04	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 697 :: 		ucBAND   = 4;
0x3A08	0x2004    MOVS	R0, #4
0x3A0A	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 698 :: 		ucVCO    = 0xFC;
0x3A0E	0x20FC    MOVS	R0, #252
0x3A10	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 699 :: 		}
0x3A14	0xE008    B	L_rf_init_freq112
L_rf_init_freq111:
;driverrf4463pro.c, 703 :: 		ucOUTDIV = 24;
0x3A16	0x2018    MOVS	R0, #24
0x3A18	0xF88D0004  STRB	R0, [SP, #4]
;driverrf4463pro.c, 704 :: 		ucBAND   = 5;
0x3A1C	0x2005    MOVS	R0, #5
0x3A1E	0xF88D0006  STRB	R0, [SP, #6]
;driverrf4463pro.c, 705 :: 		ucVCO    = 0xFA;
0x3A22	0x20FA    MOVS	R0, #250
0x3A24	0xF88D0005  STRB	R0, [SP, #5]
;driverrf4463pro.c, 706 :: 		}
L_rf_init_freq112:
L_rf_init_freq110:
L_rf_init_freq108:
L_rf_init_freq106:
L_rf_init_freq104:
;driverrf4463pro.c, 708 :: 		ucDIV = ucOUTDIV / 2;
0x3A28	0xF89D0004  LDRB	R0, [SP, #4]
0x3A2C	0x0840    LSRS	R0, R0, #1
0x3A2E	0xB2C0    UXTB	R0, R0
;driverrf4463pro.c, 710 :: 		ulData = ( ulFrequency * ucDIV ) / 3;          // ucDIV = 88.5 = 88   //// UCdiv = 2
0x3A30	0xFB02F100  MUL	R1, R2, R0
; ulFrequency end address is: 8 (R2)
0x3A34	0x2003    MOVS	R0, #3
0x3A36	0xFBB1F2F0  UDIV	R2, R1, R0
;driverrf4463pro.c, 711 :: 		ucINTE = ( ulData / 100000) - 1;               // ulData = 6 000 000  //// ULdATA = 9 000 000
0x3A3A	0x4844    LDR	R0, [PC, #272]
0x3A3C	0xFBB2F0F0  UDIV	R0, R2, R0
0x3A40	0x1E40    SUBS	R0, R0, #1
; ucINTE start address is: 24 (R6)
0x3A42	0xB2C6    UXTB	R6, R0
;driverrf4463pro.c, 712 :: 		ulFRAC = ( ulData - ( ucINTE + 1 ) * 100000 ) * 16384 / 3125;         // ulFRAC = 15 728 640
0x3A44	0xB2C0    UXTB	R0, R0
0x3A46	0x1C41    ADDS	R1, R0, #1
0x3A48	0xB209    SXTH	R1, R1
0x3A4A	0x4840    LDR	R0, [PC, #256]
0x3A4C	0x4348    MULS	R0, R1, R0
0x3A4E	0x1A10    SUB	R0, R2, R0
0x3A50	0x0381    LSLS	R1, R0, #14
0x3A52	0xF6404035  MOVW	R0, #3125
0x3A56	0xFBB1F0F0  UDIV	R0, R1, R0
;driverrf4463pro.c, 713 :: 		ulFRAC = ulFRAC + 0x80000;
0x3A5A	0xF5002000  ADD	R0, R0, #524288
;driverrf4463pro.c, 715 :: 		ucFRAC_0 = ulFRAC;
; ucFRAC_0 start address is: 28 (R7)
0x3A5E	0xB2C7    UXTB	R7, R0
;driverrf4463pro.c, 716 :: 		ulFRAC >>= 8;
0x3A60	0x0A00    LSRS	R0, R0, #8
;driverrf4463pro.c, 717 :: 		ucFRAC_1 = ulFRAC;
; ucFRAC_1 start address is: 32 (R8)
0x3A62	0xFA5FF880  UXTB	R8, R0
;driverrf4463pro.c, 718 :: 		ulFRAC >>= 8;
0x3A66	0x0A00    LSRS	R0, R0, #8
;driverrf4463pro.c, 719 :: 		ucFRAC_2 = ulFRAC;
; ucFRAC_2 start address is: 36 (R9)
0x3A68	0xFA5FF980  UXTB	R9, R0
;driverrf4463pro.c, 723 :: 		app_command_buf[ 0 ] = 0x11;           // SET property    MODEM_CLKGEN_BAND
0x3A6C	0xF10D0207  ADD	R2, SP, #7
0x3A70	0x2011    MOVS	R0, #17
0x3A72	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 724 :: 		app_command_buf[ 1 ] = 0x20;           // Group  // 0x2051
0x3A74	0x1C51    ADDS	R1, R2, #1
0x3A76	0x2020    MOVS	R0, #32
0x3A78	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 725 :: 		app_command_buf[ 2 ] = 0x01;           // Num Arguments // Total 1 Parameters
0x3A7A	0x1C91    ADDS	R1, R2, #2
0x3A7C	0x2001    MOVS	R0, #1
0x3A7E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 726 :: 		app_command_buf[ 3 ] = 0x51;           // Number  // 0x2051
0x3A80	0x1CD1    ADDS	R1, R2, #3
0x3A82	0x2051    MOVS	R0, #81
0x3A84	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 727 :: 		app_command_buf[ 4 ] = 0x08 | ucBAND;  // Argumento  //  high performance mode , clk outpu = osc /4
0x3A86	0x1D11    ADDS	R1, R2, #4
0x3A88	0xF89D0006  LDRB	R0, [SP, #6]
0x3A8C	0xF0400008  ORR	R0, R0, #8
0x3A90	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 728 :: 		spi_write( 5, app_command_buf );
0x3A92	0x4611    MOV	R1, R2
0x3A94	0x2005    MOVS	R0, #5
0x3A96	0xF7FEF8E5  BL	_spi_write+0
;driverrf4463pro.c, 730 :: 		app_command_buf[ 0 ]  = 0x11;
0x3A9A	0xF10D0207  ADD	R2, SP, #7
0x3A9E	0x2011    MOVS	R0, #17
0x3AA0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 731 :: 		app_command_buf[ 1 ]  = 0x40;    // 0x4000         FREQ_CONTROL_INTE
0x3AA2	0x1C51    ADDS	R1, R2, #1
0x3AA4	0x2040    MOVS	R0, #64
0x3AA6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 732 :: 		app_command_buf[ 2 ]  = 0x08;    // Total 8 Parameters
0x3AA8	0x1C91    ADDS	R1, R2, #2
0x3AAA	0x2008    MOVS	R0, #8
0x3AAC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 733 :: 		app_command_buf[ 3 ]  = 0x00;   // 0x4000
0x3AAE	0x1CD1    ADDS	R1, R2, #3
0x3AB0	0x2000    MOVS	R0, #0
0x3AB2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 734 :: 		app_command_buf[ 4 ]  = ucINTE;   //  default value
0x3AB4	0x1D10    ADDS	R0, R2, #4
0x3AB6	0x7006    STRB	R6, [R0, #0]
; ucINTE end address is: 24 (R6)
;driverrf4463pro.c, 735 :: 		app_command_buf[ 5 ]  = ucFRAC_2;   //  defaul value
0x3AB8	0x1D50    ADDS	R0, R2, #5
0x3ABA	0xF8809000  STRB	R9, [R0, #0]
; ucFRAC_2 end address is: 36 (R9)
;driverrf4463pro.c, 736 :: 		app_command_buf[ 6 ]  = ucFRAC_1;   //  default value
0x3ABE	0x1D90    ADDS	R0, R2, #6
0x3AC0	0xF8808000  STRB	R8, [R0, #0]
; ucFRAC_1 end address is: 32 (R8)
;driverrf4463pro.c, 737 :: 		app_command_buf[ 7 ]  = ucFRAC_0;   // frac ,from WDS
0x3AC4	0x1DD0    ADDS	R0, R2, #7
0x3AC6	0x7007    STRB	R7, [R0, #0]
; ucFRAC_0 end address is: 28 (R7)
;driverrf4463pro.c, 740 :: 		if ( ulRF4463Step == 250 ) {
0x3AC8	0x4821    LDR	R0, [PC, #132]
0x3ACA	0x6800    LDR	R0, [R0, #0]
0x3ACC	0x28FA    CMP	R0, #250
0x3ACE	0xD10A    BNE	L_rf_init_freq113
;driverrf4463pro.c, 741 :: 		app_command_buf[ 8 ]  = step_250K_step1;   // channel step1  from wds  // al parecer aqu? esta el ancho del canal
0x3AD0	0xF10D0207  ADD	R2, SP, #7
0x3AD4	0xF2020108  ADDW	R1, R2, #8
0x3AD8	0x2022    MOVS	R0, #34
0x3ADA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 742 :: 		app_command_buf[ 9 ]  = step_250K_step0;   // channel step0  from wds
0x3ADC	0xF2020109  ADDW	R1, R2, #9
0x3AE0	0x2022    MOVS	R0, #34
0x3AE2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 743 :: 		}
0x3AE4	0xE00E    B	L_rf_init_freq114
L_rf_init_freq113:
;driverrf4463pro.c, 744 :: 		else if ( ulRF4463Step == 500 ) {
0x3AE6	0x481A    LDR	R0, [PC, #104]
0x3AE8	0x6800    LDR	R0, [R0, #0]
0x3AEA	0xF5B07FFA  CMP	R0, #500
0x3AEE	0xD109    BNE	L_rf_init_freq115
;driverrf4463pro.c, 745 :: 		app_command_buf[ 8 ]  = step_500K_step1;   // channel step1  from wds  // al parecer aqu? esta el ancho del canal
0x3AF0	0xF10D0207  ADD	R2, SP, #7
0x3AF4	0xF2020108  ADDW	R1, R2, #8
0x3AF8	0x2044    MOVS	R0, #68
0x3AFA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 746 :: 		app_command_buf[ 9 ]  = step_500K_step0;   // channel step0  from wds
0x3AFC	0xF2020109  ADDW	R1, R2, #9
0x3B00	0x2044    MOVS	R0, #68
0x3B02	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 747 :: 		}
L_rf_init_freq115:
L_rf_init_freq114:
;driverrf4463pro.c, 749 :: 		app_command_buf[ 10 ] = 0x20;  //  from wds Without this Values
0x3B04	0xF10D0207  ADD	R2, SP, #7
0x3B08	0xF202010A  ADDW	R1, R2, #10
0x3B0C	0x2020    MOVS	R0, #32
0x3B0E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 750 :: 		app_command_buf[ 11 ] = ucVCO;    // from wds Without this Values
0x3B10	0xF202010B  ADDW	R1, R2, #11
0x3B14	0xF89D0005  LDRB	R0, [SP, #5]
0x3B18	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 764 :: 		spi_write( 12, app_command_buf );
0x3B1A	0x4611    MOV	R1, R2
0x3B1C	0x200C    MOVS	R0, #12
0x3B1E	0xF7FEF8A1  BL	_spi_write+0
;driverrf4463pro.c, 765 :: 		}
L_end_rf_init_freq:
0x3B22	0xF8DDE000  LDR	LR, [SP, #0]
0x3B26	0xB007    ADD	SP, SP, #28
0x3B28	0x4770    BX	LR
0x3B2A	0xBF00    NOP
0x3B2C	0x23372000  	_ucRF4463Freq3+0
0x3B30	0x233C2000  	_ucRF4463Freq2+0
0x3B34	0x233D2000  	_ucRF4463Freq1+0
0x3B38	0xF7800073  	#7600000
0x3B3C	0x50200053  	#5460000
0x3B40	0xBF10003A  	#3850000
0x3B44	0xA8100029  	#2730000
0x3B48	0x9A20001D  	#1940000
0x3B4C	0x86A00001  	#100000
0x3B50	0x20882000  	_ulRF4463Step+0
; end of _rf_init_freq
_vRF4463ClearInterrupts:
;driverrf4463pro.c, 447 :: 		void vRF4463ClearInterrupts( void ) {
0x45A0	0xB082    SUB	SP, SP, #8
0x45A2	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 450 :: 		p[ 0 ] = GET_INT_STATUS;
0x45A6	0xAA01    ADD	R2, SP, #4
0x45A8	0x2020    MOVS	R0, #32
0x45AA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 451 :: 		p[ 1 ] = 0;               // clr  PH pending
0x45AC	0x1C51    ADDS	R1, R2, #1
0x45AE	0x2000    MOVS	R0, #0
0x45B0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 452 :: 		p[ 2 ] = 0;               // clr modem_pending
0x45B2	0x1C91    ADDS	R1, R2, #2
0x45B4	0x2000    MOVS	R0, #0
0x45B6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 453 :: 		p[ 3 ] = 0;               // clr chip pending
0x45B8	0x1CD1    ADDS	R1, R2, #3
0x45BA	0x2000    MOVS	R0, #0
0x45BC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 454 :: 		spi_write( 4, p );
0x45BE	0x4611    MOV	R1, R2
0x45C0	0x2004    MOVS	R0, #4
0x45C2	0xF7FDFB4F  BL	_spi_write+0
;driverrf4463pro.c, 455 :: 		spi_read( 9, GET_INT_STATUS );
0x45C6	0x2120    MOVS	R1, #32
0x45C8	0x2009    MOVS	R0, #9
0x45CA	0xF7FFF971  BL	_spi_read+0
;driverrf4463pro.c, 456 :: 		}
L_end_vRF4463ClearInterrupts:
0x45CE	0xF8DDE000  LDR	LR, [SP, #0]
0x45D2	0xB002    ADD	SP, SP, #8
0x45D4	0x4770    BX	LR
; end of _vRF4463ClearInterrupts
_spi_read:
;driverrf4463pro.c, 835 :: 		void spi_read( unsigned char data_length, unsigned char api_command ) {
; api_command start address is: 4 (R1)
; data_length start address is: 0 (R0)
0x38B0	0xB083    SUB	SP, SP, #12
0x38B2	0xF8CDE000  STR	LR, [SP, #0]
; api_command end address is: 4 (R1)
; data_length end address is: 0 (R0)
; data_length start address is: 0 (R0)
; api_command start address is: 4 (R1)
;driverrf4463pro.c, 839 :: 		p[ 0 ] = api_command;
0x38B6	0xAA01    ADD	R2, SP, #4
0x38B8	0x7011    STRB	R1, [R2, #0]
; api_command end address is: 4 (R1)
;driverrf4463pro.c, 840 :: 		i = 0;
; i start address is: 4 (R1)
0x38BA	0x2100    MOVS	R1, #0
; data_length end address is: 0 (R0)
; i end address is: 4 (R1)
0x38BC	0xB2C6    UXTB	R6, R0
0x38BE	0xB2C8    UXTB	R0, R1
;driverrf4463pro.c, 841 :: 		while ( i != 0xFF ) {
L_spi_read125:
; i start address is: 0 (R0)
; data_length start address is: 24 (R6)
0x38C0	0xF1B00FFF  CMP	R0, #255
0x38C4	0xD002    BEQ	L_spi_read126
; i end address is: 0 (R0)
;driverrf4463pro.c, 842 :: 		i = check_cts();                // Check if you can send Command
0x38C6	0xF7FEF9B1  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 843 :: 		}
; i end address is: 0 (R0)
0x38CA	0xE7F9    B	L_spi_read125
L_spi_read126:
;driverrf4463pro.c, 845 :: 		spi_write( 1, p );    // Send Command
0x38CC	0xAA01    ADD	R2, SP, #4
0x38CE	0x4611    MOV	R1, R2
0x38D0	0x2001    MOVS	R0, #1
0x38D2	0xF7FEF9C7  BL	_spi_write+0
;driverrf4463pro.c, 847 :: 		i = 0;
; i start address is: 0 (R0)
0x38D6	0x2000    MOVS	R0, #0
; data_length end address is: 24 (R6)
; i end address is: 0 (R0)
0x38D8	0xB2F4    UXTB	R4, R6
;driverrf4463pro.c, 848 :: 		while ( i != 0xFF ) {
L_spi_read127:
; i start address is: 0 (R0)
; data_length start address is: 16 (R4)
0x38DA	0xF1B00FFF  CMP	R0, #255
0x38DE	0xD002    BEQ	L_spi_read128
; i end address is: 0 (R0)
;driverrf4463pro.c, 849 :: 		i = check_cts();        //Check whether the data can be read
0x38E0	0xF7FEF9A4  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 850 :: 		}
; i end address is: 0 (R0)
0x38E4	0xE7F9    B	L_spi_read127
L_spi_read128:
;driverrf4463pro.c, 852 :: 		nSEL = 1;
0x38E6	0x2301    MOVS	R3, #1
0x38E8	0xB25B    SXTB	R3, R3
0x38EA	0x4A16    LDR	R2, [PC, #88]
0x38EC	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 853 :: 		nSEL = 0;
0x38EE	0x2300    MOVS	R3, #0
0x38F0	0xB25B    SXTB	R3, R3
0x38F2	0x4A14    LDR	R2, [PC, #80]
0x38F4	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 854 :: 		ucRf4463SPIByte( 0x44 );
0x38F6	0x2044    MOVS	R0, #68
0x38F8	0xF7FFFE10  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 855 :: 		for ( i = 0; i < data_length; i++ ) {        // Read data
; i start address is: 0 (R0)
0x38FC	0x2000    MOVS	R0, #0
; data_length end address is: 16 (R4)
; i end address is: 0 (R0)
0x38FE	0xB2E3    UXTB	R3, R4
0x3900	0xB2C4    UXTB	R4, R0
L_spi_read129:
; i start address is: 16 (R4)
; data_length start address is: 12 (R3)
0x3902	0x429C    CMP	R4, R3
0x3904	0xD215    BCS	L_spi_read130
;driverrf4463pro.c, 856 :: 		spi_read_buf[ i ] = ucRf4463SPIByte( 0x00 );             // 0x00
0x3906	0x4A10    LDR	R2, [PC, #64]
0x3908	0x1912    ADDS	R2, R2, R4
0x390A	0x9202    STR	R2, [SP, #8]
0x390C	0x2000    MOVS	R0, #0
0x390E	0xF7FFFE05  BL	_ucRf4463SPIByte+0
0x3912	0x9A02    LDR	R2, [SP, #8]
0x3914	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 858 :: 		Delay_ms(1);
0x3916	0xF64D27BE  MOVW	R7, #55998
0x391A	0xF2C00700  MOVT	R7, #0
0x391E	0xBF00    NOP
0x3920	0xBF00    NOP
L_spi_read132:
0x3922	0x1E7F    SUBS	R7, R7, #1
0x3924	0xD1FD    BNE	L_spi_read132
0x3926	0xBF00    NOP
0x3928	0xBF00    NOP
0x392A	0xBF00    NOP
;driverrf4463pro.c, 855 :: 		for ( i = 0; i < data_length; i++ ) {        // Read data
0x392C	0x1C64    ADDS	R4, R4, #1
0x392E	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 859 :: 		}
; data_length end address is: 12 (R3)
; i end address is: 16 (R4)
0x3930	0xE7E7    B	L_spi_read129
L_spi_read130:
;driverrf4463pro.c, 860 :: 		nSEL = 1;
0x3932	0x2301    MOVS	R3, #1
0x3934	0xB25B    SXTB	R3, R3
0x3936	0x4A03    LDR	R2, [PC, #12]
0x3938	0x6013    STR	R3, [R2, #0]
;driverrf4463pro.c, 861 :: 		}
L_end_spi_read:
0x393A	0xF8DDE000  LDR	LR, [SP, #0]
0x393E	0xB003    ADD	SP, SP, #12
0x3940	0x4770    BX	LR
0x3942	0xBF00    NOP
0x3944	0x82884241  	GPIOD_ODRbits+0
0x3948	0x23402000  	_spi_read_buf+0
; end of _spi_read
_vRF4463PartInfo:
;driverrf4463pro.c, 458 :: 		void vRF4463PartInfo( void ) {  // Solicitud totalmente operativa
0x4878	0xB084    SUB	SP, SP, #16
0x487A	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 461 :: 		p[ 0 ] = PART_INFO;
0x487E	0xA901    ADD	R1, SP, #4
0x4880	0x2001    MOVS	R0, #1
0x4882	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 465 :: 		spi_write( 1, p );
0x4884	0x2001    MOVS	R0, #1
0x4886	0xF7FDF9ED  BL	_spi_write+0
;driverrf4463pro.c, 466 :: 		spi_read( 9, PART_INFO );
0x488A	0x2101    MOVS	R1, #1
0x488C	0x2009    MOVS	R0, #9
0x488E	0xF7FFF80F  BL	_spi_read+0
;driverrf4463pro.c, 467 :: 		}
L_end_vRF4463PartInfo:
0x4892	0xF8DDE000  LDR	LR, [SP, #0]
0x4896	0xB004    ADD	SP, SP, #16
0x4898	0x4770    BX	LR
; end of _vRF4463PartInfo
_vUSARTReceivedFromUSART1:
;uarthandler.c, 321 :: 		void vUSARTReceivedFromUSART1 ( ) {
0x47C8	0xB081    SUB	SP, SP, #4
0x47CA	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 323 :: 		vUSARTCleanBuffer( ucUSARTActiveBuffer1, ulUSARTActiveBuffer1BytesReceived ); // borra todo el buffer
0x47CE	0x4812    LDR	R0, [PC, #72]
0x47D0	0x6800    LDR	R0, [R0, #0]
0x47D2	0xB281    UXTH	R1, R0
0x47D4	0x4811    LDR	R0, [PC, #68]
0x47D6	0xF7FFF8B9  BL	_vUSARTCleanBuffer+0
;uarthandler.c, 325 :: 		vUSARTStartMEMtoMEM( ucUSART1RXBuffer, ucUSARTActiveBuffer1, ulUSART1ByteReceived ); // copia el buffer de entrada
0x47DA	0x4811    LDR	R0, [PC, #68]
0x47DC	0x6800    LDR	R0, [R0, #0]
0x47DE	0x4602    MOV	R2, R0
0x47E0	0x490E    LDR	R1, [PC, #56]
0x47E2	0x4810    LDR	R0, [PC, #64]
0x47E4	0xF7FEFE26  BL	_vUSARTStartMEMtoMEM+0
;uarthandler.c, 326 :: 		vUSARTCleanBuffer( ucUSART1RXBuffer, ulUSART1ByteReceived );          // lo limpia
0x47E8	0x480D    LDR	R0, [PC, #52]
0x47EA	0x6800    LDR	R0, [R0, #0]
0x47EC	0xB281    UXTH	R1, R0
0x47EE	0x480D    LDR	R0, [PC, #52]
0x47F0	0xF7FFF8AC  BL	_vUSARTCleanBuffer+0
;uarthandler.c, 327 :: 		ulUSARTActiveBuffer1BytesReceived = ulUSART1ByteReceived;             // le pasa el valor
0x47F4	0x480A    LDR	R0, [PC, #40]
0x47F6	0x6801    LDR	R1, [R0, #0]
0x47F8	0x4807    LDR	R0, [PC, #28]
0x47FA	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 328 :: 		ulUSART1ByteReceived = 0;                                             // pone a cero el contador
0x47FC	0x2100    MOVS	R1, #0
0x47FE	0x4808    LDR	R0, [PC, #32]
0x4800	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 329 :: 		fUSART1Buffer = CLEAR_TO_WRITE;                                       // indica que esta limpio
0x4802	0x2100    MOVS	R1, #0
0x4804	0x4808    LDR	R0, [PC, #32]
0x4806	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 330 :: 		vRF4463MainCommandProcessor( ucUSARTActiveBuffer1 );
0x4808	0x4804    LDR	R0, [PC, #16]
0x480A	0xF7FDFEF3  BL	_vRF4463MainCommandProcessor+0
;uarthandler.c, 331 :: 		}
L_end_vUSARTReceivedFromUSART1:
0x480E	0xF8DDE000  LDR	LR, [SP, #0]
0x4812	0xB001    ADD	SP, SP, #4
0x4814	0x4770    BX	LR
0x4816	0xBF00    NOP
0x4818	0x10042000  	_ulUSARTActiveBuffer1BytesReceived+0
0x481C	0x00012000  	_ucUSARTActiveBuffer1+0
0x4820	0x20082000  	_ulUSART1ByteReceived+0
0x4824	0x10082000  	_ucUSART1RXBuffer+0
0x4828	0x200C2000  	_fUSART1Buffer+0
; end of _vUSARTReceivedFromUSART1
_vUSARTCleanBuffer:
;uarthandler.c, 314 :: 		void vUSARTCleanBuffer ( unsigned char *ucBuffer, unsigned int uiCnt ) {
; uiCnt start address is: 4 (R1)
; ucBuffer start address is: 0 (R0)
0x394C	0xB081    SUB	SP, SP, #4
0x394E	0xF8CDE000  STR	LR, [SP, #0]
; uiCnt end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
; uiCnt start address is: 4 (R1)
;uarthandler.c, 316 :: 		vUSARTStartMEMtoMEMZero( ucBuffer, uiCnt );
; uiCnt end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
0x3952	0xF7FEFAEB  BL	_vUSARTStartMEMtoMEMZero+0
;uarthandler.c, 317 :: 		}
L_end_vUSARTCleanBuffer:
0x3956	0xF8DDE000  LDR	LR, [SP, #0]
0x395A	0xB001    ADD	SP, SP, #4
0x395C	0x4770    BX	LR
; end of _vUSARTCleanBuffer
_vUSARTStartMEMtoMEMZero:
;uarthandler.c, 158 :: 		unsigned char vUSARTStartMEMtoMEMZero ( unsigned long *pcBufferDestination, unsigned long ulSizeInBytes ) {
; ulSizeInBytes start address is: 4 (R1)
; pcBufferDestination start address is: 0 (R0)
; ulSizeInBytes end address is: 4 (R1)
; pcBufferDestination end address is: 0 (R0)
; pcBufferDestination start address is: 0 (R0)
; ulSizeInBytes start address is: 4 (R1)
; pcBufferDestination end address is: 0 (R0)
; ulSizeInBytes end address is: 4 (R1)
;uarthandler.c, 160 :: 		while ( DMA2_S4CRbits.EN );
L_vUSARTStartMEMtoMEMZero219:
; ulSizeInBytes start address is: 4 (R1)
; pcBufferDestination start address is: 0 (R0)
0x1F2C	0x4A10    LDR	R2, [PC, #64]
0x1F2E	0x6812    LDR	R2, [R2, #0]
0x1F30	0xB102    CBZ	R2, L_vUSARTStartMEMtoMEMZero220
0x1F32	0xE7FB    B	L_vUSARTStartMEMtoMEMZero219
L_vUSARTStartMEMtoMEMZero220:
;uarthandler.c, 162 :: 		if ( ulSizeInBytes > 0 ) {                // la transmision anterior termino?
0x1F34	0x2900    CMP	R1, #0
0x1F36	0xD918    BLS	L_vUSARTStartMEMtoMEMZero221
;uarthandler.c, 163 :: 		DMA2_S4CRbits.EN = 0;                  // Desabilita la recepci?n para poder modificar los par?metros
0x1F38	0x2300    MOVS	R3, #0
0x1F3A	0xB25B    SXTB	R3, R3
0x1F3C	0x4A0C    LDR	R2, [PC, #48]
0x1F3E	0x6013    STR	R3, [R2, #0]
; pcBufferDestination end address is: 0 (R0)
; ulSizeInBytes end address is: 4 (R1)
;uarthandler.c, 164 :: 		while ( DMA2_S4CRbits.EN );            // espera a que se haya desabilitado realmente
L_vUSARTStartMEMtoMEMZero222:
; pcBufferDestination start address is: 0 (R0)
; ulSizeInBytes start address is: 4 (R1)
0x1F40	0x4A0B    LDR	R2, [PC, #44]
0x1F42	0x6812    LDR	R2, [R2, #0]
0x1F44	0xB102    CBZ	R2, L_vUSARTStartMEMtoMEMZero223
0x1F46	0xE7FB    B	L_vUSARTStartMEMtoMEMZero222
L_vUSARTStartMEMtoMEMZero223:
;uarthandler.c, 167 :: 		DMA2_S4PAR = ( unsigned long ) &ucUSARTNull;          // Direccion de periferico a rutear
0x1F48	0x4B0A    LDR	R3, [PC, #40]
0x1F4A	0x4A0B    LDR	R2, [PC, #44]
0x1F4C	0x6013    STR	R3, [R2, #0]
;uarthandler.c, 168 :: 		DMA2_S4M0AR = ( unsigned long ) pcBufferDestination;  // Direccion de la memoria a rutear
0x1F4E	0x4A0B    LDR	R2, [PC, #44]
0x1F50	0x6010    STR	R0, [R2, #0]
; pcBufferDestination end address is: 0 (R0)
;uarthandler.c, 170 :: 		DMA2_S4NDTR = ulSizeInBytes;           // Tamagno de datos a manejar (Header + Payload)
0x1F52	0x4A0B    LDR	R2, [PC, #44]
0x1F54	0x6011    STR	R1, [R2, #0]
; ulSizeInBytes end address is: 4 (R1)
;uarthandler.c, 171 :: 		DMA2_S4CRbits.EN = 1;
0x1F56	0x2301    MOVS	R3, #1
0x1F58	0xB25B    SXTB	R3, R3
0x1F5A	0x4A05    LDR	R2, [PC, #20]
0x1F5C	0x6013    STR	R3, [R2, #0]
;uarthandler.c, 172 :: 		while ( DMA2_S4CRbits.EN );
L_vUSARTStartMEMtoMEMZero224:
0x1F5E	0x4A04    LDR	R2, [PC, #16]
0x1F60	0x6812    LDR	R2, [R2, #0]
0x1F62	0xB102    CBZ	R2, L_vUSARTStartMEMtoMEMZero225
0x1F64	0xE7FB    B	L_vUSARTStartMEMtoMEMZero224
L_vUSARTStartMEMtoMEMZero225:
;uarthandler.c, 173 :: 		return 1;                              // indica que transmitio
0x1F66	0x2001    MOVS	R0, #1
0x1F68	0xE000    B	L_end_vUSARTStartMEMtoMEMZero
;uarthandler.c, 174 :: 		}
L_vUSARTStartMEMtoMEMZero221:
;uarthandler.c, 175 :: 		return 0;                                 // indica que NO transmitio
0x1F6A	0x2000    MOVS	R0, #0
;uarthandler.c, 176 :: 		}
L_end_vUSARTStartMEMtoMEMZero:
0x1F6C	0x4770    BX	LR
0x1F6E	0xBF00    NOP
0x1F70	0x8E00424C  	DMA2_S4CRbits+0
0x1F74	0x00002000  	_ucUSARTNull+0
0x1F78	0x64784002  	DMA2_S4PAR+0
0x1F7C	0x647C4002  	DMA2_S4M0AR+0
0x1F80	0x64744002  	DMA2_S4NDTR+0
; end of _vUSARTStartMEMtoMEMZero
_vUSARTStartMEMtoMEM:
;uarthandler.c, 206 :: 		unsigned char vUSARTStartMEMtoMEM ( unsigned long *pcBufferOrigin, unsigned long *pcBufferDestination, unsigned long ulSizeInBytes ) {
; ulSizeInBytes start address is: 8 (R2)
; pcBufferDestination start address is: 4 (R1)
; pcBufferOrigin start address is: 0 (R0)
0x3434	0xB081    SUB	SP, SP, #4
; ulSizeInBytes end address is: 8 (R2)
; pcBufferDestination end address is: 4 (R1)
; pcBufferOrigin end address is: 0 (R0)
; pcBufferOrigin start address is: 0 (R0)
; pcBufferDestination start address is: 4 (R1)
; ulSizeInBytes start address is: 8 (R2)
0x3436	0x9200    STR	R2, [SP, #0]
; pcBufferOrigin end address is: 0 (R0)
; pcBufferDestination end address is: 4 (R1)
; ulSizeInBytes end address is: 8 (R2)
0x3438	0x4602    MOV	R2, R0
0x343A	0x9800    LDR	R0, [SP, #0]
;uarthandler.c, 208 :: 		while ( DMA2_S1CRbits.EN );
L_vUSARTStartMEMtoMEM228:
; ulSizeInBytes start address is: 0 (R0)
; pcBufferDestination start address is: 4 (R1)
; pcBufferOrigin start address is: 8 (R2)
0x343C	0x4B11    LDR	R3, [PC, #68]
0x343E	0x681B    LDR	R3, [R3, #0]
0x3440	0xB103    CBZ	R3, L_vUSARTStartMEMtoMEM229
0x3442	0xE7FB    B	L_vUSARTStartMEMtoMEM228
L_vUSARTStartMEMtoMEM229:
;uarthandler.c, 210 :: 		if ( ulSizeInBytes > 0 ) {                // la transmision anterior termino?
0x3444	0x2800    CMP	R0, #0
0x3446	0xD91A    BLS	L_vUSARTStartMEMtoMEM230
;uarthandler.c, 211 :: 		DMA2_S1CRbits.EN = 0;                  // Desabilita la recepci?n para poder modificar los par?metros
0x3448	0x2400    MOVS	R4, #0
0x344A	0xB264    SXTB	R4, R4
0x344C	0x4B0D    LDR	R3, [PC, #52]
0x344E	0x601C    STR	R4, [R3, #0]
; ulSizeInBytes end address is: 0 (R0)
; pcBufferOrigin end address is: 8 (R2)
; pcBufferDestination end address is: 4 (R1)
0x3450	0x9200    STR	R2, [SP, #0]
0x3452	0x4602    MOV	R2, R0
0x3454	0x9800    LDR	R0, [SP, #0]
;uarthandler.c, 212 :: 		while ( DMA2_S1CRbits.EN );            // espera a que se haya desabilitado realmente
L_vUSARTStartMEMtoMEM231:
; pcBufferOrigin start address is: 0 (R0)
; pcBufferDestination start address is: 4 (R1)
; ulSizeInBytes start address is: 8 (R2)
0x3456	0x4B0B    LDR	R3, [PC, #44]
0x3458	0x681B    LDR	R3, [R3, #0]
0x345A	0xB103    CBZ	R3, L_vUSARTStartMEMtoMEM232
0x345C	0xE7FB    B	L_vUSARTStartMEMtoMEM231
L_vUSARTStartMEMtoMEM232:
;uarthandler.c, 215 :: 		DMA2_S1PAR = ( unsigned long ) pcBufferOrigin;        // Direccion de periferico a rutear
0x345E	0x4B0A    LDR	R3, [PC, #40]
0x3460	0x6018    STR	R0, [R3, #0]
; pcBufferOrigin end address is: 0 (R0)
;uarthandler.c, 216 :: 		DMA2_S1M0AR = ( unsigned long ) pcBufferDestination;  // Direccion de la memoria a rutear
0x3462	0x4B0A    LDR	R3, [PC, #40]
0x3464	0x6019    STR	R1, [R3, #0]
; pcBufferDestination end address is: 4 (R1)
;uarthandler.c, 218 :: 		DMA2_S1NDTR = ulSizeInBytes;           // Tamagno de datos a manejar (Header + Payload)
0x3466	0x4B0A    LDR	R3, [PC, #40]
0x3468	0x601A    STR	R2, [R3, #0]
; ulSizeInBytes end address is: 8 (R2)
;uarthandler.c, 219 :: 		DMA2_S1CRbits.EN = 1;
0x346A	0x2401    MOVS	R4, #1
0x346C	0xB264    SXTB	R4, R4
0x346E	0x4B05    LDR	R3, [PC, #20]
0x3470	0x601C    STR	R4, [R3, #0]
;uarthandler.c, 220 :: 		while ( DMA2_S1CRbits.EN );
L_vUSARTStartMEMtoMEM233:
0x3472	0x4B04    LDR	R3, [PC, #16]
0x3474	0x681B    LDR	R3, [R3, #0]
0x3476	0xB103    CBZ	R3, L_vUSARTStartMEMtoMEM234
0x3478	0xE7FB    B	L_vUSARTStartMEMtoMEM233
L_vUSARTStartMEMtoMEM234:
;uarthandler.c, 221 :: 		return 1;                              // indica que transmitio
0x347A	0x2001    MOVS	R0, #1
0x347C	0xE000    B	L_end_vUSARTStartMEMtoMEM
;uarthandler.c, 222 :: 		}
L_vUSARTStartMEMtoMEM230:
;uarthandler.c, 223 :: 		return 0;                                 // indica que NO transmitio
0x347E	0x2000    MOVS	R0, #0
;uarthandler.c, 225 :: 		}
L_end_vUSARTStartMEMtoMEM:
0x3480	0xB001    ADD	SP, SP, #4
0x3482	0x4770    BX	LR
0x3484	0x8500424C  	DMA2_S1CRbits+0
0x3488	0x64304002  	DMA2_S1PAR+0
0x348C	0x64344002  	DMA2_S1M0AR+0
0x3490	0x642C4002  	DMA2_S1NDTR+0
; end of _vUSARTStartMEMtoMEM
_vRF4463MainCommandProcessor:
;DriverRF4463PROMain.c, 137 :: 		void vRF4463MainCommandProcessor ( unsigned char *ucBuffer ) {
; ucBuffer start address is: 0 (R0)
0x25F4	0xB0B0    SUB	SP, SP, #192
0x25F6	0xF8CDE000  STR	LR, [SP, #0]
0x25FA	0x4605    MOV	R5, R0
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 20 (R5)
;DriverRF4463PROMain.c, 138 :: 		unsigned char ucCommand [ 32 ] = { 0x00 };
0x25FC	0xF10D0B1A  ADD	R11, SP, #26
0x2600	0xF10B0A60  ADD	R10, R11, #96
0x2604	0xF8DFC2AC  LDR	R12, [PC, #684]
0x2608	0xF001FFC0  BL	___CC2DW+0
;DriverRF4463PROMain.c, 140 :: 		unsigned char ucLongArgument[ 64 ] = { 0x00 };     // Espera argumentos de hasta 11 bytes
;DriverRF4463PROMain.c, 141 :: 		unsigned char ucCounterBuffer = 0;
; ucCounterBuffer start address is: 12 (R3)
0x260C	0x2300    MOVS	R3, #0
;DriverRF4463PROMain.c, 142 :: 		unsigned char ucCounterCommand = 0;
; ucCounterCommand start address is: 16 (R4)
0x260E	0x2400    MOVS	R4, #0
;DriverRF4463PROMain.c, 143 :: 		unsigned char ucCounterLongArgument = 0;
; ucCounterLongArgument start address is: 24 (R6)
0x2610	0x2600    MOVS	R6, #0
;DriverRF4463PROMain.c, 145 :: 		unsigned char ucTXT [ 64 ] = { 0x00 };             // string de conversiones temporales
0x2612	0xF10D0B7A  ADD	R11, SP, #122
0x2616	0xF10B0A40  ADD	R10, R11, #64
0x261A	0xF8DFC29C  LDR	R12, [PC, #668]
0x261E	0xF001FFB5  BL	___CC2DW+0
;DriverRF4463PROMain.c, 147 :: 		ulArgument = 0;
0x2622	0x2200    MOVS	R2, #0
0x2624	0x49A5    LDR	R1, [PC, #660]
0x2626	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 150 :: 		if ( ucBuffer[ 0 ] > '@' && ucBuffer[ 0 ] <= 'z' ) {
0x2628	0x7829    LDRB	R1, [R5, #0]
0x262A	0x2940    CMP	R1, #64
0x262C	0xD931    BLS	L__vRF4463MainCommandProcessor521
0x262E	0x7829    LDRB	R1, [R5, #0]
0x2630	0x297A    CMP	R1, #122
0x2632	0xD82F    BHI	L__vRF4463MainCommandProcessor522
L__vRF4463MainCommandProcessor487:
;DriverRF4463PROMain.c, 152 :: 		while ( ucBuffer[ ucCounterBuffer ] != '|' && ucCounterCommand < 32 ) {      // primer token
; ucCounterBuffer end address is: 12 (R3)
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
0x2634	0xB2F2    UXTB	R2, R6
L_vRF4463MainCommandProcessor255:
; ucCounterCommand end address is: 16 (R4)
; ucCounterLongArgument start address is: 8 (R2)
; ucCounterCommand start address is: 16 (R4)
; ucCounterBuffer start address is: 12 (R3)
; ucBuffer start address is: 20 (R5)
0x2636	0x18E9    ADDS	R1, R5, R3
0x2638	0x7809    LDRB	R1, [R1, #0]
0x263A	0x297C    CMP	R1, #124
0x263C	0xD011    BEQ	L__vRF4463MainCommandProcessor489
0x263E	0x2C20    CMP	R4, #32
0x2640	0xD20F    BCS	L__vRF4463MainCommandProcessor488
L__vRF4463MainCommandProcessor486:
;DriverRF4463PROMain.c, 153 :: 		ucCommand[ ucCounterCommand++ ] = toupper( ucBuffer[ ucCounterBuffer++ ] );
0x2642	0xF10D011A  ADD	R1, SP, #26
0x2646	0x1909    ADDS	R1, R1, R4
0x2648	0x912F    STR	R1, [SP, #188]
0x264A	0x18E9    ADDS	R1, R5, R3
0x264C	0x7809    LDRB	R1, [R1, #0]
0x264E	0xB2C8    UXTB	R0, R1
0x2650	0xF7FFFC5C  BL	_toupper+0
0x2654	0x992F    LDR	R1, [SP, #188]
0x2656	0x7008    STRB	R0, [R1, #0]
0x2658	0x1C64    ADDS	R4, R4, #1
0x265A	0xB2E4    UXTB	R4, R4
0x265C	0x1C5B    ADDS	R3, R3, #1
0x265E	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 154 :: 		}
; ucCounterCommand end address is: 16 (R4)
0x2660	0xE7E9    B	L_vRF4463MainCommandProcessor255
;DriverRF4463PROMain.c, 152 :: 		while ( ucBuffer[ ucCounterBuffer ] != '|' && ucCounterCommand < 32 ) {      // primer token
L__vRF4463MainCommandProcessor489:
L__vRF4463MainCommandProcessor488:
;DriverRF4463PROMain.c, 156 :: 		ucCounterBuffer++;                                                           // evita el Token
0x2662	0x1C5C    ADDS	R4, R3, #1
0x2664	0xB2E4    UXTB	R4, R4
; ucCounterBuffer end address is: 12 (R3)
; ucCounterBuffer start address is: 16 (R4)
; ucCounterLongArgument end address is: 8 (R2)
; ucCounterBuffer end address is: 16 (R4)
; ucBuffer end address is: 20 (R5)
0x2666	0xB2D3    UXTB	R3, R2
0x2668	0x4628    MOV	R0, R5
;DriverRF4463PROMain.c, 158 :: 		while ( ucBuffer[ ucCounterBuffer ] != CHR_CR && ucCounterLongArgument < 64 ) {   // segundo token
L_vRF4463MainCommandProcessor259:
; ucCounterBuffer start address is: 16 (R4)
; ucBuffer start address is: 0 (R0)
; ucCounterLongArgument start address is: 12 (R3)
0x266A	0x1901    ADDS	R1, R0, R4
0x266C	0x7809    LDRB	R1, [R1, #0]
0x266E	0x290D    CMP	R1, #13
0x2670	0xD00C    BEQ	L__vRF4463MainCommandProcessor491
0x2672	0x2B40    CMP	R3, #64
0x2674	0xD20A    BCS	L__vRF4463MainCommandProcessor490
L__vRF4463MainCommandProcessor485:
;DriverRF4463PROMain.c, 159 :: 		ucLongArgument[ ucCounterLongArgument ] = ucBuffer[ ucCounterBuffer ] ;   //  toupper(
0x2676	0xF10D013A  ADD	R1, SP, #58
0x267A	0x18CA    ADDS	R2, R1, R3
0x267C	0x1901    ADDS	R1, R0, R4
0x267E	0x7809    LDRB	R1, [R1, #0]
0x2680	0x7011    STRB	R1, [R2, #0]
;DriverRF4463PROMain.c, 160 :: 		ucCounterBuffer++;
0x2682	0x1C64    ADDS	R4, R4, #1
0x2684	0xB2E4    UXTB	R4, R4
;DriverRF4463PROMain.c, 161 :: 		ucCounterLongArgument++;
0x2686	0x1C5B    ADDS	R3, R3, #1
0x2688	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 162 :: 		}
; ucCounterBuffer end address is: 16 (R4)
0x268A	0xE7EE    B	L_vRF4463MainCommandProcessor259
;DriverRF4463PROMain.c, 158 :: 		while ( ucBuffer[ ucCounterBuffer ] != CHR_CR && ucCounterLongArgument < 64 ) {   // segundo token
L__vRF4463MainCommandProcessor491:
L__vRF4463MainCommandProcessor490:
;DriverRF4463PROMain.c, 150 :: 		if ( ucBuffer[ 0 ] > '@' && ucBuffer[ 0 ] <= 'z' ) {
0x268C	0x4605    MOV	R5, R0
; ucCounterLongArgument end address is: 12 (R3)
0x268E	0xB2DE    UXTB	R6, R3
0x2690	0xE7FF    B	L__vRF4463MainCommandProcessor493
; ucBuffer end address is: 0 (R0)
L__vRF4463MainCommandProcessor521:
L__vRF4463MainCommandProcessor493:
; ucCounterLongArgument start address is: 24 (R6)
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
0x2692	0xE7FF    B	L__vRF4463MainCommandProcessor492
L__vRF4463MainCommandProcessor522:
L__vRF4463MainCommandProcessor492:
;DriverRF4463PROMain.c, 167 :: 		if ( memcmp( CMD_RADIO_POWER_SET, ucCommand, sizeof( CMD_RADIO_POWER_SET ) ) == 0x00 ) {
; ucCounterLongArgument start address is: 24 (R6)
; ucBuffer start address is: 20 (R5)
0x2694	0xF10D011A  ADD	R1, SP, #26
0x2698	0x220A    MOVS	R2, #10
0x269A	0xB212    SXTH	R2, R2
0x269C	0x4888    LDR	R0, [PC, #544]
0x269E	0xF7FFFC71  BL	_memcmp+0
0x26A2	0x2800    CMP	R0, #0
0x26A4	0xD124    BNE	L_vRF4463MainCommandProcessor263
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 168 :: 		ulArgument = StrToShort( ucLongArgument );
0x26A6	0xF10D013A  ADD	R1, SP, #58
0x26AA	0x4608    MOV	R0, R1
0x26AC	0xF7FFFCAA  BL	_StrToShort+0
0x26B0	0x4982    LDR	R1, [PC, #520]
0x26B2	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 170 :: 		if ( ulArgument > 0 && ulArgument <= 127 ) {
0x26B4	0x6809    LDR	R1, [R1, #0]
0x26B6	0x2900    CMP	R1, #0
0x26B8	0xD911    BLS	L__vRF4463MainCommandProcessor495
0x26BA	0x4980    LDR	R1, [PC, #512]
0x26BC	0x6809    LDR	R1, [R1, #0]
0x26BE	0x297F    CMP	R1, #127
0x26C0	0xD80D    BHI	L__vRF4463MainCommandProcessor494
L__vRF4463MainCommandProcessor484:
;DriverRF4463PROMain.c, 171 :: 		ucRF4463Power = ulArgument;
0x26C2	0x497E    LDR	R1, [PC, #504]
0x26C4	0x680A    LDR	R2, [R1, #0]
0x26C6	0x497F    LDR	R1, [PC, #508]
0x26C8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 172 :: 		vRF4463MainApplyChanges();
0x26CA	0xF7FFFB13  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 173 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x26CE	0x487E    LDR	R0, [PC, #504]
0x26D0	0xF7FEF838  BL	_strlen+0
0x26D4	0xB201    SXTH	R1, R0
0x26D6	0x487C    LDR	R0, [PC, #496]
0x26D8	0xF7FFFBAA  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 174 :: 		}
0x26DC	0xE006    B	L_vRF4463MainCommandProcessor267
;DriverRF4463PROMain.c, 170 :: 		if ( ulArgument > 0 && ulArgument <= 127 ) {
L__vRF4463MainCommandProcessor495:
L__vRF4463MainCommandProcessor494:
;DriverRF4463PROMain.c, 176 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x26DE	0x487B    LDR	R0, [PC, #492]
0x26E0	0xF7FEF830  BL	_strlen+0
0x26E4	0xB201    SXTH	R1, R0
0x26E6	0x4879    LDR	R0, [PC, #484]
0x26E8	0xF7FFFBA2  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 177 :: 		}
L_vRF4463MainCommandProcessor267:
;DriverRF4463PROMain.c, 178 :: 		}
0x26EC	0xF000BDE9  B	L_vRF4463MainCommandProcessor268
L_vRF4463MainCommandProcessor263:
;DriverRF4463PROMain.c, 182 :: 		else if ( memcmp( CMD_RADIO_BAND_SET, ucCommand, sizeof( CMD_RADIO_BAND_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x26F0	0xF10D011A  ADD	R1, SP, #26
0x26F4	0x2209    MOVS	R2, #9
0x26F6	0xB212    SXTH	R2, R2
0x26F8	0x4875    LDR	R0, [PC, #468]
0x26FA	0xF7FFFC43  BL	_memcmp+0
0x26FE	0x2800    CMP	R0, #0
0x2700	0xD13D    BNE	L_vRF4463MainCommandProcessor269
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 183 :: 		ulArgument = StrToInt( ucLongArgument );
0x2702	0xF10D013A  ADD	R1, SP, #58
0x2706	0x4608    MOV	R0, R1
0x2708	0xF7FFFB02  BL	_StrToInt+0
0x270C	0x496B    LDR	R1, [PC, #428]
0x270E	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 185 :: 		if ( ulArgument == 433 || ulArgument == 868 || ulArgument == 915 ) {
0x2710	0x680A    LDR	R2, [R1, #0]
0x2712	0xF24011B1  MOVW	R1, #433
0x2716	0x428A    CMP	R2, R1
0x2718	0xD00B    BEQ	L__vRF4463MainCommandProcessor498
0x271A	0x4968    LDR	R1, [PC, #416]
0x271C	0x6809    LDR	R1, [R1, #0]
0x271E	0xF5B17F59  CMP	R1, #868
0x2722	0xD006    BEQ	L__vRF4463MainCommandProcessor497
0x2724	0x4965    LDR	R1, [PC, #404]
0x2726	0x680A    LDR	R2, [R1, #0]
0x2728	0xF2403193  MOVW	R1, #915
0x272C	0x428A    CMP	R2, R1
0x272E	0xD000    BEQ	L__vRF4463MainCommandProcessor496
0x2730	0xE01C    B	L_vRF4463MainCommandProcessor272
L__vRF4463MainCommandProcessor498:
L__vRF4463MainCommandProcessor497:
L__vRF4463MainCommandProcessor496:
;DriverRF4463PROMain.c, 186 :: 		ucRF4463Freq3 = ucLongArgument[ 0 ] - 48;
0x2732	0xF10D033A  ADD	R3, SP, #58
0x2736	0x7819    LDRB	R1, [R3, #0]
0x2738	0xF2A10230  SUBW	R2, R1, #48
0x273C	0x4965    LDR	R1, [PC, #404]
0x273E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 187 :: 		ucRF4463Freq2 = ucLongArgument[ 1 ] - 48;
0x2740	0x1C59    ADDS	R1, R3, #1
0x2742	0x7809    LDRB	R1, [R1, #0]
0x2744	0xF2A10230  SUBW	R2, R1, #48
0x2748	0x4963    LDR	R1, [PC, #396]
0x274A	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 188 :: 		ucRF4463Freq1 = ucLongArgument[ 2 ] - 48;
0x274C	0x1C99    ADDS	R1, R3, #2
0x274E	0x7809    LDRB	R1, [R1, #0]
0x2750	0xF2A10230  SUBW	R2, R1, #48
0x2754	0x4961    LDR	R1, [PC, #388]
0x2756	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 189 :: 		vRF4463MainApplyChanges();
0x2758	0xF7FFFACC  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 190 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x275C	0x485A    LDR	R0, [PC, #360]
0x275E	0xF7FDFFF1  BL	_strlen+0
0x2762	0xB201    SXTH	R1, R0
0x2764	0x4858    LDR	R0, [PC, #352]
0x2766	0xF7FFFB63  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 191 :: 		}
0x276A	0xE006    B	L_vRF4463MainCommandProcessor273
L_vRF4463MainCommandProcessor272:
;DriverRF4463PROMain.c, 193 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x276C	0x4857    LDR	R0, [PC, #348]
0x276E	0xF7FDFFE9  BL	_strlen+0
0x2772	0xB201    SXTH	R1, R0
0x2774	0x4855    LDR	R0, [PC, #340]
0x2776	0xF7FFFB5B  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 194 :: 		}
L_vRF4463MainCommandProcessor273:
;DriverRF4463PROMain.c, 195 :: 		}
0x277A	0xF000BDA2  B	L_vRF4463MainCommandProcessor274
L_vRF4463MainCommandProcessor269:
;DriverRF4463PROMain.c, 199 :: 		else if ( memcmp( CMD_RADIO_RATE_SET, ucCommand, sizeof( CMD_RADIO_RATE_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x277E	0xF10D011A  ADD	R1, SP, #26
0x2782	0x2209    MOVS	R2, #9
0x2784	0xB212    SXTH	R2, R2
0x2786	0x4856    LDR	R0, [PC, #344]
0x2788	0xF7FFFBFC  BL	_memcmp+0
0x278C	0x2800    CMP	R0, #0
0x278E	0xF04080FF  BNE	L_vRF4463MainCommandProcessor275
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 200 :: 		ulArgument = StrToLong( ucLongArgument );
0x2792	0xF10D013A  ADD	R1, SP, #58
0x2796	0x4608    MOV	R0, R1
0x2798	0xF7FFFE8A  BL	_StrToLong+0
0x279C	0x4947    LDR	R1, [PC, #284]
0x279E	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 202 :: 		switch ( ulArgument ) {
0x27A0	0xE0B1    B	L_vRF4463MainCommandProcessor276
;DriverRF4463PROMain.c, 203 :: 		case 500      : ucRF4463Rate = dr_500;
L_vRF4463MainCommandProcessor278:
0x27A2	0x220A    MOVS	R2, #10
0x27A4	0x494F    LDR	R1, [PC, #316]
0x27A6	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 204 :: 		vRF4463MainApplyChanges();
0x27A8	0xF7FFFAA4  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 205 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x27AC	0x4846    LDR	R0, [PC, #280]
0x27AE	0xF7FDFFC9  BL	_strlen+0
0x27B2	0xB201    SXTH	R1, R0
0x27B4	0x4844    LDR	R0, [PC, #272]
0x27B6	0xF7FFFB3B  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 206 :: 		break;
0x27BA	0xE0E7    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 207 :: 		case 1200     : ucRF4463Rate = dr_1p2;
L_vRF4463MainCommandProcessor279:
0x27BC	0x2200    MOVS	R2, #0
0x27BE	0x4949    LDR	R1, [PC, #292]
0x27C0	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 208 :: 		vRF4463MainApplyChanges();
0x27C2	0xF7FFFA97  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 209 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x27C6	0x4840    LDR	R0, [PC, #256]
0x27C8	0xF7FDFFBC  BL	_strlen+0
0x27CC	0xB201    SXTH	R1, R0
0x27CE	0x483E    LDR	R0, [PC, #248]
0x27D0	0xF7FFFB2E  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 210 :: 		break;
0x27D4	0xE0DA    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 211 :: 		case 2400     : ucRF4463Rate = dr_2p4;
L_vRF4463MainCommandProcessor280:
0x27D6	0x2201    MOVS	R2, #1
0x27D8	0x4942    LDR	R1, [PC, #264]
0x27DA	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 212 :: 		vRF4463MainApplyChanges();
0x27DC	0xF7FFFA8A  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 213 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x27E0	0x4839    LDR	R0, [PC, #228]
0x27E2	0xF7FDFFAF  BL	_strlen+0
0x27E6	0xB201    SXTH	R1, R0
0x27E8	0x4837    LDR	R0, [PC, #220]
0x27EA	0xF7FFFB21  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 214 :: 		break;
0x27EE	0xE0CD    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 215 :: 		case 4800     : ucRF4463Rate = dr_4p8;
L_vRF4463MainCommandProcessor281:
0x27F0	0x2202    MOVS	R2, #2
0x27F2	0x493C    LDR	R1, [PC, #240]
0x27F4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 216 :: 		vRF4463MainApplyChanges();
0x27F6	0xF7FFFA7D  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 217 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x27FA	0x4833    LDR	R0, [PC, #204]
0x27FC	0xF7FDFFA2  BL	_strlen+0
0x2800	0xB201    SXTH	R1, R0
0x2802	0x4831    LDR	R0, [PC, #196]
0x2804	0xF7FFFB14  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 218 :: 		break;
0x2808	0xE0C0    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 219 :: 		case 9600     : ucRF4463Rate = dr_9p6;
L_vRF4463MainCommandProcessor282:
0x280A	0x2203    MOVS	R2, #3
0x280C	0x4935    LDR	R1, [PC, #212]
0x280E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 220 :: 		vRF4463MainApplyChanges();
0x2810	0xF7FFFA70  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 221 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2814	0x482C    LDR	R0, [PC, #176]
0x2816	0xF7FDFF95  BL	_strlen+0
0x281A	0xB201    SXTH	R1, R0
0x281C	0x482A    LDR	R0, [PC, #168]
0x281E	0xF7FFFB07  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 222 :: 		break;
0x2822	0xE0B3    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 223 :: 		case 19200    : ucRF4463Rate = dr_19p2;
L_vRF4463MainCommandProcessor283:
0x2824	0x2204    MOVS	R2, #4
0x2826	0x492F    LDR	R1, [PC, #188]
0x2828	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 224 :: 		vRF4463MainApplyChanges();
0x282A	0xF7FFFA63  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 225 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x282E	0x4826    LDR	R0, [PC, #152]
0x2830	0xF7FDFF88  BL	_strlen+0
0x2834	0xB201    SXTH	R1, R0
0x2836	0x4824    LDR	R0, [PC, #144]
0x2838	0xF7FFFAFA  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 226 :: 		break;
0x283C	0xE0A6    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 227 :: 		case 38400    : ucRF4463Rate = dr_38p4;
L_vRF4463MainCommandProcessor284:
0x283E	0x2205    MOVS	R2, #5
0x2840	0x4928    LDR	R1, [PC, #160]
0x2842	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 228 :: 		vRF4463MainApplyChanges();
0x2844	0xF7FFFA56  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 229 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2848	0x481F    LDR	R0, [PC, #124]
0x284A	0xF7FDFF7B  BL	_strlen+0
0x284E	0xB201    SXTH	R1, R0
0x2850	0x481D    LDR	R0, [PC, #116]
0x2852	0xF7FFFAED  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 230 :: 		break;
0x2856	0xE099    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 231 :: 		case 76800    : ucRF4463Rate = dr_76p8;
L_vRF4463MainCommandProcessor285:
0x2858	0x2206    MOVS	R2, #6
0x285A	0x4922    LDR	R1, [PC, #136]
0x285C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 232 :: 		vRF4463MainApplyChanges();
0x285E	0xF7FFFA49  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 233 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2862	0x4819    LDR	R0, [PC, #100]
0x2864	0xF7FDFF6E  BL	_strlen+0
0x2868	0xB201    SXTH	R1, R0
0x286A	0x4817    LDR	R0, [PC, #92]
0x286C	0xF7FFFAE0  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 234 :: 		break;
0x2870	0xE08C    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 235 :: 		case 115200   : ucRF4463Rate = dr_115p2;
L_vRF4463MainCommandProcessor286:
0x2872	0x2207    MOVS	R2, #7
0x2874	0x491B    LDR	R1, [PC, #108]
0x2876	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 236 :: 		vRF4463MainApplyChanges();
0x2878	0xF7FFFA3C  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 237 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x287C	0x4812    LDR	R0, [PC, #72]
0x287E	0xF7FDFF61  BL	_strlen+0
0x2882	0xB201    SXTH	R1, R0
0x2884	0x4810    LDR	R0, [PC, #64]
0x2886	0xF7FFFAD3  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 238 :: 		break;
0x288A	0xE07F    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 239 :: 		case 256000   : ucRF4463Rate = dr_256k;
L_vRF4463MainCommandProcessor287:
0x288C	0x2208    MOVS	R2, #8
0x288E	0x4915    LDR	R1, [PC, #84]
0x2890	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 240 :: 		vRF4463MainApplyChanges();
0x2892	0xF7FFFA2F  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 241 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2896	0x480C    LDR	R0, [PC, #48]
0x2898	0xF7FDFF54  BL	_strlen+0
0x289C	0xB201    SXTH	R1, R0
0x289E	0x480A    LDR	R0, [PC, #40]
0x28A0	0xF7FFFAC6  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 242 :: 		break;
0x28A4	0xE072    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 243 :: 		case 500000   : ucRF4463Rate = dr_500k;
L_vRF4463MainCommandProcessor288:
0x28A6	0x2209    MOVS	R2, #9
0x28A8	0x490E    LDR	R1, [PC, #56]
0x28AA	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 244 :: 		vRF4463MainApplyChanges();
0x28AC	0xF7FFFA22  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 245 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x28B0	0x4805    LDR	R0, [PC, #20]
0x28B2	0xE019    B	#50
0x28B4	0x75140000  	?ICSvRF4463MainCommandProcessor_ucCommand_L0+0
0x28B8	0x75770000  	?ICSvRF4463MainCommandProcessor_ucTXT_L0+0
0x28BC	0x23382000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x28C0	0x20102000  	_CMD_RADIO_POWER_SET+0
0x28C4	0x23362000  	_ucRF4463Power+0
0x28C8	0x201A2000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x28CC	0x20422000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x28D0	0x20622000  	_CMD_RADIO_BAND_SET+0
0x28D4	0x23372000  	_ucRF4463Freq3+0
0x28D8	0x233C2000  	_ucRF4463Freq2+0
0x28DC	0x233D2000  	_ucRF4463Freq1+0
0x28E0	0x206B2000  	_CMD_RADIO_RATE_SET+0
0x28E4	0x233E2000  	_ucRF4463Rate+0
0x28E8	0xF7FDFF2C  BL	_strlen+0
0x28EC	0xB201    SXTH	R1, R0
0x28EE	0x48A1    LDR	R0, [PC, #644]
0x28F0	0xF7FFFA9E  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 246 :: 		break;
0x28F4	0xE04A    B	L_vRF4463MainCommandProcessor277
;DriverRF4463PROMain.c, 247 :: 		default       : vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
L_vRF4463MainCommandProcessor289:
0x28F6	0x48A0    LDR	R0, [PC, #640]
0x28F8	0xF7FDFF24  BL	_strlen+0
0x28FC	0xB201    SXTH	R1, R0
0x28FE	0x489E    LDR	R0, [PC, #632]
0x2900	0xF7FFFA96  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 248 :: 		}
0x2904	0xE042    B	L_vRF4463MainCommandProcessor277
L_vRF4463MainCommandProcessor276:
0x2906	0x499D    LDR	R1, [PC, #628]
0x2908	0x6809    LDR	R1, [R1, #0]
0x290A	0xF5B17FFA  CMP	R1, #500
0x290E	0xF43FAF48  BEQ	L_vRF4463MainCommandProcessor278
0x2912	0x499A    LDR	R1, [PC, #616]
0x2914	0x6809    LDR	R1, [R1, #0]
0x2916	0xF5B16F96  CMP	R1, #1200
0x291A	0xF43FAF4F  BEQ	L_vRF4463MainCommandProcessor279
0x291E	0x4997    LDR	R1, [PC, #604]
0x2920	0x6809    LDR	R1, [R1, #0]
0x2922	0xF5B16F16  CMP	R1, #2400
0x2926	0xF43FAF56  BEQ	L_vRF4463MainCommandProcessor280
0x292A	0x4994    LDR	R1, [PC, #592]
0x292C	0x6809    LDR	R1, [R1, #0]
0x292E	0xF5B15F96  CMP	R1, #4800
0x2932	0xF43FAF5D  BEQ	L_vRF4463MainCommandProcessor281
0x2936	0x4991    LDR	R1, [PC, #580]
0x2938	0x6809    LDR	R1, [R1, #0]
0x293A	0xF5B15F16  CMP	R1, #9600
0x293E	0xF43FAF64  BEQ	L_vRF4463MainCommandProcessor282
0x2942	0x498E    LDR	R1, [PC, #568]
0x2944	0x6809    LDR	R1, [R1, #0]
0x2946	0xF5B14F96  CMP	R1, #19200
0x294A	0xF43FAF6B  BEQ	L_vRF4463MainCommandProcessor283
0x294E	0x498B    LDR	R1, [PC, #556]
0x2950	0x6809    LDR	R1, [R1, #0]
0x2952	0xF5B14F16  CMP	R1, #38400
0x2956	0xF43FAF72  BEQ	L_vRF4463MainCommandProcessor284
0x295A	0x4988    LDR	R1, [PC, #544]
0x295C	0x6809    LDR	R1, [R1, #0]
0x295E	0xF5B13F96  CMP	R1, #76800
0x2962	0xF43FAF79  BEQ	L_vRF4463MainCommandProcessor285
0x2966	0x4985    LDR	R1, [PC, #532]
0x2968	0x6809    LDR	R1, [R1, #0]
0x296A	0xF5B13FE1  CMP	R1, #115200
0x296E	0xF43FAF80  BEQ	L_vRF4463MainCommandProcessor286
0x2972	0x4982    LDR	R1, [PC, #520]
0x2974	0x6809    LDR	R1, [R1, #0]
0x2976	0xF5B13F7A  CMP	R1, #256000
0x297A	0xF43FAF87  BEQ	L_vRF4463MainCommandProcessor287
0x297E	0x497F    LDR	R1, [PC, #508]
0x2980	0x680A    LDR	R2, [R1, #0]
0x2982	0x497F    LDR	R1, [PC, #508]
0x2984	0x428A    CMP	R2, R1
0x2986	0xF43FAF8E  BEQ	L_vRF4463MainCommandProcessor288
0x298A	0xE7B4    B	L_vRF4463MainCommandProcessor289
L_vRF4463MainCommandProcessor277:
;DriverRF4463PROMain.c, 249 :: 		}
0x298C	0xF000BC99  B	L_vRF4463MainCommandProcessor290
L_vRF4463MainCommandProcessor275:
;DriverRF4463PROMain.c, 253 :: 		else if ( memcmp( CMD_RADIO_CHANNEL_SET, ucCommand, sizeof( CMD_RADIO_CHANNEL_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x2990	0xF10D011A  ADD	R1, SP, #26
0x2994	0x220C    MOVS	R2, #12
0x2996	0xB212    SXTH	R2, R2
0x2998	0x487A    LDR	R0, [PC, #488]
0x299A	0xF7FFFAF3  BL	_memcmp+0
0x299E	0x2800    CMP	R0, #0
0x29A0	0xD124    BNE	L_vRF4463MainCommandProcessor291
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 254 :: 		ulArgument = StrToInt( ucLongArgument );
0x29A2	0xF10D013A  ADD	R1, SP, #58
0x29A6	0x4608    MOV	R0, R1
0x29A8	0xF7FFF9B2  BL	_StrToInt+0
0x29AC	0x4973    LDR	R1, [PC, #460]
0x29AE	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 256 :: 		if ( ulArgument >= 0 && ulArgument <= 50 ) {
0x29B0	0x6809    LDR	R1, [R1, #0]
0x29B2	0x2900    CMP	R1, #0
0x29B4	0xD311    BCC	L__vRF4463MainCommandProcessor500
0x29B6	0x4971    LDR	R1, [PC, #452]
0x29B8	0x6809    LDR	R1, [R1, #0]
0x29BA	0x2932    CMP	R1, #50
0x29BC	0xD80D    BHI	L__vRF4463MainCommandProcessor499
L__vRF4463MainCommandProcessor482:
;DriverRF4463PROMain.c, 257 :: 		ucRF4463FreqChannel = ulArgument;    // Se aplica al ejecutar funciones de TX o RX
0x29BE	0x496F    LDR	R1, [PC, #444]
0x29C0	0x680A    LDR	R2, [R1, #0]
0x29C2	0x4971    LDR	R1, [PC, #452]
0x29C4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 258 :: 		vRF4463MainApplyChanges();
0x29C6	0xF7FFF995  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 259 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x29CA	0x486A    LDR	R0, [PC, #424]
0x29CC	0xF7FDFEBA  BL	_strlen+0
0x29D0	0xB201    SXTH	R1, R0
0x29D2	0x4868    LDR	R0, [PC, #416]
0x29D4	0xF7FFFA2C  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 260 :: 		}
0x29D8	0xE006    B	L_vRF4463MainCommandProcessor295
;DriverRF4463PROMain.c, 256 :: 		if ( ulArgument >= 0 && ulArgument <= 50 ) {
L__vRF4463MainCommandProcessor500:
L__vRF4463MainCommandProcessor499:
;DriverRF4463PROMain.c, 262 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x29DA	0x4867    LDR	R0, [PC, #412]
0x29DC	0xF7FDFEB2  BL	_strlen+0
0x29E0	0xB201    SXTH	R1, R0
0x29E2	0x4865    LDR	R0, [PC, #404]
0x29E4	0xF7FFFA24  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 263 :: 		}
L_vRF4463MainCommandProcessor295:
;DriverRF4463PROMain.c, 264 :: 		}
0x29E8	0xF000BC6B  B	L_vRF4463MainCommandProcessor296
L_vRF4463MainCommandProcessor291:
;DriverRF4463PROMain.c, 268 :: 		else if ( memcmp( CMD_RADIO_BW_SET, ucCommand, sizeof( CMD_RADIO_BW_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x29EC	0xF10D011A  ADD	R1, SP, #26
0x29F0	0x2207    MOVS	R2, #7
0x29F2	0xB212    SXTH	R2, R2
0x29F4	0x4865    LDR	R0, [PC, #404]
0x29F6	0xF7FFFAC5  BL	_memcmp+0
0x29FA	0x2800    CMP	R0, #0
0x29FC	0xD126    BNE	L_vRF4463MainCommandProcessor297
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 269 :: 		ulArgument = StrToInt( ucLongArgument );
0x29FE	0xF10D013A  ADD	R1, SP, #58
0x2A02	0x4608    MOV	R0, R1
0x2A04	0xF7FFF984  BL	_StrToInt+0
0x2A08	0x495C    LDR	R1, [PC, #368]
0x2A0A	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 271 :: 		if ( ulArgument == 250 || ulArgument == 500 ) {
0x2A0C	0x6809    LDR	R1, [R1, #0]
0x2A0E	0x29FA    CMP	R1, #250
0x2A10	0xD005    BEQ	L__vRF4463MainCommandProcessor502
0x2A12	0x495A    LDR	R1, [PC, #360]
0x2A14	0x6809    LDR	R1, [R1, #0]
0x2A16	0xF5B17FFA  CMP	R1, #500
0x2A1A	0xD000    BEQ	L__vRF4463MainCommandProcessor501
0x2A1C	0xE00D    B	L_vRF4463MainCommandProcessor300
L__vRF4463MainCommandProcessor502:
L__vRF4463MainCommandProcessor501:
;DriverRF4463PROMain.c, 272 :: 		ulRF4463Step = ulArgument;
0x2A1E	0x4957    LDR	R1, [PC, #348]
0x2A20	0x680A    LDR	R2, [R1, #0]
0x2A22	0x495B    LDR	R1, [PC, #364]
0x2A24	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 273 :: 		vRF4463MainApplyChanges();
0x2A26	0xF7FFF965  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 274 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2A2A	0x4852    LDR	R0, [PC, #328]
0x2A2C	0xF7FDFE8A  BL	_strlen+0
0x2A30	0xB201    SXTH	R1, R0
0x2A32	0x4850    LDR	R0, [PC, #320]
0x2A34	0xF7FFF9FC  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 275 :: 		}
0x2A38	0xE006    B	L_vRF4463MainCommandProcessor301
L_vRF4463MainCommandProcessor300:
;DriverRF4463PROMain.c, 277 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2A3A	0x484F    LDR	R0, [PC, #316]
0x2A3C	0xF7FDFE82  BL	_strlen+0
0x2A40	0xB201    SXTH	R1, R0
0x2A42	0x484D    LDR	R0, [PC, #308]
0x2A44	0xF7FFF9F4  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 278 :: 		}
L_vRF4463MainCommandProcessor301:
;DriverRF4463PROMain.c, 279 :: 		}
0x2A48	0xF000BC3B  B	L_vRF4463MainCommandProcessor302
L_vRF4463MainCommandProcessor297:
;DriverRF4463PROMain.c, 286 :: 		else if ( memcmp( CMD_RADIO_MODE_SET, ucCommand, sizeof( CMD_RADIO_MODE_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x2A4C	0xF10D011A  ADD	R1, SP, #26
0x2A50	0x2209    MOVS	R2, #9
0x2A52	0xB212    SXTH	R2, R2
0x2A54	0x484F    LDR	R0, [PC, #316]
0x2A56	0xF7FFFA95  BL	_memcmp+0
0x2A5A	0x2800    CMP	R0, #0
0x2A5C	0xF0408082  BNE	L_vRF4463MainCommandProcessor303
; ucCounterLongArgument end address is: 24 (R6)
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 288 :: 		ucCounterCommand = 0;
; ucCounterCommand start address is: 12 (R3)
0x2A60	0x2300    MOVS	R3, #0
; ucCounterCommand end address is: 12 (R3)
;DriverRF4463PROMain.c, 290 :: 		while ( ucLongArgument[ ucCounterCommand ] != ucUSARTNull && ucCounterCommand < 32 ) {
L_vRF4463MainCommandProcessor304:
; ucCounterCommand start address is: 12 (R3)
0x2A62	0xF10D013A  ADD	R1, SP, #58
0x2A66	0x18C9    ADDS	R1, R1, R3
0x2A68	0x780A    LDRB	R2, [R1, #0]
0x2A6A	0x494B    LDR	R1, [PC, #300]
0x2A6C	0x7809    LDRB	R1, [R1, #0]
0x2A6E	0x428A    CMP	R2, R1
0x2A70	0xD00E    BEQ	L__vRF4463MainCommandProcessor504
0x2A72	0x2B20    CMP	R3, #32
0x2A74	0xD20C    BCS	L__vRF4463MainCommandProcessor503
L__vRF4463MainCommandProcessor480:
;DriverRF4463PROMain.c, 291 :: 		ucLongArgument[ ucCounterCommand ] = toupper( ucLongArgument[ ucCounterCommand ] );
0x2A76	0xF10D013A  ADD	R1, SP, #58
0x2A7A	0x18C9    ADDS	R1, R1, R3
0x2A7C	0x912F    STR	R1, [SP, #188]
0x2A7E	0x7809    LDRB	R1, [R1, #0]
0x2A80	0xB2C8    UXTB	R0, R1
0x2A82	0xF7FFFA43  BL	_toupper+0
0x2A86	0x992F    LDR	R1, [SP, #188]
0x2A88	0x7008    STRB	R0, [R1, #0]
;DriverRF4463PROMain.c, 292 :: 		ucCounterCommand++;
0x2A8A	0x1C5B    ADDS	R3, R3, #1
0x2A8C	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 293 :: 		}
; ucCounterCommand end address is: 12 (R3)
0x2A8E	0xE7E8    B	L_vRF4463MainCommandProcessor304
;DriverRF4463PROMain.c, 290 :: 		while ( ucLongArgument[ ucCounterCommand ] != ucUSARTNull && ucCounterCommand < 32 ) {
L__vRF4463MainCommandProcessor504:
L__vRF4463MainCommandProcessor503:
;DriverRF4463PROMain.c, 296 :: 		if ( memcmp( ARG_RADIO_MODE_STBY, ucLongArgument, sizeof( ARG_RADIO_MODE_STBY ) ) == 0x00 ) {
0x2A90	0xF10D013A  ADD	R1, SP, #58
0x2A94	0x2205    MOVS	R2, #5
0x2A96	0xB212    SXTH	R2, R2
0x2A98	0x4840    LDR	R0, [PC, #256]
0x2A9A	0xF7FFFA73  BL	_memcmp+0
0x2A9E	0xB950    CBNZ	R0, L_vRF4463MainCommandProcessor308
;DriverRF4463PROMain.c, 297 :: 		ucRF4463Mode = rf_off;
0x2AA0	0x2204    MOVS	R2, #4
0x2AA2	0x493F    LDR	R1, [PC, #252]
0x2AA4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 298 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_STBY, strlen( ANS_COMMAND_MODE_STBY ) );
0x2AA6	0x483F    LDR	R0, [PC, #252]
0x2AA8	0xF7FDFE4C  BL	_strlen+0
0x2AAC	0xB201    SXTH	R1, R0
0x2AAE	0x483D    LDR	R0, [PC, #244]
0x2AB0	0xF7FFF9BE  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 299 :: 		}
0x2AB4	0xE054    B	L_vRF4463MainCommandProcessor309
L_vRF4463MainCommandProcessor308:
;DriverRF4463PROMain.c, 300 :: 		else if ( memcmp( ARG_RADIO_MODE_TX_CONT, ucLongArgument, sizeof( ARG_RADIO_MODE_TX_CONT ) ) == 0x00 ) {
0x2AB6	0xF10D013A  ADD	R1, SP, #58
0x2ABA	0x2208    MOVS	R2, #8
0x2ABC	0xB212    SXTH	R2, R2
0x2ABE	0x483A    LDR	R0, [PC, #232]
0x2AC0	0xF7FFFA60  BL	_memcmp+0
0x2AC4	0xB960    CBNZ	R0, L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 301 :: 		ucRF4463Mode = tx_test_mode;
0x2AC6	0x2202    MOVS	R2, #2
0x2AC8	0x4935    LDR	R1, [PC, #212]
0x2ACA	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 302 :: 		vRF4463MainApplyChanges();
0x2ACC	0xF7FFF912  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 303 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_TX_CONT, strlen( ANS_COMMAND_MODE_TX_CONT ) );
0x2AD0	0x4836    LDR	R0, [PC, #216]
0x2AD2	0xF7FDFE37  BL	_strlen+0
0x2AD6	0xB201    SXTH	R1, R0
0x2AD8	0x4834    LDR	R0, [PC, #208]
0x2ADA	0xF7FFF9A9  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 304 :: 		}
0x2ADE	0xE03F    B	L_vRF4463MainCommandProcessor311
L_vRF4463MainCommandProcessor310:
;DriverRF4463PROMain.c, 305 :: 		else if ( memcmp( ARG_RADIO_MODE_RX_CONT, ucLongArgument, sizeof( ARG_RADIO_MODE_RX_CONT ) ) == 0x00 ) {
0x2AE0	0xF10D013A  ADD	R1, SP, #58
0x2AE4	0x2208    MOVS	R2, #8
0x2AE6	0xB212    SXTH	R2, R2
0x2AE8	0x4831    LDR	R0, [PC, #196]
0x2AEA	0xF7FFFA4B  BL	_memcmp+0
0x2AEE	0xB950    CBNZ	R0, L_vRF4463MainCommandProcessor312
;DriverRF4463PROMain.c, 306 :: 		ucRF4463Mode = rx_test_mode;
0x2AF0	0x2203    MOVS	R2, #3
0x2AF2	0x492B    LDR	R1, [PC, #172]
0x2AF4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 307 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_RX_CONT, strlen( ANS_COMMAND_MODE_RX_CONT ) );
0x2AF6	0x482F    LDR	R0, [PC, #188]
0x2AF8	0xF7FDFE24  BL	_strlen+0
0x2AFC	0xB201    SXTH	R1, R0
0x2AFE	0x482D    LDR	R0, [PC, #180]
0x2B00	0xF7FFF996  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 308 :: 		}
0x2B04	0xE02C    B	L_vRF4463MainCommandProcessor313
L_vRF4463MainCommandProcessor312:
;DriverRF4463PROMain.c, 309 :: 		else if ( memcmp( ARG_RADIO_MODE_TX_MASTER, ucLongArgument, sizeof( ARG_RADIO_MODE_TX_MASTER ) ) == 0x00 ) {
0x2B06	0xF10D013A  ADD	R1, SP, #58
0x2B0A	0x220A    MOVS	R2, #10
0x2B0C	0xB212    SXTH	R2, R2
0x2B0E	0x482A    LDR	R0, [PC, #168]
0x2B10	0xF7FFFA38  BL	_memcmp+0
0x2B14	0xB950    CBNZ	R0, L_vRF4463MainCommandProcessor314
;DriverRF4463PROMain.c, 310 :: 		ucRF4463Mode = master_mode;
0x2B16	0x2200    MOVS	R2, #0
0x2B18	0x4921    LDR	R1, [PC, #132]
0x2B1A	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 311 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_TX_MASTER, strlen( ANS_COMMAND_MODE_TX_MASTER ) );
0x2B1C	0x4827    LDR	R0, [PC, #156]
0x2B1E	0xF7FDFE11  BL	_strlen+0
0x2B22	0xB201    SXTH	R1, R0
0x2B24	0x4825    LDR	R0, [PC, #148]
0x2B26	0xF7FFF983  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 312 :: 		}
0x2B2A	0xE019    B	L_vRF4463MainCommandProcessor315
L_vRF4463MainCommandProcessor314:
;DriverRF4463PROMain.c, 313 :: 		else if ( memcmp( ARG_RADIO_MODE_RX_SLAVE, ucLongArgument, sizeof( ARG_RADIO_MODE_RX_SLAVE ) ) == 0x00 ) {
0x2B2C	0xF10D013A  ADD	R1, SP, #58
0x2B30	0x2209    MOVS	R2, #9
0x2B32	0xB212    SXTH	R2, R2
0x2B34	0x4822    LDR	R0, [PC, #136]
0x2B36	0xF7FFFA25  BL	_memcmp+0
0x2B3A	0xB950    CBNZ	R0, L_vRF4463MainCommandProcessor316
;DriverRF4463PROMain.c, 314 :: 		ucRF4463Mode = slave_mode;
0x2B3C	0x2201    MOVS	R2, #1
0x2B3E	0x4918    LDR	R1, [PC, #96]
0x2B40	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 315 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_RX_SLAVE, strlen( ANS_COMMAND_MODE_RX_SLAVE ) );
0x2B42	0x4820    LDR	R0, [PC, #128]
0x2B44	0xF7FDFDFE  BL	_strlen+0
0x2B48	0xB201    SXTH	R1, R0
0x2B4A	0x481E    LDR	R0, [PC, #120]
0x2B4C	0xF7FFF970  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 316 :: 		}
0x2B50	0xE006    B	L_vRF4463MainCommandProcessor317
L_vRF4463MainCommandProcessor316:
;DriverRF4463PROMain.c, 318 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2B52	0x4809    LDR	R0, [PC, #36]
0x2B54	0xF7FDFDF6  BL	_strlen+0
0x2B58	0xB201    SXTH	R1, R0
0x2B5A	0x4807    LDR	R0, [PC, #28]
0x2B5C	0xF7FFF968  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 319 :: 		}
L_vRF4463MainCommandProcessor317:
L_vRF4463MainCommandProcessor315:
L_vRF4463MainCommandProcessor313:
L_vRF4463MainCommandProcessor311:
L_vRF4463MainCommandProcessor309:
;DriverRF4463PROMain.c, 320 :: 		}
0x2B60	0xF000BBAF  B	L_vRF4463MainCommandProcessor318
L_vRF4463MainCommandProcessor303:
;DriverRF4463PROMain.c, 325 :: 		else if ( memcmp( CMD_RADIO_PACKET_SEND, ucCommand, sizeof( CMD_RADIO_PACKET_SEND ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
; ucCounterLongArgument start address is: 24 (R6)
0x2B64	0xF10D011A  ADD	R1, SP, #26
0x2B68	0x220C    MOVS	R2, #12
0x2B6A	0xB212    SXTH	R2, R2
0x2B6C	0x4816    LDR	R0, [PC, #88]
0x2B6E	0xF7FFFA09  BL	_memcmp+0
0x2B72	0xE02B    B	#86
0x2B74	0x201A2000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x2B78	0x20422000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x2B7C	0x23382000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x2B80	0xA1200007  	#500000
0x2B84	0x20742000  	_CMD_RADIO_CHANNEL_SET+0
0x2B88	0x10012000  	_ucRF4463FreqChannel+0
0x2B8C	0x20802000  	_CMD_RADIO_BW_SET+0
0x2B90	0x20882000  	_ulRF4463Step+0
0x2B94	0x208C2000  	_CMD_RADIO_MODE_SET+0
0x2B98	0x00002000  	_ucUSARTNull+0
0x2B9C	0x20952000  	_ARG_RADIO_MODE_STBY+0
0x2BA0	0x233F2000  	_ucRF4463Mode+0
0x2BA4	0x209A2000  	_ANS_COMMAND_MODE_STBY+0
0x2BA8	0x20BC2000  	_ARG_RADIO_MODE_TX_CONT+0
0x2BAC	0x20C42000  	_ANS_COMMAND_MODE_TX_CONT+0
0x2BB0	0x20E62000  	_ARG_RADIO_MODE_RX_CONT+0
0x2BB4	0x20EE2000  	_ANS_COMMAND_MODE_RX_CONT+0
0x2BB8	0x21102000  	_ARG_RADIO_MODE_TX_MASTER+0
0x2BBC	0x211A2000  	_ANS_COMMAND_MODE_TX_MASTER+0
0x2BC0	0x213E2000  	_ARG_RADIO_MODE_RX_SLAVE+0
0x2BC4	0x21472000  	_ANS_COMMAND_MODE_RX_SLAVE+0
0x2BC8	0x216A2000  	_CMD_RADIO_PACKET_SEND+0
0x2BCC	0xBB40    CBNZ	R0, L_vRF4463MainCommandProcessor319
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 327 :: 		if ( ucRF4463Mode == rf_off ) {
0x2BCE	0x499F    LDR	R1, [PC, #636]
0x2BD0	0x7809    LDRB	R1, [R1, #0]
0x2BD2	0x2904    CMP	R1, #4
0x2BD4	0xD11B    BNE	L_vRF4463MainCommandProcessor320
;DriverRF4463PROMain.c, 328 :: 		vUSARTStartMEMtoMEMZero( ucRF4463TXdata, sizeof( ucRF4463TXdata ));
0x2BD6	0x2142    MOVS	R1, #66
0x2BD8	0x489D    LDR	R0, [PC, #628]
0x2BDA	0xF7FFF9A7  BL	_vUSARTStartMEMtoMEMZero+0
;DriverRF4463PROMain.c, 329 :: 		vRF4463MainSetTXString();
0x2BDE	0xF001FD59  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 330 :: 		ucLongArgument[ ucCounterLongArgument++ ] = ucRF4463ChecksumGenerator( ucLongArgument, ucCounterLongArgument );
0x2BE2	0xF10D023A  ADD	R2, SP, #58
0x2BE6	0x1991    ADDS	R1, R2, R6
0x2BE8	0x912F    STR	R1, [SP, #188]
0x2BEA	0xB2F1    UXTB	R1, R6
0x2BEC	0x4610    MOV	R0, R2
0x2BEE	0xF7FFFCDB  BL	_ucRF4463ChecksumGenerator+0
0x2BF2	0x992F    LDR	R1, [SP, #188]
0x2BF4	0x7008    STRB	R0, [R1, #0]
0x2BF6	0x1C72    ADDS	R2, R6, #1
0x2BF8	0xB2D2    UXTB	R2, R2
; ucCounterLongArgument end address is: 24 (R6)
;DriverRF4463PROMain.c, 331 :: 		vUSARTStartMEMtoMEM( ucLongArgument, ucRF4463TXdata + 4, ucCounterLongArgument );
0x2BFA	0xF10D013A  ADD	R1, SP, #58
0x2BFE	0x4608    MOV	R0, R1
0x2C00	0x4994    LDR	R1, [PC, #592]
0x2C02	0xF000FC17  BL	_vUSARTStartMEMtoMEM+0
;DriverRF4463PROMain.c, 333 :: 		ucRF4463SendMessage = 1;
0x2C06	0x2201    MOVS	R2, #1
0x2C08	0x4993    LDR	R1, [PC, #588]
0x2C0A	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 335 :: 		}
0x2C0C	0xE006    B	L_vRF4463MainCommandProcessor321
L_vRF4463MainCommandProcessor320:
;DriverRF4463PROMain.c, 337 :: 		vUSART1Start_TX( ANS_COMMAND_WRONG_MODE, strlen( ANS_COMMAND_WRONG_MODE ) );
0x2C0E	0x4893    LDR	R0, [PC, #588]
0x2C10	0xF7FDFD98  BL	_strlen+0
0x2C14	0xB201    SXTH	R1, R0
0x2C16	0x4891    LDR	R0, [PC, #580]
0x2C18	0xF7FFF90A  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 338 :: 		}
L_vRF4463MainCommandProcessor321:
;DriverRF4463PROMain.c, 339 :: 		}
0x2C1C	0xF000BB51  B	L_vRF4463MainCommandProcessor322
L_vRF4463MainCommandProcessor319:
;DriverRF4463PROMain.c, 344 :: 		else if ( memcmp( CMD_RADIO_GET_STATUS, ucCommand, sizeof( CMD_RADIO_GET_STATUS ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x2C20	0xF10D011A  ADD	R1, SP, #26
0x2C24	0x220B    MOVS	R2, #11
0x2C26	0xB212    SXTH	R2, R2
0x2C28	0x488D    LDR	R0, [PC, #564]
0x2C2A	0xF7FFF9AB  BL	_memcmp+0
0x2C2E	0x2800    CMP	R0, #0
0x2C30	0xF040816F  BNE	L_vRF4463MainCommandProcessor323
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 345 :: 		vUSART1Start_TX( ANS_STATUS_REPORT, strlen( ANS_STATUS_REPORT ) );
0x2C34	0x488B    LDR	R0, [PC, #556]
0x2C36	0xF7FDFD85  BL	_strlen+0
0x2C3A	0xB201    SXTH	R1, R0
0x2C3C	0x4889    LDR	R0, [PC, #548]
0x2C3E	0xF7FFF8F7  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 348 :: 		sprintf( ucTXT, "[ STATUS ] DECIMAL POWER: %d\r\n" , ucRF4463Power );
0x2C42	0x4989    LDR	R1, [PC, #548]
0x2C44	0x780B    LDRB	R3, [R1, #0]
0x2C46	0x4A89    LDR	R2, [PC, #548]
0x2C48	0xF10D017A  ADD	R1, SP, #122
0x2C4C	0xB408    PUSH	(R3)
0x2C4E	0xB404    PUSH	(R2)
0x2C50	0xB402    PUSH	(R1)
0x2C52	0xF7FFFA65  BL	_sprintf+0
0x2C56	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 349 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x2C58	0xF10D017A  ADD	R1, SP, #122
0x2C5C	0x4608    MOV	R0, R1
0x2C5E	0xF7FDFD71  BL	_strlen+0
0x2C62	0xF10D017A  ADD	R1, SP, #122
0x2C66	0x9101    STR	R1, [SP, #4]
0x2C68	0xB201    SXTH	R1, R0
0x2C6A	0x9801    LDR	R0, [SP, #4]
0x2C6C	0xF7FFF8E0  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 352 :: 		ulArgument = ( ( ucRF4463Freq3 * 100 ) + ( ucRF4463Freq2 * 10 ) + ucRF4463Freq1 ) * 1000UL;
0x2C70	0x497F    LDR	R1, [PC, #508]
0x2C72	0x780A    LDRB	R2, [R1, #0]
0x2C74	0x2164    MOVS	R1, #100
0x2C76	0xB209    SXTH	R1, R1
0x2C78	0xFB02F301  MUL	R3, R2, R1
0x2C7C	0xB21B    SXTH	R3, R3
0x2C7E	0x497D    LDR	R1, [PC, #500]
0x2C80	0x780A    LDRB	R2, [R1, #0]
0x2C82	0x210A    MOVS	R1, #10
0x2C84	0xB209    SXTH	R1, R1
0x2C86	0x4351    MULS	R1, R2, R1
0x2C88	0xB209    SXTH	R1, R1
0x2C8A	0x185A    ADDS	R2, R3, R1
0x2C8C	0xB212    SXTH	R2, R2
0x2C8E	0x497A    LDR	R1, [PC, #488]
0x2C90	0x7809    LDRB	R1, [R1, #0]
0x2C92	0x1852    ADDS	R2, R2, R1
0x2C94	0xB212    SXTH	R2, R2
0x2C96	0xF44F717A  MOV	R1, #1000
0x2C9A	0x434A    MULS	R2, R1, R2
0x2C9C	0x4977    LDR	R1, [PC, #476]
0x2C9E	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 353 :: 		sprintf( ucTXT, "[ STATUS ] BAND: %lu KHz\r\n" , ulArgument );
0x2CA0	0x4613    MOV	R3, R2
0x2CA2	0x4A77    LDR	R2, [PC, #476]
0x2CA4	0xF10D017A  ADD	R1, SP, #122
0x2CA8	0xB408    PUSH	(R3)
0x2CAA	0xB404    PUSH	(R2)
0x2CAC	0xB402    PUSH	(R1)
0x2CAE	0xF7FFFA37  BL	_sprintf+0
0x2CB2	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 354 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x2CB4	0xF10D017A  ADD	R1, SP, #122
0x2CB8	0x4608    MOV	R0, R1
0x2CBA	0xF7FDFD43  BL	_strlen+0
0x2CBE	0xF10D017A  ADD	R1, SP, #122
0x2CC2	0x9101    STR	R1, [SP, #4]
0x2CC4	0xB201    SXTH	R1, R0
0x2CC6	0x9801    LDR	R0, [SP, #4]
0x2CC8	0xF7FFF8B2  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 357 :: 		switch ( ucRF4463Rate ) {
0x2CCC	0xE035    B	L_vRF4463MainCommandProcessor324
;DriverRF4463PROMain.c, 358 :: 		case dr_1p2    : ulArgument = 1200;
L_vRF4463MainCommandProcessor326:
0x2CCE	0xF24042B0  MOVW	R2, #1200
0x2CD2	0x496A    LDR	R1, [PC, #424]
0x2CD4	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 359 :: 		break;
0x2CD6	0xE05C    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 360 :: 		case dr_2p4    : ulArgument = 2400;
L_vRF4463MainCommandProcessor327:
0x2CD8	0xF6401260  MOVW	R2, #2400
0x2CDC	0x4967    LDR	R1, [PC, #412]
0x2CDE	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 361 :: 		break;
0x2CE0	0xE057    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 362 :: 		case dr_4p8    : ulArgument = 4800;
L_vRF4463MainCommandProcessor328:
0x2CE2	0xF24122C0  MOVW	R2, #4800
0x2CE6	0x4965    LDR	R1, [PC, #404]
0x2CE8	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 363 :: 		break;
0x2CEA	0xE052    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 364 :: 		case dr_9p6    : ulArgument = 9600;
L_vRF4463MainCommandProcessor329:
0x2CEC	0xF2425280  MOVW	R2, #9600
0x2CF0	0x4962    LDR	R1, [PC, #392]
0x2CF2	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 365 :: 		break;
0x2CF4	0xE04D    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 366 :: 		case dr_19p2   : ulArgument = 19200;
L_vRF4463MainCommandProcessor330:
0x2CF6	0xF6443200  MOVW	R2, #19200
0x2CFA	0x4960    LDR	R1, [PC, #384]
0x2CFC	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 367 :: 		break;
0x2CFE	0xE048    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 368 :: 		case dr_38p4   : ulArgument = 38400;
L_vRF4463MainCommandProcessor331:
0x2D00	0xF2496200  MOVW	R2, #38400
0x2D04	0x495D    LDR	R1, [PC, #372]
0x2D06	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 369 :: 		break;
0x2D08	0xE043    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 370 :: 		case dr_76p8   : ulArgument = 76800;
L_vRF4463MainCommandProcessor332:
0x2D0A	0xF44F3296  MOV	R2, #76800
0x2D0E	0x495B    LDR	R1, [PC, #364]
0x2D10	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 371 :: 		break;
0x2D12	0xE03E    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 372 :: 		case dr_115p2  : ulArgument = 115200;
L_vRF4463MainCommandProcessor333:
0x2D14	0xF44F32E1  MOV	R2, #115200
0x2D18	0x4958    LDR	R1, [PC, #352]
0x2D1A	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 373 :: 		break;
0x2D1C	0xE039    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 374 :: 		case dr_256k   : ulArgument = 256000;
L_vRF4463MainCommandProcessor334:
0x2D1E	0xF44F327A  MOV	R2, #256000
0x2D22	0x4956    LDR	R1, [PC, #344]
0x2D24	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 375 :: 		break;
0x2D26	0xE034    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 376 :: 		case dr_500k   : ulArgument = 500000;
L_vRF4463MainCommandProcessor335:
0x2D28	0x4A56    LDR	R2, [PC, #344]
0x2D2A	0x4954    LDR	R1, [PC, #336]
0x2D2C	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 377 :: 		break;
0x2D2E	0xE030    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 378 :: 		case dr_500    : ulArgument = 500;
L_vRF4463MainCommandProcessor336:
0x2D30	0xF24012F4  MOVW	R2, #500
0x2D34	0x4951    LDR	R1, [PC, #324]
0x2D36	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 379 :: 		break;
0x2D38	0xE02B    B	L_vRF4463MainCommandProcessor325
;DriverRF4463PROMain.c, 380 :: 		}
L_vRF4463MainCommandProcessor324:
0x2D3A	0x4953    LDR	R1, [PC, #332]
0x2D3C	0x7809    LDRB	R1, [R1, #0]
0x2D3E	0x2900    CMP	R1, #0
0x2D40	0xD0C5    BEQ	L_vRF4463MainCommandProcessor326
0x2D42	0x4951    LDR	R1, [PC, #324]
0x2D44	0x7809    LDRB	R1, [R1, #0]
0x2D46	0x2901    CMP	R1, #1
0x2D48	0xD0C6    BEQ	L_vRF4463MainCommandProcessor327
0x2D4A	0x494F    LDR	R1, [PC, #316]
0x2D4C	0x7809    LDRB	R1, [R1, #0]
0x2D4E	0x2902    CMP	R1, #2
0x2D50	0xD0C7    BEQ	L_vRF4463MainCommandProcessor328
0x2D52	0x494D    LDR	R1, [PC, #308]
0x2D54	0x7809    LDRB	R1, [R1, #0]
0x2D56	0x2903    CMP	R1, #3
0x2D58	0xD0C8    BEQ	L_vRF4463MainCommandProcessor329
0x2D5A	0x494B    LDR	R1, [PC, #300]
0x2D5C	0x7809    LDRB	R1, [R1, #0]
0x2D5E	0x2904    CMP	R1, #4
0x2D60	0xD0C9    BEQ	L_vRF4463MainCommandProcessor330
0x2D62	0x4949    LDR	R1, [PC, #292]
0x2D64	0x7809    LDRB	R1, [R1, #0]
0x2D66	0x2905    CMP	R1, #5
0x2D68	0xD0CA    BEQ	L_vRF4463MainCommandProcessor331
0x2D6A	0x4947    LDR	R1, [PC, #284]
0x2D6C	0x7809    LDRB	R1, [R1, #0]
0x2D6E	0x2906    CMP	R1, #6
0x2D70	0xD0CB    BEQ	L_vRF4463MainCommandProcessor332
0x2D72	0x4945    LDR	R1, [PC, #276]
0x2D74	0x7809    LDRB	R1, [R1, #0]
0x2D76	0x2907    CMP	R1, #7
0x2D78	0xD0CC    BEQ	L_vRF4463MainCommandProcessor333
0x2D7A	0x4943    LDR	R1, [PC, #268]
0x2D7C	0x7809    LDRB	R1, [R1, #0]
0x2D7E	0x2908    CMP	R1, #8
0x2D80	0xD0CD    BEQ	L_vRF4463MainCommandProcessor334
0x2D82	0x4941    LDR	R1, [PC, #260]
0x2D84	0x7809    LDRB	R1, [R1, #0]
0x2D86	0x2909    CMP	R1, #9
0x2D88	0xD0CE    BEQ	L_vRF4463MainCommandProcessor335
0x2D8A	0x493F    LDR	R1, [PC, #252]
0x2D8C	0x7809    LDRB	R1, [R1, #0]
0x2D8E	0x290A    CMP	R1, #10
0x2D90	0xD0CE    BEQ	L_vRF4463MainCommandProcessor336
L_vRF4463MainCommandProcessor325:
;DriverRF4463PROMain.c, 381 :: 		sprintf( ucTXT, "[ STATUS ] DATA RATE: %lu\r\n" , ulArgument );
0x2D92	0x493A    LDR	R1, [PC, #232]
0x2D94	0x680B    LDR	R3, [R1, #0]
0x2D96	0x4A3D    LDR	R2, [PC, #244]
0x2D98	0xF10D017A  ADD	R1, SP, #122
0x2D9C	0xB408    PUSH	(R3)
0x2D9E	0xB404    PUSH	(R2)
0x2DA0	0xB402    PUSH	(R1)
0x2DA2	0xF7FFF9BD  BL	_sprintf+0
0x2DA6	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 382 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x2DA8	0xF10D017A  ADD	R1, SP, #122
0x2DAC	0x4608    MOV	R0, R1
0x2DAE	0xF7FDFCC9  BL	_strlen+0
0x2DB2	0xF10D017A  ADD	R1, SP, #122
0x2DB6	0x9101    STR	R1, [SP, #4]
0x2DB8	0xB201    SXTH	R1, R0
0x2DBA	0x9801    LDR	R0, [SP, #4]
0x2DBC	0xF7FFF838  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 385 :: 		sprintf( ucTXT, "[ STATUS ] CHANNEL: %d\r\n" , ucRF4463FreqChannel );
0x2DC0	0x4933    LDR	R1, [PC, #204]
0x2DC2	0x780B    LDRB	R3, [R1, #0]
0x2DC4	0x4A33    LDR	R2, [PC, #204]
0x2DC6	0xF10D017A  ADD	R1, SP, #122
0x2DCA	0xB408    PUSH	(R3)
0x2DCC	0xB404    PUSH	(R2)
0x2DCE	0xB402    PUSH	(R1)
0x2DD0	0xF7FFF9A6  BL	_sprintf+0
0x2DD4	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 386 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x2DD6	0xF10D017A  ADD	R1, SP, #122
0x2DDA	0x4608    MOV	R0, R1
0x2DDC	0xF7FDFCB2  BL	_strlen+0
0x2DE0	0xF10D017A  ADD	R1, SP, #122
0x2DE4	0x9101    STR	R1, [SP, #4]
0x2DE6	0xB201    SXTH	R1, R0
0x2DE8	0x9801    LDR	R0, [SP, #4]
0x2DEA	0xF7FFF821  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 389 :: 		sprintf( ucTXT, "[ STATUS ] BW: %lu KHz\r\n" , ulRF4463Step );
0x2DEE	0x492A    LDR	R1, [PC, #168]
0x2DF0	0x680B    LDR	R3, [R1, #0]
0x2DF2	0x4A2A    LDR	R2, [PC, #168]
0x2DF4	0xF10D017A  ADD	R1, SP, #122
0x2DF8	0xB408    PUSH	(R3)
0x2DFA	0xB404    PUSH	(R2)
0x2DFC	0xB402    PUSH	(R1)
0x2DFE	0xF7FFF98F  BL	_sprintf+0
0x2E02	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 390 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x2E04	0xF10D017A  ADD	R1, SP, #122
0x2E08	0x4608    MOV	R0, R1
0x2E0A	0xF7FDFC9B  BL	_strlen+0
0x2E0E	0xF10D017A  ADD	R1, SP, #122
0x2E12	0x9101    STR	R1, [SP, #4]
0x2E14	0xB201    SXTH	R1, R0
0x2E16	0x9801    LDR	R0, [SP, #4]
0x2E18	0xF7FFF80A  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 394 :: 		vUSART1Start_TX( "[ STATUS ] MODE: ", 17 );
0x2E1C	0xF10D0B08  ADD	R11, SP, #8
0x2E20	0xF10B0A12  ADD	R10, R11, #18
0x2E24	0xF8DFC078  LDR	R12, [PC, #120]
0x2E28	0xF001FBB0  BL	___CC2DW+0
0x2E2C	0xA902    ADD	R1, SP, #8
0x2E2E	0x4608    MOV	R0, R1
0x2E30	0x2111    MOVS	R1, #17
0x2E32	0xF7FEFFFD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 396 :: 		switch ( ucRF4463Mode ) {
0x2E36	0xE057    B	L_vRF4463MainCommandProcessor337
;DriverRF4463PROMain.c, 397 :: 		case rf_off        : vUSART1Start_TX( ANS_COMMAND_MODE_STBY, strlen( ANS_COMMAND_MODE_STBY ) );
L_vRF4463MainCommandProcessor339:
0x2E38	0x481A    LDR	R0, [PC, #104]
0x2E3A	0xF7FDFC83  BL	_strlen+0
0x2E3E	0xB201    SXTH	R1, R0
0x2E40	0x4818    LDR	R0, [PC, #96]
0x2E42	0xF7FEFFF5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 398 :: 		break;
0x2E46	0xE063    B	L_vRF4463MainCommandProcessor338
0x2E48	0xF000B82E  B	#92
0x2E4C	0x233F2000  	_ucRF4463Mode+0
0x2E50	0x21762000  	_ucRF4463TXdata+0
0x2E54	0x217A2000  	_ucRF4463TXdata+4
0x2E58	0x10022000  	_ucRF4463SendMessage+0
0x2E5C	0x21B82000  	_ANS_COMMAND_WRONG_MODE+0
0x2E60	0x21D12000  	_CMD_RADIO_GET_STATUS+0
0x2E64	0x21DC2000  	_ANS_STATUS_REPORT+0
0x2E68	0x23362000  	_ucRF4463Power+0
0x2E6C	0x7F7C0000  	?lstr_3_DriverRF4463PROMain+0
0x2E70	0x23372000  	_ucRF4463Freq3+0
0x2E74	0x233C2000  	_ucRF4463Freq2+0
0x2E78	0x233D2000  	_ucRF4463Freq1+0
0x2E7C	0x23382000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x2E80	0x7FB70000  	?lstr_4_DriverRF4463PROMain+0
0x2E84	0xA1200007  	#500000
0x2E88	0x233E2000  	_ucRF4463Rate+0
0x2E8C	0x7F9B0000  	?lstr_5_DriverRF4463PROMain+0
0x2E90	0x10012000  	_ucRF4463FreqChannel+0
0x2E94	0x7FEB0000  	?lstr_6_DriverRF4463PROMain+0
0x2E98	0x20882000  	_ulRF4463Step+0
0x2E9C	0x7FD20000  	?lstr_7_DriverRF4463PROMain+0
0x2EA0	0x75020000  	?ICS?lstr8_DriverRF4463PROMain+0
0x2EA4	0x209A2000  	_ANS_COMMAND_MODE_STBY+0
;DriverRF4463PROMain.c, 399 :: 		case tx_test_mode  : vUSART1Start_TX( ANS_COMMAND_MODE_TX_CONT, strlen( ANS_COMMAND_MODE_TX_CONT ) );
L_vRF4463MainCommandProcessor340:
0x2EA8	0x489A    LDR	R0, [PC, #616]
0x2EAA	0xF7FDFC4B  BL	_strlen+0
0x2EAE	0xB201    SXTH	R1, R0
0x2EB0	0x4898    LDR	R0, [PC, #608]
0x2EB2	0xF7FEFFBD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 400 :: 		break;
0x2EB6	0xE02B    B	L_vRF4463MainCommandProcessor338
;DriverRF4463PROMain.c, 401 :: 		case rx_test_mode  : vUSART1Start_TX( ANS_COMMAND_MODE_RX_CONT, strlen( ANS_COMMAND_MODE_RX_CONT ) );
L_vRF4463MainCommandProcessor341:
0x2EB8	0x4897    LDR	R0, [PC, #604]
0x2EBA	0xF7FDFC43  BL	_strlen+0
0x2EBE	0xB201    SXTH	R1, R0
0x2EC0	0x4895    LDR	R0, [PC, #596]
0x2EC2	0xF7FEFFB5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 402 :: 		break;
0x2EC6	0xE023    B	L_vRF4463MainCommandProcessor338
;DriverRF4463PROMain.c, 403 :: 		case master_mode   : vUSART1Start_TX( ANS_COMMAND_MODE_TX_MASTER, strlen( ANS_COMMAND_MODE_TX_MASTER ) );
L_vRF4463MainCommandProcessor342:
0x2EC8	0x4894    LDR	R0, [PC, #592]
0x2ECA	0xF7FDFC3B  BL	_strlen+0
0x2ECE	0xB201    SXTH	R1, R0
0x2ED0	0x4892    LDR	R0, [PC, #584]
0x2ED2	0xF7FEFFAD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 404 :: 		break;
0x2ED6	0xE01B    B	L_vRF4463MainCommandProcessor338
;DriverRF4463PROMain.c, 405 :: 		case slave_mode    : vUSART1Start_TX( ANS_COMMAND_MODE_RX_SLAVE, strlen( ANS_COMMAND_MODE_RX_SLAVE ) );
L_vRF4463MainCommandProcessor343:
0x2ED8	0x4891    LDR	R0, [PC, #580]
0x2EDA	0xF7FDFC33  BL	_strlen+0
0x2EDE	0xB201    SXTH	R1, R0
0x2EE0	0x488F    LDR	R0, [PC, #572]
0x2EE2	0xF7FEFFA5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 406 :: 		break;
0x2EE6	0xE013    B	L_vRF4463MainCommandProcessor338
;DriverRF4463PROMain.c, 407 :: 		}
L_vRF4463MainCommandProcessor337:
0x2EE8	0x498E    LDR	R1, [PC, #568]
0x2EEA	0x7809    LDRB	R1, [R1, #0]
0x2EEC	0x2904    CMP	R1, #4
0x2EEE	0xD0A3    BEQ	L_vRF4463MainCommandProcessor339
0x2EF0	0x498C    LDR	R1, [PC, #560]
0x2EF2	0x7809    LDRB	R1, [R1, #0]
0x2EF4	0x2902    CMP	R1, #2
0x2EF6	0xD0D7    BEQ	L_vRF4463MainCommandProcessor340
0x2EF8	0x498A    LDR	R1, [PC, #552]
0x2EFA	0x7809    LDRB	R1, [R1, #0]
0x2EFC	0x2903    CMP	R1, #3
0x2EFE	0xD0DB    BEQ	L_vRF4463MainCommandProcessor341
0x2F00	0x4988    LDR	R1, [PC, #544]
0x2F02	0x7809    LDRB	R1, [R1, #0]
0x2F04	0x2900    CMP	R1, #0
0x2F06	0xD0DF    BEQ	L_vRF4463MainCommandProcessor342
0x2F08	0x4986    LDR	R1, [PC, #536]
0x2F0A	0x7809    LDRB	R1, [R1, #0]
0x2F0C	0x2901    CMP	R1, #1
0x2F0E	0xD0E3    BEQ	L_vRF4463MainCommandProcessor343
L_vRF4463MainCommandProcessor338:
;DriverRF4463PROMain.c, 408 :: 		}
0x2F10	0xE1D7    B	L_vRF4463MainCommandProcessor344
L_vRF4463MainCommandProcessor323:
;DriverRF4463PROMain.c, 412 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_1_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_1_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x2F12	0xF10D011A  ADD	R1, SP, #26
0x2F16	0x220C    MOVS	R2, #12
0x2F18	0xB212    SXTH	R2, R2
0x2F1A	0x4883    LDR	R0, [PC, #524]
0x2F1C	0xF7FFF832  BL	_memcmp+0
0x2F20	0x2800    CMP	R0, #0
0x2F22	0xD129    BNE	L_vRF4463MainCommandProcessor345
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 413 :: 		ulArgument = StrToLong( ucLongArgument );
0x2F24	0xF10D013A  ADD	R1, SP, #58
0x2F28	0x4608    MOV	R0, R1
0x2F2A	0xF7FFFAC1  BL	_StrToLong+0
0x2F2E	0x497F    LDR	R1, [PC, #508]
0x2F30	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 414 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x2F32	0x2800    CMP	R0, #0
0x2F34	0xD318    BCC	L__vRF4463MainCommandProcessor506
0x2F36	0x497D    LDR	R1, [PC, #500]
0x2F38	0x6809    LDR	R1, [R1, #0]
0x2F3A	0xF1B10FFF  CMP	R1, #255
0x2F3E	0xD813    BHI	L__vRF4463MainCommandProcessor505
L__vRF4463MainCommandProcessor479:
;DriverRF4463PROMain.c, 415 :: 		ucRF4463ByteMatch1 = ulArgument;
0x2F40	0x497A    LDR	R1, [PC, #488]
0x2F42	0x680A    LDR	R2, [R1, #0]
0x2F44	0x497A    LDR	R1, [PC, #488]
0x2F46	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 416 :: 		ucRF4463MatchEnabled = 1;
0x2F48	0x2201    MOVS	R2, #1
0x2F4A	0x497A    LDR	R1, [PC, #488]
0x2F4C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 417 :: 		ucRF4463MatchEnableReg = 0x40;
0x2F4E	0x2240    MOVS	R2, #64
0x2F50	0x4979    LDR	R1, [PC, #484]
0x2F52	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 418 :: 		vRF4463MainApplyChanges();
0x2F54	0xF7FEFECE  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 419 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2F58	0x4878    LDR	R0, [PC, #480]
0x2F5A	0xF7FDFBF3  BL	_strlen+0
0x2F5E	0xB201    SXTH	R1, R0
0x2F60	0x4876    LDR	R0, [PC, #472]
0x2F62	0xF7FEFF65  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 420 :: 		}
0x2F66	0xE006    B	L_vRF4463MainCommandProcessor349
;DriverRF4463PROMain.c, 414 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor506:
L__vRF4463MainCommandProcessor505:
;DriverRF4463PROMain.c, 422 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2F68	0x4875    LDR	R0, [PC, #468]
0x2F6A	0xF7FDFBEB  BL	_strlen+0
0x2F6E	0xB201    SXTH	R1, R0
0x2F70	0x4873    LDR	R0, [PC, #460]
0x2F72	0xF7FEFF5D  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 423 :: 		}
L_vRF4463MainCommandProcessor349:
;DriverRF4463PROMain.c, 424 :: 		}
0x2F76	0xE1A4    B	L_vRF4463MainCommandProcessor350
L_vRF4463MainCommandProcessor345:
;DriverRF4463PROMain.c, 428 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_2_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_2_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x2F78	0xF10D011A  ADD	R1, SP, #26
0x2F7C	0x220C    MOVS	R2, #12
0x2F7E	0xB212    SXTH	R2, R2
0x2F80	0x4870    LDR	R0, [PC, #448]
0x2F82	0xF7FEFFFF  BL	_memcmp+0
0x2F86	0x2800    CMP	R0, #0
0x2F88	0xD129    BNE	L_vRF4463MainCommandProcessor351
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 429 :: 		ulArgument = StrToLong( ucLongArgument );
0x2F8A	0xF10D013A  ADD	R1, SP, #58
0x2F8E	0x4608    MOV	R0, R1
0x2F90	0xF7FFFA8E  BL	_StrToLong+0
0x2F94	0x4965    LDR	R1, [PC, #404]
0x2F96	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 430 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x2F98	0x2800    CMP	R0, #0
0x2F9A	0xD318    BCC	L__vRF4463MainCommandProcessor508
0x2F9C	0x4963    LDR	R1, [PC, #396]
0x2F9E	0x6809    LDR	R1, [R1, #0]
0x2FA0	0xF1B10FFF  CMP	R1, #255
0x2FA4	0xD813    BHI	L__vRF4463MainCommandProcessor507
L__vRF4463MainCommandProcessor478:
;DriverRF4463PROMain.c, 431 :: 		ucRF4463ByteMatch2 = ulArgument;
0x2FA6	0x4961    LDR	R1, [PC, #388]
0x2FA8	0x680A    LDR	R2, [R1, #0]
0x2FAA	0x4967    LDR	R1, [PC, #412]
0x2FAC	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 432 :: 		ucRF4463MatchEnabled = 1;
0x2FAE	0x2201    MOVS	R2, #1
0x2FB0	0x4960    LDR	R1, [PC, #384]
0x2FB2	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 433 :: 		ucRF4463MatchEnableReg = 0x40;
0x2FB4	0x2240    MOVS	R2, #64
0x2FB6	0x4960    LDR	R1, [PC, #384]
0x2FB8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 434 :: 		vRF4463MainApplyChanges();
0x2FBA	0xF7FEFE9B  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 435 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2FBE	0x485F    LDR	R0, [PC, #380]
0x2FC0	0xF7FDFBC0  BL	_strlen+0
0x2FC4	0xB201    SXTH	R1, R0
0x2FC6	0x485D    LDR	R0, [PC, #372]
0x2FC8	0xF7FEFF32  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 436 :: 		}
0x2FCC	0xE006    B	L_vRF4463MainCommandProcessor355
;DriverRF4463PROMain.c, 430 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor508:
L__vRF4463MainCommandProcessor507:
;DriverRF4463PROMain.c, 438 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2FCE	0x485C    LDR	R0, [PC, #368]
0x2FD0	0xF7FDFBB8  BL	_strlen+0
0x2FD4	0xB201    SXTH	R1, R0
0x2FD6	0x485A    LDR	R0, [PC, #360]
0x2FD8	0xF7FEFF2A  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 439 :: 		}
L_vRF4463MainCommandProcessor355:
;DriverRF4463PROMain.c, 440 :: 		}
0x2FDC	0xE171    B	L_vRF4463MainCommandProcessor356
L_vRF4463MainCommandProcessor351:
;DriverRF4463PROMain.c, 444 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_3_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_3_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x2FDE	0xF10D011A  ADD	R1, SP, #26
0x2FE2	0x220C    MOVS	R2, #12
0x2FE4	0xB212    SXTH	R2, R2
0x2FE6	0x4859    LDR	R0, [PC, #356]
0x2FE8	0xF7FEFFCC  BL	_memcmp+0
0x2FEC	0x2800    CMP	R0, #0
0x2FEE	0xD129    BNE	L_vRF4463MainCommandProcessor357
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 445 :: 		ulArgument = StrToLong( ucLongArgument );
0x2FF0	0xF10D013A  ADD	R1, SP, #58
0x2FF4	0x4608    MOV	R0, R1
0x2FF6	0xF7FFFA5B  BL	_StrToLong+0
0x2FFA	0x494C    LDR	R1, [PC, #304]
0x2FFC	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 446 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x2FFE	0x2800    CMP	R0, #0
0x3000	0xD318    BCC	L__vRF4463MainCommandProcessor510
0x3002	0x494A    LDR	R1, [PC, #296]
0x3004	0x6809    LDR	R1, [R1, #0]
0x3006	0xF1B10FFF  CMP	R1, #255
0x300A	0xD813    BHI	L__vRF4463MainCommandProcessor509
L__vRF4463MainCommandProcessor477:
;DriverRF4463PROMain.c, 447 :: 		ucRF4463ByteMatch3 = ulArgument;
0x300C	0x4947    LDR	R1, [PC, #284]
0x300E	0x680A    LDR	R2, [R1, #0]
0x3010	0x494F    LDR	R1, [PC, #316]
0x3012	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 448 :: 		ucRF4463MatchEnabled = 1;
0x3014	0x2201    MOVS	R2, #1
0x3016	0x4947    LDR	R1, [PC, #284]
0x3018	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 449 :: 		ucRF4463MatchEnableReg = 0x40;
0x301A	0x2240    MOVS	R2, #64
0x301C	0x4946    LDR	R1, [PC, #280]
0x301E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 450 :: 		vRF4463MainApplyChanges();
0x3020	0xF7FEFE68  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 451 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3024	0x4845    LDR	R0, [PC, #276]
0x3026	0xF7FDFB8D  BL	_strlen+0
0x302A	0xB201    SXTH	R1, R0
0x302C	0x4843    LDR	R0, [PC, #268]
0x302E	0xF7FEFEFF  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 452 :: 		}
0x3032	0xE006    B	L_vRF4463MainCommandProcessor361
;DriverRF4463PROMain.c, 446 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor510:
L__vRF4463MainCommandProcessor509:
;DriverRF4463PROMain.c, 454 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x3034	0x4842    LDR	R0, [PC, #264]
0x3036	0xF7FDFB85  BL	_strlen+0
0x303A	0xB201    SXTH	R1, R0
0x303C	0x4840    LDR	R0, [PC, #256]
0x303E	0xF7FEFEF7  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 455 :: 		}
L_vRF4463MainCommandProcessor361:
;DriverRF4463PROMain.c, 456 :: 		}
0x3042	0xE13E    B	L_vRF4463MainCommandProcessor362
L_vRF4463MainCommandProcessor357:
;DriverRF4463PROMain.c, 460 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_4_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_4_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x3044	0xF10D011A  ADD	R1, SP, #26
0x3048	0x220C    MOVS	R2, #12
0x304A	0xB212    SXTH	R2, R2
0x304C	0x4841    LDR	R0, [PC, #260]
0x304E	0xF7FEFF99  BL	_memcmp+0
0x3052	0x2800    CMP	R0, #0
0x3054	0xD129    BNE	L_vRF4463MainCommandProcessor363
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 461 :: 		ulArgument = StrToLong( ucLongArgument );
0x3056	0xF10D013A  ADD	R1, SP, #58
0x305A	0x4608    MOV	R0, R1
0x305C	0xF7FFFA28  BL	_StrToLong+0
0x3060	0x4932    LDR	R1, [PC, #200]
0x3062	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 462 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x3064	0x2800    CMP	R0, #0
0x3066	0xD318    BCC	L__vRF4463MainCommandProcessor512
0x3068	0x4930    LDR	R1, [PC, #192]
0x306A	0x6809    LDR	R1, [R1, #0]
0x306C	0xF1B10FFF  CMP	R1, #255
0x3070	0xD813    BHI	L__vRF4463MainCommandProcessor511
L__vRF4463MainCommandProcessor476:
;DriverRF4463PROMain.c, 463 :: 		ucRF4463ByteMatch4 = ulArgument;
0x3072	0x492E    LDR	R1, [PC, #184]
0x3074	0x680A    LDR	R2, [R1, #0]
0x3076	0x4938    LDR	R1, [PC, #224]
0x3078	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 464 :: 		ucRF4463MatchEnabled = 1;
0x307A	0x2201    MOVS	R2, #1
0x307C	0x492D    LDR	R1, [PC, #180]
0x307E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 465 :: 		ucRF4463MatchEnableReg = 0x40;
0x3080	0x2240    MOVS	R2, #64
0x3082	0x492D    LDR	R1, [PC, #180]
0x3084	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 466 :: 		vRF4463MainApplyChanges();
0x3086	0xF7FEFE35  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 467 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x308A	0x482C    LDR	R0, [PC, #176]
0x308C	0xF7FDFB5A  BL	_strlen+0
0x3090	0xB201    SXTH	R1, R0
0x3092	0x482A    LDR	R0, [PC, #168]
0x3094	0xF7FEFECC  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 468 :: 		}
0x3098	0xE006    B	L_vRF4463MainCommandProcessor367
;DriverRF4463PROMain.c, 462 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor512:
L__vRF4463MainCommandProcessor511:
;DriverRF4463PROMain.c, 470 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x309A	0x4829    LDR	R0, [PC, #164]
0x309C	0xF7FDFB52  BL	_strlen+0
0x30A0	0xB201    SXTH	R1, R0
0x30A2	0x4827    LDR	R0, [PC, #156]
0x30A4	0xF7FEFEC4  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 471 :: 		}
L_vRF4463MainCommandProcessor367:
;DriverRF4463PROMain.c, 472 :: 		}
0x30A8	0xE10B    B	L_vRF4463MainCommandProcessor368
L_vRF4463MainCommandProcessor363:
;DriverRF4463PROMain.c, 476 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_1_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_1_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x30AA	0xF10D011A  ADD	R1, SP, #26
0x30AE	0x220B    MOVS	R2, #11
0x30B0	0xB212    SXTH	R2, R2
0x30B2	0x482A    LDR	R0, [PC, #168]
0x30B4	0xF7FEFF66  BL	_memcmp+0
0x30B8	0x2800    CMP	R0, #0
0x30BA	0xD126    BNE	L_vRF4463MainCommandProcessor369
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 477 :: 		ulArgument = StrToLong( ucLongArgument );
0x30BC	0xF10D013A  ADD	R1, SP, #58
0x30C0	0x4608    MOV	R0, R1
0x30C2	0xF7FFF9F5  BL	_StrToLong+0
0x30C6	0x4919    LDR	R1, [PC, #100]
0x30C8	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 478 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x30CA	0x2800    CMP	R0, #0
0x30CC	0xD315    BCC	L__vRF4463MainCommandProcessor514
0x30CE	0x4917    LDR	R1, [PC, #92]
0x30D0	0x6809    LDR	R1, [R1, #0]
0x30D2	0xF1B10FFF  CMP	R1, #255
0x30D6	0xD810    BHI	L__vRF4463MainCommandProcessor513
L__vRF4463MainCommandProcessor475:
;DriverRF4463PROMain.c, 479 :: 		ucRF4463ByteMask1 = ulArgument;
0x30D8	0x4914    LDR	R1, [PC, #80]
0x30DA	0x680A    LDR	R2, [R1, #0]
0x30DC	0x4920    LDR	R1, [PC, #128]
0x30DE	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 480 :: 		ucRF4463MatchEnabled = 1;
0x30E0	0x2201    MOVS	R2, #1
0x30E2	0x4914    LDR	R1, [PC, #80]
0x30E4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 481 :: 		vRF4463MainApplyChanges();
0x30E6	0xF7FEFE05  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 482 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x30EA	0x4814    LDR	R0, [PC, #80]
0x30EC	0xF7FDFB2A  BL	_strlen+0
0x30F0	0xB201    SXTH	R1, R0
0x30F2	0x4812    LDR	R0, [PC, #72]
0x30F4	0xF7FEFE9C  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 483 :: 		}
0x30F8	0xE006    B	L_vRF4463MainCommandProcessor373
;DriverRF4463PROMain.c, 478 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor514:
L__vRF4463MainCommandProcessor513:
;DriverRF4463PROMain.c, 485 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x30FA	0x4811    LDR	R0, [PC, #68]
0x30FC	0xF7FDFB22  BL	_strlen+0
0x3100	0xB201    SXTH	R1, R0
0x3102	0x480F    LDR	R0, [PC, #60]
0x3104	0xF7FEFE94  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 486 :: 		}
L_vRF4463MainCommandProcessor373:
;DriverRF4463PROMain.c, 487 :: 		}
0x3108	0xE0DB    B	L_vRF4463MainCommandProcessor374
L_vRF4463MainCommandProcessor369:
;DriverRF4463PROMain.c, 491 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_2_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_2_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x310A	0xF10D011A  ADD	R1, SP, #26
0x310E	0x220B    MOVS	R2, #11
0x3110	0xB212    SXTH	R2, R2
0x3112	0xE027    B	#78
0x3114	0x20C42000  	_ANS_COMMAND_MODE_TX_CONT+0
0x3118	0x20EE2000  	_ANS_COMMAND_MODE_RX_CONT+0
0x311C	0x211A2000  	_ANS_COMMAND_MODE_TX_MASTER+0
0x3120	0x21472000  	_ANS_COMMAND_MODE_RX_SLAVE+0
0x3124	0x233F2000  	_ucRF4463Mode+0
0x3128	0x22012000  	_CMD_RADIO_MATCH_BYTE_1_SET+0
0x312C	0x23382000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x3130	0x10032000  	_ucRF4463ByteMatch1+0
0x3134	0x20872000  	_ucRF4463MatchEnabled+0
0x3138	0x220D2000  	_ucRF4463MatchEnableReg+0
0x313C	0x201A2000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x3140	0x20422000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x3144	0x220E2000  	_CMD_RADIO_MATCH_BYTE_2_SET+0
0x3148	0x221A2000  	_ucRF4463ByteMatch2+0
0x314C	0x221B2000  	_CMD_RADIO_MATCH_BYTE_3_SET+0
0x3150	0x22272000  	_ucRF4463ByteMatch3+0
0x3154	0x22282000  	_CMD_RADIO_MATCH_BYTE_4_SET+0
0x3158	0x22342000  	_ucRF4463ByteMatch4+0
0x315C	0x22352000  	_CMD_RADIO_MATCH_MASK_1_SET+0
0x3160	0x22402000  	_ucRF4463ByteMask1+0
0x3164	0x4859    LDR	R0, [PC, #356]
0x3166	0xF7FEFF0D  BL	_memcmp+0
0x316A	0x2800    CMP	R0, #0
0x316C	0xD126    BNE	L_vRF4463MainCommandProcessor375
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 492 :: 		ulArgument = StrToLong( ucLongArgument );
0x316E	0xF10D013A  ADD	R1, SP, #58
0x3172	0x4608    MOV	R0, R1
0x3174	0xF7FFF99C  BL	_StrToLong+0
0x3178	0x4955    LDR	R1, [PC, #340]
0x317A	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 493 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x317C	0x2800    CMP	R0, #0
0x317E	0xD315    BCC	L__vRF4463MainCommandProcessor516
0x3180	0x4953    LDR	R1, [PC, #332]
0x3182	0x6809    LDR	R1, [R1, #0]
0x3184	0xF1B10FFF  CMP	R1, #255
0x3188	0xD810    BHI	L__vRF4463MainCommandProcessor515
L__vRF4463MainCommandProcessor474:
;DriverRF4463PROMain.c, 494 :: 		ucRF4463ByteMask2 = ulArgument;
0x318A	0x4951    LDR	R1, [PC, #324]
0x318C	0x680A    LDR	R2, [R1, #0]
0x318E	0x4951    LDR	R1, [PC, #324]
0x3190	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 495 :: 		ucRF4463MatchEnabled = 1;
0x3192	0x2201    MOVS	R2, #1
0x3194	0x4950    LDR	R1, [PC, #320]
0x3196	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 496 :: 		vRF4463MainApplyChanges();
0x3198	0xF7FEFDAC  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 497 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x319C	0x484F    LDR	R0, [PC, #316]
0x319E	0xF7FDFAD1  BL	_strlen+0
0x31A2	0xB201    SXTH	R1, R0
0x31A4	0x484D    LDR	R0, [PC, #308]
0x31A6	0xF7FEFE43  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 498 :: 		}
0x31AA	0xE006    B	L_vRF4463MainCommandProcessor379
;DriverRF4463PROMain.c, 493 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor516:
L__vRF4463MainCommandProcessor515:
;DriverRF4463PROMain.c, 500 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x31AC	0x484C    LDR	R0, [PC, #304]
0x31AE	0xF7FDFAC9  BL	_strlen+0
0x31B2	0xB201    SXTH	R1, R0
0x31B4	0x484A    LDR	R0, [PC, #296]
0x31B6	0xF7FEFE3B  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 501 :: 		}
L_vRF4463MainCommandProcessor379:
;DriverRF4463PROMain.c, 502 :: 		}
0x31BA	0xE082    B	L_vRF4463MainCommandProcessor380
L_vRF4463MainCommandProcessor375:
;DriverRF4463PROMain.c, 506 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_3_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_3_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x31BC	0xF10D011A  ADD	R1, SP, #26
0x31C0	0x220B    MOVS	R2, #11
0x31C2	0xB212    SXTH	R2, R2
0x31C4	0x4847    LDR	R0, [PC, #284]
0x31C6	0xF7FEFEDD  BL	_memcmp+0
0x31CA	0x2800    CMP	R0, #0
0x31CC	0xD126    BNE	L_vRF4463MainCommandProcessor381
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 507 :: 		ulArgument = StrToLong( ucLongArgument );
0x31CE	0xF10D013A  ADD	R1, SP, #58
0x31D2	0x4608    MOV	R0, R1
0x31D4	0xF7FFF96C  BL	_StrToLong+0
0x31D8	0x493D    LDR	R1, [PC, #244]
0x31DA	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 508 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x31DC	0x2800    CMP	R0, #0
0x31DE	0xD315    BCC	L__vRF4463MainCommandProcessor518
0x31E0	0x493B    LDR	R1, [PC, #236]
0x31E2	0x6809    LDR	R1, [R1, #0]
0x31E4	0xF1B10FFF  CMP	R1, #255
0x31E8	0xD810    BHI	L__vRF4463MainCommandProcessor517
L__vRF4463MainCommandProcessor473:
;DriverRF4463PROMain.c, 509 :: 		ucRF4463ByteMask3 = ulArgument;
0x31EA	0x4939    LDR	R1, [PC, #228]
0x31EC	0x680A    LDR	R2, [R1, #0]
0x31EE	0x493E    LDR	R1, [PC, #248]
0x31F0	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 510 :: 		ucRF4463MatchEnabled = 1;
0x31F2	0x2201    MOVS	R2, #1
0x31F4	0x4938    LDR	R1, [PC, #224]
0x31F6	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 511 :: 		vRF4463MainApplyChanges();
0x31F8	0xF7FEFD7C  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 512 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x31FC	0x4837    LDR	R0, [PC, #220]
0x31FE	0xF7FDFAA1  BL	_strlen+0
0x3202	0xB201    SXTH	R1, R0
0x3204	0x4835    LDR	R0, [PC, #212]
0x3206	0xF7FEFE13  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 513 :: 		}
0x320A	0xE006    B	L_vRF4463MainCommandProcessor385
;DriverRF4463PROMain.c, 508 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor518:
L__vRF4463MainCommandProcessor517:
;DriverRF4463PROMain.c, 515 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x320C	0x4834    LDR	R0, [PC, #208]
0x320E	0xF7FDFA99  BL	_strlen+0
0x3212	0xB201    SXTH	R1, R0
0x3214	0x4832    LDR	R0, [PC, #200]
0x3216	0xF7FEFE0B  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 516 :: 		}
L_vRF4463MainCommandProcessor385:
;DriverRF4463PROMain.c, 517 :: 		}
0x321A	0xE052    B	L_vRF4463MainCommandProcessor386
L_vRF4463MainCommandProcessor381:
;DriverRF4463PROMain.c, 521 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_4_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_4_SET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x321C	0xF10D011A  ADD	R1, SP, #26
0x3220	0x220B    MOVS	R2, #11
0x3222	0xB212    SXTH	R2, R2
0x3224	0x4831    LDR	R0, [PC, #196]
0x3226	0xF7FEFEAD  BL	_memcmp+0
0x322A	0x2800    CMP	R0, #0
0x322C	0xD126    BNE	L_vRF4463MainCommandProcessor387
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 522 :: 		ulArgument = StrToLong( ucLongArgument );
0x322E	0xF10D013A  ADD	R1, SP, #58
0x3232	0x4608    MOV	R0, R1
0x3234	0xF7FFF93C  BL	_StrToLong+0
0x3238	0x4925    LDR	R1, [PC, #148]
0x323A	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 523 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x323C	0x2800    CMP	R0, #0
0x323E	0xD315    BCC	L__vRF4463MainCommandProcessor520
0x3240	0x4923    LDR	R1, [PC, #140]
0x3242	0x6809    LDR	R1, [R1, #0]
0x3244	0xF1B10FFF  CMP	R1, #255
0x3248	0xD810    BHI	L__vRF4463MainCommandProcessor519
L__vRF4463MainCommandProcessor472:
;DriverRF4463PROMain.c, 524 :: 		ucRF4463ByteMask4 = ulArgument;
0x324A	0x4921    LDR	R1, [PC, #132]
0x324C	0x680A    LDR	R2, [R1, #0]
0x324E	0x4928    LDR	R1, [PC, #160]
0x3250	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 525 :: 		ucRF4463MatchEnabled = 1;
0x3252	0x2201    MOVS	R2, #1
0x3254	0x4920    LDR	R1, [PC, #128]
0x3256	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 526 :: 		vRF4463MainApplyChanges();
0x3258	0xF7FEFD4C  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 527 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x325C	0x481F    LDR	R0, [PC, #124]
0x325E	0xF7FDFA71  BL	_strlen+0
0x3262	0xB201    SXTH	R1, R0
0x3264	0x481D    LDR	R0, [PC, #116]
0x3266	0xF7FEFDE3  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 528 :: 		}
0x326A	0xE006    B	L_vRF4463MainCommandProcessor391
;DriverRF4463PROMain.c, 523 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor520:
L__vRF4463MainCommandProcessor519:
;DriverRF4463PROMain.c, 530 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x326C	0x481C    LDR	R0, [PC, #112]
0x326E	0xF7FDFA69  BL	_strlen+0
0x3272	0xB201    SXTH	R1, R0
0x3274	0x481A    LDR	R0, [PC, #104]
0x3276	0xF7FEFDDB  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 531 :: 		}
L_vRF4463MainCommandProcessor391:
;DriverRF4463PROMain.c, 532 :: 		}
0x327A	0xE022    B	L_vRF4463MainCommandProcessor392
L_vRF4463MainCommandProcessor387:
;DriverRF4463PROMain.c, 536 :: 		else if ( memcmp( CMD_RADIO_MATCH_UNSET, ucCommand, sizeof( CMD_RADIO_MATCH_UNSET ) ) == 0x00 ) {
; ucBuffer start address is: 20 (R5)
0x327C	0xF10D011A  ADD	R1, SP, #26
0x3280	0x220C    MOVS	R2, #12
0x3282	0xB212    SXTH	R2, R2
0x3284	0x481B    LDR	R0, [PC, #108]
0x3286	0xF7FEFE7D  BL	_memcmp+0
0x328A	0xB960    CBNZ	R0, L_vRF4463MainCommandProcessor393
; ucBuffer end address is: 20 (R5)
;DriverRF4463PROMain.c, 538 :: 		ucRF4463MatchEnableReg = 1;
0x328C	0x2201    MOVS	R2, #1
0x328E	0x491A    LDR	R1, [PC, #104]
0x3290	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 539 :: 		vRF4463MainApplyChanges();
0x3292	0xF7FEFD2F  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 540 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3296	0x4811    LDR	R0, [PC, #68]
0x3298	0xF7FDFA54  BL	_strlen+0
0x329C	0xB201    SXTH	R1, R0
0x329E	0x480F    LDR	R0, [PC, #60]
0x32A0	0xF7FEFDC6  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 545 :: 		}
0x32A4	0xE00D    B	L_vRF4463MainCommandProcessor394
L_vRF4463MainCommandProcessor393:
;DriverRF4463PROMain.c, 549 :: 		vUSART1Start_TX( ANS_DEBUG_COMMAND_UNKNOWN, strlen( ANS_DEBUG_COMMAND_UNKNOWN ) );
; ucBuffer start address is: 20 (R5)
0x32A6	0x4815    LDR	R0, [PC, #84]
0x32A8	0xF7FDFA4C  BL	_strlen+0
0x32AC	0xB201    SXTH	R1, R0
0x32AE	0x4813    LDR	R0, [PC, #76]
0x32B0	0xF7FEFDBE  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 550 :: 		vUSART1Start_TX( ucBuffer, strlen( ucBuffer ) );  // DEPURACION
0x32B4	0x4628    MOV	R0, R5
0x32B6	0xF7FDFA45  BL	_strlen+0
0x32BA	0xB201    SXTH	R1, R0
0x32BC	0x4628    MOV	R0, R5
; ucBuffer end address is: 20 (R5)
0x32BE	0xF7FEFDB7  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 551 :: 		}
L_vRF4463MainCommandProcessor394:
L_vRF4463MainCommandProcessor392:
L_vRF4463MainCommandProcessor386:
L_vRF4463MainCommandProcessor380:
L_vRF4463MainCommandProcessor374:
L_vRF4463MainCommandProcessor368:
L_vRF4463MainCommandProcessor362:
L_vRF4463MainCommandProcessor356:
L_vRF4463MainCommandProcessor350:
L_vRF4463MainCommandProcessor344:
L_vRF4463MainCommandProcessor322:
L_vRF4463MainCommandProcessor318:
L_vRF4463MainCommandProcessor302:
L_vRF4463MainCommandProcessor296:
L_vRF4463MainCommandProcessor290:
L_vRF4463MainCommandProcessor274:
L_vRF4463MainCommandProcessor268:
;DriverRF4463PROMain.c, 552 :: 		}
L_end_vRF4463MainCommandProcessor:
0x32C2	0xF8DDE000  LDR	LR, [SP, #0]
0x32C6	0xB030    ADD	SP, SP, #192
0x32C8	0x4770    BX	LR
0x32CA	0xBF00    NOP
0x32CC	0x22412000  	_CMD_RADIO_MATCH_MASK_2_SET+0
0x32D0	0x23382000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x32D4	0x224C2000  	_ucRF4463ByteMask2+0
0x32D8	0x20872000  	_ucRF4463MatchEnabled+0
0x32DC	0x201A2000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x32E0	0x20422000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x32E4	0x224D2000  	_CMD_RADIO_MATCH_MASK_3_SET+0
0x32E8	0x22582000  	_ucRF4463ByteMask3+0
0x32EC	0x22592000  	_CMD_RADIO_MATCH_MASK_4_SET+0
0x32F0	0x22642000  	_ucRF4463ByteMask4+0
0x32F4	0x22652000  	_CMD_RADIO_MATCH_UNSET+0
0x32F8	0x220D2000  	_ucRF4463MatchEnableReg+0
0x32FC	0x22712000  	_ANS_DEBUG_COMMAND_UNKNOWN+0
; end of _vRF4463MainCommandProcessor
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x1F0C	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x1F0E	0x287A    CMP	R0, #122
0x1F10	0xD808    BHI	L__toupper47
0x1F12	0x2861    CMP	R0, #97
0x1F14	0xD307    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x1F16	0xF64F71DF  MOVW	R1, #65503
0x1F1A	0xB209    SXTH	R1, R1
0x1F1C	0xEA000101  AND	R1, R0, R1, LSL #0
0x1F20	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x1F22	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x1F24	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x1F26	0xB001    ADD	SP, SP, #4
0x1F28	0x4770    BX	LR
; end of _toupper
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1F84	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x1F86	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1F8A	0x4602    MOV	R2, R0
0x1F8C	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x1F90	0xB204    SXTH	R4, R0
0x1F92	0x1E43    SUBS	R3, R0, #1
0x1F94	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x1F96	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x1F98	0x7814    LDRB	R4, [R2, #0]
0x1F9A	0x780B    LDRB	R3, [R1, #0]
0x1F9C	0x429C    CMP	R4, R3
0x1F9E	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x1FA0	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x1FA2	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1FA4	0x1AE3    SUB	R3, R4, R3
0x1FA6	0xB218    SXTH	R0, R3
0x1FA8	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x1FAA	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x1FAC	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1FAE	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x1FB0	0x2000    MOVS	R0, #0
0x1FB2	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x1FB4	0xB001    ADD	SP, SP, #4
0x1FB6	0x4770    BX	LR
; end of _memcmp
_StrToShort:
;__Lib_Conversions.c, 918 :: 		
; byte_in start address is: 0 (R0)
0x2004	0xB085    SUB	SP, SP, #20
0x2006	0xF8CDE000  STR	LR, [SP, #0]
0x200A	0x4605    MOV	R5, R0
; byte_in end address is: 0 (R0)
; byte_in start address is: 20 (R5)
;__Lib_Conversions.c, 920 :: 		
0x200C	0x2100    MOVS	R1, #0
0x200E	0xF88D100C  STRB	R1, [SP, #12]
0x2012	0x2100    MOVS	R1, #0
0x2014	0xF88D100D  STRB	R1, [SP, #13]
0x2018	0x2100    MOVS	R1, #0
0x201A	0xF88D100E  STRB	R1, [SP, #14]
0x201E	0xF88D100F  STRB	R1, [SP, #15]
0x2022	0xF88D1010  STRB	R1, [SP, #16]
;__Lib_Conversions.c, 921 :: 		
;__Lib_Conversions.c, 922 :: 		
; result start address is: 12 (R3)
0x2026	0x2300    MOVS	R3, #0
0x2028	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 923 :: 		
;__Lib_Conversions.c, 925 :: 		
0x202A	0xF88D3004  STRB	R3, [SP, #4]
0x202E	0x4628    MOV	R0, R5
0x2030	0xF7FEFB88  BL	_strlen+0
0x2034	0xF99D3004  LDRSB	R3, [SP, #4]
; i1 start address is: 16 (R4)
0x2038	0xB2C4    UXTB	R4, R0
;__Lib_Conversions.c, 926 :: 		
0x203A	0xB2C1    UXTB	R1, R0
0x203C	0x2904    CMP	R1, #4
0x203E	0xF2008069  BHI	L_StrToShort176
;__Lib_Conversions.c, 928 :: 		
0x2042	0xAA03    ADD	R2, SP, #12
0x2044	0xF10D010D  ADD	R1, SP, #13
0x2048	0xF88D4004  STRB	R4, [SP, #4]
0x204C	0xF88D3005  STRB	R3, [SP, #5]
0x2050	0x9502    STR	R5, [SP, #8]
0x2052	0x4628    MOV	R0, R5
0x2054	0xF7FEFB3A  BL	__Lib_Conversions_Forward_Input+0
0x2058	0x9D02    LDR	R5, [SP, #8]
0x205A	0xF99D3005  LDRSB	R3, [SP, #5]
0x205E	0xF89D4004  LDRB	R4, [SP, #4]
; multiplier start address is: 0 (R0)
0x2062	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 930 :: 		
0x2064	0xF89D100C  LDRB	R1, [SP, #12]
0x2068	0x2901    CMP	R1, #1
0x206A	0xD850    BHI	L_StrToShort177
;__Lib_Conversions.c, 932 :: 		
0x206C	0x7829    LDRB	R1, [R5, #0]
0x206E	0x292D    CMP	R1, #45
0x2070	0xD01E    BEQ	L_StrToShort178
; byte_in end address is: 20 (R5)
;__Lib_Conversions.c, 934 :: 		
; i start address is: 8 (R2)
0x2072	0x2200    MOVS	R2, #0
; i1 end address is: 16 (R4)
; multiplier end address is: 0 (R0)
; result end address is: 12 (R3)
; i end address is: 8 (R2)
0x2074	0xB285    UXTH	R5, R0
0x2076	0xB2E0    UXTB	R0, R4
L_StrToShort179:
; i start address is: 8 (R2)
; multiplier start address is: 20 (R5)
; i1 start address is: 0 (R0)
; result start address is: 12 (R3)
0x2078	0x4282    CMP	R2, R0
0x207A	0xD210    BCS	L_StrToShort180
;__Lib_Conversions.c, 936 :: 		
0x207C	0xF10D010D  ADD	R1, SP, #13
0x2080	0x1889    ADDS	R1, R1, R2
0x2082	0x7809    LDRB	R1, [R1, #0]
0x2084	0x3930    SUBS	R1, #48
0x2086	0xB209    SXTH	R1, R1
0x2088	0x4369    MULS	R1, R5, R1
0x208A	0xB289    UXTH	R1, R1
0x208C	0x1859    ADDS	R1, R3, R1
0x208E	0xB24B    SXTB	R3, R1
;__Lib_Conversions.c, 937 :: 		
0x2090	0x210A    MOVS	R1, #10
0x2092	0xFBB5F5F1  UDIV	R5, R5, R1
0x2096	0xB2AD    UXTH	R5, R5
;__Lib_Conversions.c, 934 :: 		
0x2098	0x1C52    ADDS	R2, R2, #1
0x209A	0xB2D2    UXTB	R2, R2
;__Lib_Conversions.c, 938 :: 		
; multiplier end address is: 20 (R5)
; i1 end address is: 0 (R0)
; i end address is: 8 (R2)
0x209C	0xE7EC    B	L_StrToShort179
L_StrToShort180:
;__Lib_Conversions.c, 939 :: 		
0x209E	0xF06F017F  MVN	R1, #127
0x20A2	0x428B    CMP	R3, R1
0x20A4	0xD102    BNE	L__StrToShort469
; result end address is: 12 (R3)
;__Lib_Conversions.c, 940 :: 		
; result start address is: 0 (R0)
0x20A6	0x2000    MOVS	R0, #0
0x20A8	0xB240    SXTB	R0, R0
; result end address is: 0 (R0)
0x20AA	0xE000    B	L_StrToShort182
L__StrToShort469:
;__Lib_Conversions.c, 939 :: 		
0x20AC	0xB258    SXTB	R0, R3
;__Lib_Conversions.c, 940 :: 		
L_StrToShort182:
;__Lib_Conversions.c, 941 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x20AE	0xE02D    B	L_StrToShort183
L_StrToShort178:
;__Lib_Conversions.c, 942 :: 		
; result start address is: 12 (R3)
; multiplier start address is: 0 (R0)
; i1 start address is: 16 (R4)
; byte_in start address is: 20 (R5)
0x20B0	0x462A    MOV	R2, R5
0x20B2	0x212D    MOVS	R1, #45
0x20B4	0x7029    STRB	R1, [R5, #0]
; byte_in end address is: 20 (R5)
0x20B6	0x7811    LDRB	R1, [R2, #0]
0x20B8	0xB329    CBZ	R1, L__StrToShort471
0x20BA	0xF89D100C  LDRB	R1, [SP, #12]
0x20BE	0x2901    CMP	R1, #1
0x20C0	0xD123    BNE	L__StrToShort472
L__StrToShort466:
;__Lib_Conversions.c, 944 :: 		
; i start address is: 8 (R2)
0x20C2	0x2201    MOVS	R2, #1
; i1 end address is: 16 (R4)
; multiplier end address is: 0 (R0)
; result end address is: 12 (R3)
; i end address is: 8 (R2)
0x20C4	0xF8AD0004  STRH	R0, [SP, #4]
0x20C8	0xB2E0    UXTB	R0, R4
0x20CA	0xF8BD4004  LDRH	R4, [SP, #4]
L_StrToShort187:
; i start address is: 8 (R2)
; multiplier start address is: 16 (R4)
; i1 start address is: 0 (R0)
; result start address is: 12 (R3)
0x20CE	0x4282    CMP	R2, R0
0x20D0	0xD210    BCS	L_StrToShort188
;__Lib_Conversions.c, 946 :: 		
0x20D2	0xF10D010D  ADD	R1, SP, #13
0x20D6	0x1889    ADDS	R1, R1, R2
0x20D8	0x7809    LDRB	R1, [R1, #0]
0x20DA	0x3930    SUBS	R1, #48
0x20DC	0xB209    SXTH	R1, R1
0x20DE	0x4361    MULS	R1, R4, R1
0x20E0	0xB289    UXTH	R1, R1
0x20E2	0x1859    ADDS	R1, R3, R1
0x20E4	0xB24B    SXTB	R3, R1
;__Lib_Conversions.c, 947 :: 		
0x20E6	0x210A    MOVS	R1, #10
0x20E8	0xFBB4F4F1  UDIV	R4, R4, R1
0x20EC	0xB2A4    UXTH	R4, R4
;__Lib_Conversions.c, 944 :: 		
0x20EE	0x1C52    ADDS	R2, R2, #1
0x20F0	0xB2D2    UXTB	R2, R2
;__Lib_Conversions.c, 948 :: 		
; i1 end address is: 0 (R0)
; multiplier end address is: 16 (R4)
; i end address is: 8 (R2)
0x20F2	0xE7EC    B	L_StrToShort187
L_StrToShort188:
;__Lib_Conversions.c, 949 :: 		
0x20F4	0x4259    RSBS	R1, R3, #0
; result end address is: 12 (R3)
; result start address is: 0 (R0)
0x20F6	0xB248    SXTB	R0, R1
;__Lib_Conversions.c, 950 :: 		
0x20F8	0xB249    SXTB	R1, R1
0x20FA	0x297F    CMP	R1, #127
0x20FC	0xD102    BNE	L__StrToShort470
;__Lib_Conversions.c, 951 :: 		
0x20FE	0x2000    MOVS	R0, #0
0x2100	0xB240    SXTB	R0, R0
; result end address is: 0 (R0)
0x2102	0xE7FF    B	L_StrToShort190
L__StrToShort470:
;__Lib_Conversions.c, 950 :: 		
;__Lib_Conversions.c, 951 :: 		
L_StrToShort190:
;__Lib_Conversions.c, 942 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x2104	0xE000    B	L__StrToShort468
L__StrToShort471:
0x2106	0xB258    SXTB	R0, R3
L__StrToShort468:
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x2108	0xE000    B	L__StrToShort467
L__StrToShort472:
0x210A	0xB258    SXTB	R0, R3
L__StrToShort467:
;__Lib_Conversions.c, 952 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
L_StrToShort183:
;__Lib_Conversions.c, 953 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x210C	0xE001    B	L_StrToShort191
L_StrToShort177:
;__Lib_Conversions.c, 954 :: 		
; result start address is: 0 (R0)
0x210E	0x2000    MOVS	R0, #0
0x2110	0xB240    SXTB	R0, R0
; result end address is: 0 (R0)
L_StrToShort191:
;__Lib_Conversions.c, 955 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x2112	0xE001    B	L_StrToShort192
L_StrToShort176:
;__Lib_Conversions.c, 956 :: 		
; result start address is: 0 (R0)
0x2114	0x2000    MOVS	R0, #0
0x2116	0xB240    SXTB	R0, R0
; result end address is: 0 (R0)
L_StrToShort192:
;__Lib_Conversions.c, 957 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
;__Lib_Conversions.c, 958 :: 		
L_end_StrToShort:
0x2118	0xF8DDE000  LDR	LR, [SP, #0]
0x211C	0xB005    ADD	SP, SP, #20
0x211E	0x4770    BX	LR
; end of _StrToShort
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0744	0xB081    SUB	SP, SP, #4
0x0746	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0748	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x074A	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x074C	0x4602    MOV	R2, R0
0x074E	0x1C40    ADDS	R0, R0, #1
0x0750	0x7811    LDRB	R1, [R2, #0]
0x0752	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0754	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x0756	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x0758	0x1E49    SUBS	R1, R1, #1
0x075A	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x075C	0xB001    ADD	SP, SP, #4
0x075E	0x4770    BX	LR
; end of _strlen
__Lib_Conversions_Forward_Input:
;__Lib_Conversions.c, 777 :: 		
; counter start address is: 8 (R2)
; buf_str2 start address is: 4 (R1)
; byte_in start address is: 0 (R0)
0x06CC	0xB081    SUB	SP, SP, #4
0x06CE	0xF8CDE000  STR	LR, [SP, #0]
0x06D2	0x4604    MOV	R4, R0
0x06D4	0x460D    MOV	R5, R1
0x06D6	0x4616    MOV	R6, R2
; counter end address is: 8 (R2)
; buf_str2 end address is: 4 (R1)
; byte_in end address is: 0 (R0)
; byte_in start address is: 16 (R4)
; buf_str2 start address is: 20 (R5)
; counter start address is: 24 (R6)
;__Lib_Conversions.c, 779 :: 		
0x06D8	0x4620    MOV	R0, R4
0x06DA	0xF000F833  BL	_strlen+0
; i start address is: 28 (R7)
0x06DE	0xB2C7    UXTB	R7, R0
;__Lib_Conversions.c, 781 :: 		
; multiplier start address is: 40 (R10)
0x06E0	0xF04F0A01  MOV	R10, #1
0x06E4	0xF2400B00  MOVW	R11, #0
; byte_in end address is: 16 (R4)
; buf_str2 end address is: 20 (R5)
; counter end address is: 24 (R6)
; multiplier end address is: 40 (R10)
; i end address is: 28 (R7)
0x06E8	0x4622    MOV	R2, R4
0x06EA	0x4629    MOV	R1, R5
0x06EC	0x4630    MOV	R0, R6
;__Lib_Conversions.c, 783 :: 		
L___Lib_Conversions_Forward_Input139:
; multiplier start address is: 40 (R10)
; byte_in start address is: 8 (R2)
; buf_str2 start address is: 4 (R1)
; counter start address is: 0 (R0)
; i start address is: 28 (R7)
; counter start address is: 0 (R0)
; counter end address is: 0 (R0)
; buf_str2 start address is: 4 (R1)
; buf_str2 end address is: 4 (R1)
; byte_in start address is: 8 (R2)
; byte_in end address is: 8 (R2)
0x06EE	0x2F00    CMP	R7, #0
0x06F0	0xD91E    BLS	L___Lib_Conversions_Forward_Input140
; counter end address is: 0 (R0)
; buf_str2 end address is: 4 (R1)
; byte_in end address is: 8 (R2)
;__Lib_Conversions.c, 785 :: 		
; byte_in start address is: 8 (R2)
; buf_str2 start address is: 4 (R1)
; counter start address is: 0 (R0)
0x06F2	0x19D3    ADDS	R3, R2, R7
0x06F4	0x1E5B    SUBS	R3, R3, #1
0x06F6	0x781B    LDRB	R3, [R3, #0]
; tmp start address is: 16 (R4)
0x06F8	0xB2DC    UXTB	R4, R3
;__Lib_Conversions.c, 786 :: 		
0x06FA	0x2B30    CMP	R3, #48
0x06FC	0xD312    BCC	L___Lib_Conversions_Forward_Input438
0x06FE	0x2C39    CMP	R4, #57
0x0700	0xD810    BHI	L___Lib_Conversions_Forward_Input437
; tmp end address is: 16 (R4)
L___Lib_Conversions_Forward_Input436:
;__Lib_Conversions.c, 788 :: 		
0x0702	0x19CB    ADDS	R3, R1, R7
0x0704	0x1E5C    SUBS	R4, R3, #1
0x0706	0x19D3    ADDS	R3, R2, R7
0x0708	0x1E5B    SUBS	R3, R3, #1
0x070A	0x781B    LDRB	R3, [R3, #0]
0x070C	0x7023    STRB	R3, [R4, #0]
;__Lib_Conversions.c, 789 :: 		
0x070E	0x250A    MOVS	R5, #10
0x0710	0x2600    MOVS	R6, #0
0x0712	0xFBAA3405  UMULL	R3, R4, R10, R5
0x0716	0xFB0B4405  MLA	R4, R11, R5, R4
0x071A	0xFB0A4406  MLA	R4, R10, R6, R4
0x071E	0x469A    MOV	R10, R3
0x0720	0x46A3    MOV	R11, R4
;__Lib_Conversions.c, 790 :: 		
0x0722	0xE002    B	L___Lib_Conversions_Forward_Input144
;__Lib_Conversions.c, 786 :: 		
L___Lib_Conversions_Forward_Input438:
L___Lib_Conversions_Forward_Input437:
;__Lib_Conversions.c, 792 :: 		
0x0724	0x7803    LDRB	R3, [R0, #0]
0x0726	0x1C5B    ADDS	R3, R3, #1
0x0728	0x7003    STRB	R3, [R0, #0]
; multiplier end address is: 40 (R10)
L___Lib_Conversions_Forward_Input144:
;__Lib_Conversions.c, 793 :: 		
; multiplier start address is: 40 (R10)
0x072A	0x1E7F    SUBS	R7, R7, #1
0x072C	0xB2FF    UXTB	R7, R7
;__Lib_Conversions.c, 794 :: 		
; counter end address is: 0 (R0)
; buf_str2 end address is: 4 (R1)
; byte_in end address is: 8 (R2)
; i end address is: 28 (R7)
0x072E	0xE7DE    B	L___Lib_Conversions_Forward_Input139
L___Lib_Conversions_Forward_Input140:
;__Lib_Conversions.c, 795 :: 		
0x0730	0x220A    MOVS	R2, #10
0x0732	0x2300    MOVS	R3, #0
0x0734	0x4650    MOV	R0, R10
0x0736	0x4659    MOV	R1, R11
0x0738	0xF7FFFECA  BL	__Div_64x64_U+0
; multiplier end address is: 40 (R10)
;__Lib_Conversions.c, 797 :: 		
;__Lib_Conversions.c, 798 :: 		
L_end_Forward_Input:
0x073C	0xF8DDE000  LDR	LR, [SP, #0]
0x0740	0xB001    ADD	SP, SP, #4
0x0742	0x4770    BX	LR
; end of __Lib_Conversions_Forward_Input
__Div_64x64_U:
;__Lib_Math.c, 373 :: 		
0x04D0	0xB081    SUB	SP, SP, #4
;__Lib_Math.c, 376 :: 		
0x04D2	0xE92D41F0  PUSH	(R4, R5, R6, R7, R8, R14)
;__Lib_Math.c, 377 :: 		
0x04D6	0x461C    MOV	R4, R3
;__Lib_Math.c, 378 :: 		
0x04D8	0x4615    MOV	R5, R2
;__Lib_Math.c, 380 :: 		
0x04DA	0x428C    CMP	R4, R1
;__Lib_Math.c, 381 :: 		
0x04DC	0xBF08    IT	EQ
;__Lib_Math.c, 382 :: 		
0x04DE	0x4285    CMPEQ	R5, R0
;__Lib_Math.c, 383 :: 		
0x04E0	0xBF82    ITTT	HI
;__Lib_Math.c, 384 :: 		
0x04E2	0xF04F0300  MOVHI	R3, #0
;__Lib_Math.c, 385 :: 		
0x04E6	0xF04F0200  MOVHI	R2, #0
;__Lib_Math.c, 387 :: 		
0x04EA	0xE0E4    BHI	__me_label_return
;__Lib_Math.c, 392 :: 		
0x04EC	0x2C00    CMP	R4, #0
;__Lib_Math.c, 393 :: 		
0x04EE	0xBF08    IT	EQ
;__Lib_Math.c, 394 :: 		
0x04F0	0x2D00    CMPEQ	R5, #0
;__Lib_Math.c, 397 :: 		
0x04F2	0xD107    BNE	__me_not_zero_
;__Lib_Math.c, 399 :: 		
0x04F4	0x2900    CMP	R1, #0
;__Lib_Math.c, 400 :: 		
0x04F6	0xBF0E    ITEE	EQ
;__Lib_Math.c, 401 :: 		
0x04F8	0x2800    CMPEQ	R0, #0
;__Lib_Math.c, 404 :: 		
0x04FA	0xF06F0000  MVNNE	R0, #0
;__Lib_Math.c, 405 :: 		
0x04FE	0xF06F0100  MVNNE	R1, #0
;__Lib_Math.c, 411 :: 		
0x0502	0xE0DE    B	__me_lab_end
;__Lib_Math.c, 419 :: 		
__me_not_zero_:
;__Lib_Math.c, 420 :: 		
0x0504	0xF05F0900  MOVS	R9, #0
;__Lib_Math.c, 421 :: 		
0x0508	0xF05F0E00  MOVS	LR, #0
;__Lib_Math.c, 426 :: 		
0x050C	0x2C00    CMP	R4, #0
;__Lib_Math.c, 427 :: 		
0x050E	0xBF08    IT	EQ
;__Lib_Math.c, 428 :: 		
0x0510	0x428D    CMPEQ	R5, R1
;__Lib_Math.c, 429 :: 		
0x0512	0xBF9C    ITT	LS
;__Lib_Math.c, 430 :: 		
0x0514	0x462C    MOVLS	R4, R5
;__Lib_Math.c, 431 :: 		
0x0516	0xF04F0500  MOVLS	R5, #0
;__Lib_Math.c, 434 :: 		
0x051A	0x0C07    LSRS	R7, R0, #16
;__Lib_Math.c, 435 :: 		
0x051C	0xEA474701  ORR	R7, R7, R1, LSL #16
;__Lib_Math.c, 436 :: 		
0x0520	0x0C0E    LSRS	R6, R1, #16
;__Lib_Math.c, 437 :: 		
0x0522	0x42B4    CMP	R4, R6
;__Lib_Math.c, 438 :: 		
0x0524	0xBF08    IT	EQ
;__Lib_Math.c, 439 :: 		
0x0526	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 441 :: 		
0x0528	0xBF9E    ITTT	LS
;__Lib_Math.c, 442 :: 		
0x052A	0xEA5F4404  LSLSLS	R4, R4, #16
;__Lib_Math.c, 443 :: 		
0x052E	0xEA444415  ORRLS	R4, R4, R5, LSR #16
;__Lib_Math.c, 444 :: 		
0x0532	0xEA5F4505  LSLSLS	R5, R5, #16
;__Lib_Math.c, 447 :: 		
0x0536	0x0A07    LSRS	R7, R0, #8
;__Lib_Math.c, 448 :: 		
0x0538	0xEA476701  ORR	R7, R7, R1, LSL #24
;__Lib_Math.c, 449 :: 		
0x053C	0x0A0E    LSRS	R6, R1, #8
;__Lib_Math.c, 450 :: 		
0x053E	0x42B4    CMP	R4, R6
;__Lib_Math.c, 451 :: 		
0x0540	0xBF08    IT	EQ
;__Lib_Math.c, 452 :: 		
0x0542	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 454 :: 		
0x0544	0xBF9E    ITTT	LS
;__Lib_Math.c, 455 :: 		
0x0546	0xEA5F2404  LSLSLS	R4, R4, #8
;__Lib_Math.c, 456 :: 		
0x054A	0xEA446415  ORRLS	R4, R4, R5, LSR #24
;__Lib_Math.c, 457 :: 		
0x054E	0xEA5F2505  LSLSLS	R5, R5, #8
;__Lib_Math.c, 461 :: 		
0x0552	0x0847    LSRS	R7, R0, #1
;__Lib_Math.c, 462 :: 		
0x0554	0xEA4777C1  ORR	R7, R7, R1, LSL #31
;__Lib_Math.c, 463 :: 		
0x0558	0x084E    LSRS	R6, R1, #1
;__Lib_Math.c, 464 :: 		
0x055A	0x42B4    CMP	R4, R6
;__Lib_Math.c, 465 :: 		
0x055C	0xBF08    IT	EQ
;__Lib_Math.c, 466 :: 		
0x055E	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 467 :: 		
0x0560	0xF2008094  BHI	__me_mod1
;__Lib_Math.c, 469 :: 		
0x0564	0x0887    LSRS	R7, R0, #2
;__Lib_Math.c, 470 :: 		
0x0566	0xEA477781  ORR	R7, R7, R1, LSL #30
;__Lib_Math.c, 471 :: 		
0x056A	0x088E    LSRS	R6, R1, #2
;__Lib_Math.c, 472 :: 		
0x056C	0x42B4    CMP	R4, R6
;__Lib_Math.c, 473 :: 		
0x056E	0xBF08    IT	EQ
;__Lib_Math.c, 474 :: 		
0x0570	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 475 :: 		
0x0572	0xF200807D  BHI	__me_mod2
;__Lib_Math.c, 477 :: 		
0x0576	0x08C7    LSRS	R7, R0, #3
;__Lib_Math.c, 478 :: 		
0x0578	0xEA477741  ORR	R7, R7, R1, LSL #29
;__Lib_Math.c, 479 :: 		
0x057C	0x08CE    LSRS	R6, R1, #3
;__Lib_Math.c, 480 :: 		
0x057E	0x42B4    CMP	R4, R6
;__Lib_Math.c, 481 :: 		
0x0580	0xBF08    IT	EQ
;__Lib_Math.c, 482 :: 		
0x0582	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 483 :: 		
0x0584	0xD866    BHI	__me_mod3
;__Lib_Math.c, 485 :: 		
0x0586	0x0907    LSRS	R7, R0, #4
;__Lib_Math.c, 486 :: 		
0x0588	0xEA477701  ORR	R7, R7, R1, LSL #28
;__Lib_Math.c, 487 :: 		
0x058C	0x090E    LSRS	R6, R1, #4
;__Lib_Math.c, 488 :: 		
0x058E	0x42B4    CMP	R4, R6
;__Lib_Math.c, 489 :: 		
0x0590	0xBF08    IT	EQ
;__Lib_Math.c, 490 :: 		
0x0592	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 491 :: 		
0x0594	0xD850    BHI	__me_mod4
;__Lib_Math.c, 493 :: 		
0x0596	0x0947    LSRS	R7, R0, #5
;__Lib_Math.c, 494 :: 		
0x0598	0xEA4767C1  ORR	R7, R7, R1, LSL #27
;__Lib_Math.c, 495 :: 		
0x059C	0x094E    LSRS	R6, R1, #5
;__Lib_Math.c, 496 :: 		
0x059E	0x42B4    CMP	R4, R6
;__Lib_Math.c, 497 :: 		
0x05A0	0xBF08    IT	EQ
;__Lib_Math.c, 498 :: 		
0x05A2	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 499 :: 		
0x05A4	0xD83A    BHI	__me_mod5
;__Lib_Math.c, 501 :: 		
0x05A6	0x0987    LSRS	R7, R0, #6
;__Lib_Math.c, 502 :: 		
0x05A8	0xEA476781  ORR	R7, R7, R1, LSL #26
;__Lib_Math.c, 503 :: 		
0x05AC	0x098E    LSRS	R6, R1, #6
;__Lib_Math.c, 504 :: 		
0x05AE	0x42B4    CMP	R4, R6
;__Lib_Math.c, 505 :: 		
0x05B0	0xBF08    IT	EQ
;__Lib_Math.c, 506 :: 		
0x05B2	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 507 :: 		
0x05B4	0xD824    BHI	__me_mod6
;__Lib_Math.c, 509 :: 		
0x05B6	0x09C7    LSRS	R7, R0, #7
;__Lib_Math.c, 510 :: 		
0x05B8	0xEA476741  ORR	R7, R7, R1, LSL #25
;__Lib_Math.c, 511 :: 		
0x05BC	0x09CE    LSRS	R6, R1, #7
;__Lib_Math.c, 512 :: 		
0x05BE	0x42B4    CMP	R4, R6
;__Lib_Math.c, 513 :: 		
0x05C0	0xBF08    IT	EQ
;__Lib_Math.c, 514 :: 		
0x05C2	0x42BD    CMPEQ	R5, R7
;__Lib_Math.c, 515 :: 		
0x05C4	0xD80D    BHI	__me_mod7
;__Lib_Math.c, 520 :: 		
__me_divll:
;__Lib_Math.c, 521 :: 		
0x05C6	0x01E6    LSLS	R6, R4, #7
;__Lib_Math.c, 522 :: 		
0x05C8	0xEA466655  ORR	R6, R6, R5, LSR #25
;__Lib_Math.c, 523 :: 		
0x05CC	0x01EF    LSLS	R7, R5, #7
;__Lib_Math.c, 524 :: 		
0x05CE	0x42B1    CMP	R1, R6
;__Lib_Math.c, 525 :: 		
0x05D0	0xBF08    IT	EQ
;__Lib_Math.c, 526 :: 		
0x05D2	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 527 :: 		
0x05D4	0xD301    BCC	__me_label_1
;__Lib_Math.c, 528 :: 		
0x05D6	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 529 :: 		
0x05D8	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 530 :: 		
__me_label_1:
;__Lib_Math.c, 531 :: 		
0x05DA	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 532 :: 		
0x05DE	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 535 :: 		
__me_mod7:
;__Lib_Math.c, 536 :: 		
0x05E2	0x01A6    LSLS	R6, R4, #6
;__Lib_Math.c, 537 :: 		
0x05E4	0xEA466695  ORR	R6, R6, R5, LSR #26
;__Lib_Math.c, 538 :: 		
0x05E8	0xEA4F1785  LSL	R7, R5, #6
;__Lib_Math.c, 539 :: 		
0x05EC	0x42B1    CMP	R1, R6
;__Lib_Math.c, 540 :: 		
0x05EE	0xBF08    IT	EQ
;__Lib_Math.c, 541 :: 		
0x05F0	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 543 :: 		
0x05F2	0xD301    BCC	__me_label_2
;__Lib_Math.c, 544 :: 		
0x05F4	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 545 :: 		
0x05F6	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 546 :: 		
__me_label_2:
;__Lib_Math.c, 547 :: 		
0x05F8	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 548 :: 		
0x05FC	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 550 :: 		
__me_mod6:
;__Lib_Math.c, 551 :: 		
0x0600	0x0166    LSLS	R6, R4, #5
;__Lib_Math.c, 552 :: 		
0x0602	0xEA4666D5  ORR	R6, R6, R5, LSR #27
;__Lib_Math.c, 553 :: 		
0x0606	0x016F    LSLS	R7, R5, #5
;__Lib_Math.c, 554 :: 		
0x0608	0x42B1    CMP	R1, R6
;__Lib_Math.c, 555 :: 		
0x060A	0xBF08    IT	EQ
;__Lib_Math.c, 556 :: 		
0x060C	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 558 :: 		
0x060E	0xD301    BCC	__me_label_3
;__Lib_Math.c, 559 :: 		
0x0610	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 560 :: 		
0x0612	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 561 :: 		
__me_label_3:
;__Lib_Math.c, 562 :: 		
0x0614	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 563 :: 		
0x0618	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 565 :: 		
__me_mod5:
;__Lib_Math.c, 566 :: 		
0x061C	0x0126    LSLS	R6, R4, #4
;__Lib_Math.c, 567 :: 		
0x061E	0xEA467615  ORR	R6, R6, R5, LSR #28
;__Lib_Math.c, 568 :: 		
0x0622	0x012F    LSLS	R7, R5, #4
;__Lib_Math.c, 569 :: 		
0x0624	0x42B1    CMP	R1, R6
;__Lib_Math.c, 570 :: 		
0x0626	0xBF08    IT	EQ
;__Lib_Math.c, 571 :: 		
0x0628	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 573 :: 		
0x062A	0xD301    BCC	__me_label_4
;__Lib_Math.c, 574 :: 		
0x062C	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 575 :: 		
0x062E	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 576 :: 		
__me_label_4:
;__Lib_Math.c, 577 :: 		
0x0630	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 578 :: 		
0x0634	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 580 :: 		
__me_mod4:
;__Lib_Math.c, 581 :: 		
0x0638	0x00E6    LSLS	R6, R4, #3
;__Lib_Math.c, 582 :: 		
0x063A	0xEA467655  ORR	R6, R6, R5, LSR #29
;__Lib_Math.c, 583 :: 		
0x063E	0x00EF    LSLS	R7, R5, #3
;__Lib_Math.c, 584 :: 		
0x0640	0x42B1    CMP	R1, R6
;__Lib_Math.c, 585 :: 		
0x0642	0xBF08    IT	EQ
;__Lib_Math.c, 586 :: 		
0x0644	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 588 :: 		
0x0646	0xD301    BCC	__me_label_5
;__Lib_Math.c, 589 :: 		
0x0648	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 590 :: 		
0x064A	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 591 :: 		
__me_label_5:
;__Lib_Math.c, 592 :: 		
0x064C	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 593 :: 		
0x0650	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 595 :: 		
__me_mod3:
;__Lib_Math.c, 596 :: 		
0x0654	0x00A6    LSLS	R6, R4, #2
;__Lib_Math.c, 597 :: 		
0x0656	0xEA467695  ORR	R6, R6, R5, LSR #30
;__Lib_Math.c, 598 :: 		
0x065A	0x00AF    LSLS	R7, R5, #2
;__Lib_Math.c, 599 :: 		
0x065C	0x42B1    CMP	R1, R6
;__Lib_Math.c, 600 :: 		
0x065E	0xBF08    IT	EQ
;__Lib_Math.c, 601 :: 		
0x0660	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 603 :: 		
0x0662	0xD301    BCC	__me_label_6
;__Lib_Math.c, 604 :: 		
0x0664	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 605 :: 		
0x0666	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 606 :: 		
__me_label_6:
;__Lib_Math.c, 607 :: 		
0x0668	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 608 :: 		
0x066C	0xEB4E0E0E  ADC	LR, LR, LR, LSL #0
;__Lib_Math.c, 610 :: 		
__me_mod2:
;__Lib_Math.c, 611 :: 		
0x0670	0x0066    LSLS	R6, R4, #1
;__Lib_Math.c, 612 :: 		
0x0672	0xEA4676D5  ORR	R6, R6, R5, LSR #31
;__Lib_Math.c, 613 :: 		
0x0676	0x006F    LSLS	R7, R5, #1
;__Lib_Math.c, 614 :: 		
0x0678	0x42B1    CMP	R1, R6
;__Lib_Math.c, 615 :: 		
0x067A	0xBF08    IT	EQ
;__Lib_Math.c, 616 :: 		
0x067C	0x42B8    CMPEQ	R0, R7
;__Lib_Math.c, 618 :: 		
0x067E	0xD301    BCC	__me_label_7
;__Lib_Math.c, 619 :: 		
0x0680	0x1BC0    SUBS	R0, R0, R7
;__Lib_Math.c, 620 :: 		
0x0682	0x41B1    SBCS	R1, R6
;__Lib_Math.c, 621 :: 		
__me_label_7:
;__Lib_Math.c, 622 :: 		
0x0684	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 623 :: 		
0x0688	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 625 :: 		
__me_mod1:
;__Lib_Math.c, 626 :: 		
0x068C	0x42A1    CMP	R1, R4
;__Lib_Math.c, 627 :: 		
0x068E	0xBF08    IT	EQ
;__Lib_Math.c, 628 :: 		
0x0690	0x42A8    CMPEQ	R0, R5
;__Lib_Math.c, 630 :: 		
0x0692	0xD301    BCC	__me_label_8
;__Lib_Math.c, 631 :: 		
0x0694	0x1B40    SUBS	R0, R0, R5
;__Lib_Math.c, 632 :: 		
0x0696	0x41A1    SBCS	R1, R4
;__Lib_Math.c, 633 :: 		
__me_label_8:
;__Lib_Math.c, 634 :: 		
0x0698	0xEB590909  ADCS	R9, R9, R9, LSL #0
;__Lib_Math.c, 635 :: 		
0x069C	0xEB5E0E0E  ADCS	LR, LR, LR, LSL #0
;__Lib_Math.c, 639 :: 		
0x06A0	0x42A3    CMP	R3, R4
;__Lib_Math.c, 640 :: 		
0x06A2	0xBF08    IT	EQ
;__Lib_Math.c, 641 :: 		
0x06A4	0x42AA    CMPEQ	R2, R5
;__Lib_Math.c, 642 :: 		
0x06A6	0xBF3E    ITTT	CC
;__Lib_Math.c, 643 :: 		
0x06A8	0x0A2D    LSRCC	R5, R5, #8
;__Lib_Math.c, 644 :: 		
0x06AA	0xEA456504  ORRCC	R5, R5, R4, LSL #24
;__Lib_Math.c, 645 :: 		
0x06AE	0x0A24    LSRCC	R4, R4, #8
;__Lib_Math.c, 646 :: 		
0x06B0	0xD389    BCC	__me_divll
;__Lib_Math.c, 650 :: 		
0x06B2	0x4673    MOV	R3, LR
;__Lib_Math.c, 651 :: 		
0x06B4	0x464A    MOV	R2, R9
;__Lib_Math.c, 654 :: 		
__me_label_return:
;__Lib_Math.c, 655 :: 		
0x06B6	0x461E    MOV	R6, R3
;__Lib_Math.c, 656 :: 		
0x06B8	0x4617    MOV	R7, R2
;__Lib_Math.c, 657 :: 		
0x06BA	0x460B    MOV	R3, R1
;__Lib_Math.c, 658 :: 		
0x06BC	0x4602    MOV	R2, R0
;__Lib_Math.c, 659 :: 		
0x06BE	0x4631    MOV	R1, R6
;__Lib_Math.c, 660 :: 		
0x06C0	0x4638    MOV	R0, R7
;__Lib_Math.c, 663 :: 		
__me_lab_end:
;__Lib_Math.c, 664 :: 		
0x06C2	0xE8BD41F0  POP	(R4, R5, R6, R7, R8, R14)
;__Lib_Math.c, 683 :: 		
L_end__Div_64x64_U:
0x06C6	0xB001    ADD	SP, SP, #4
0x06C8	0x4770    BX	LR
; end of __Div_64x64_U
_vRF4463MainApplyChanges:
;DriverRF4463PROMain.c, 121 :: 		void vRF4463MainApplyChanges () {
0x1CF4	0xB081    SUB	SP, SP, #4
0x1CF6	0xF8CDE000  STR	LR, [SP, #0]
;DriverRF4463PROMain.c, 122 :: 		VRF4463SDNReset();
0x1CFA	0xF002FC89  BL	_VRF4463SDNReset+0
;DriverRF4463PROMain.c, 123 :: 		vRF4463Init();
0x1CFE	0xF001FF29  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 124 :: 		vRF4463ClearInterrupts();
0x1D02	0xF002FC4D  BL	_vRF4463ClearInterrupts+0
;DriverRF4463PROMain.c, 125 :: 		}
L_end_vRF4463MainApplyChanges:
0x1D06	0xF8DDE000  LDR	LR, [SP, #0]
0x1D0A	0xB001    ADD	SP, SP, #4
0x1D0C	0x4770    BX	LR
; end of _vRF4463MainApplyChanges
_vUSART1Start_TX:
;uarthandler.c, 255 :: 		unsigned char vUSART1Start_TX ( unsigned long *ucBuffer, unsigned long ulSize ) {
; ulSize start address is: 4 (R1)
; ucBuffer start address is: 0 (R0)
0x1E30	0xB081    SUB	SP, SP, #4
; ulSize end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
; ulSize start address is: 4 (R1)
0x1E32	0x9100    STR	R1, [SP, #0]
; ucBuffer end address is: 0 (R0)
; ulSize end address is: 4 (R1)
0x1E34	0x4601    MOV	R1, R0
0x1E36	0x9800    LDR	R0, [SP, #0]
;uarthandler.c, 256 :: 		while ( DMA2_S7CRbits.EN || !USART1_SRbits.TC );
L_vUSART1Start_TX237:
; ucBuffer start address is: 4 (R1)
; ulSize start address is: 0 (R0)
; ulSize start address is: 0 (R0)
; ulSize end address is: 0 (R0)
; ucBuffer start address is: 4 (R1)
; ucBuffer end address is: 4 (R1)
0x1E38	0x4A19    LDR	R2, [PC, #100]
0x1E3A	0x6812    LDR	R2, [R2, #0]
0x1E3C	0xB922    CBNZ	R2, L__vUSART1Start_TX466
; ulSize end address is: 0 (R0)
; ucBuffer end address is: 4 (R1)
; ucBuffer start address is: 4 (R1)
; ulSize start address is: 0 (R0)
0x1E3E	0x4A19    LDR	R2, [PC, #100]
0x1E40	0x6812    LDR	R2, [R2, #0]
0x1E42	0x2A00    CMP	R2, #0
0x1E44	0xD000    BEQ	L__vUSART1Start_TX465
0x1E46	0xE000    B	L_vUSART1Start_TX238
L__vUSART1Start_TX466:
L__vUSART1Start_TX465:
0x1E48	0xE7F6    B	L_vUSART1Start_TX237
L_vUSART1Start_TX238:
;uarthandler.c, 258 :: 		if ( USART1_CR1bits.UE && USART1_SRbits.TC && ulSize > 0 ) { // la transmision anterior termino?
0x1E4A	0x4A17    LDR	R2, [PC, #92]
0x1E4C	0x6812    LDR	R2, [R2, #0]
0x1E4E	0x2A00    CMP	R2, #0
0x1E50	0xD023    BEQ	L__vUSART1Start_TX471
0x1E52	0x4A14    LDR	R2, [PC, #80]
0x1E54	0x6812    LDR	R2, [R2, #0]
0x1E56	0x2A00    CMP	R2, #0
0x1E58	0xD01F    BEQ	L__vUSART1Start_TX470
0x1E5A	0x2800    CMP	R0, #0
0x1E5C	0xD91D    BLS	L__vUSART1Start_TX469
L__vUSART1Start_TX463:
;uarthandler.c, 259 :: 		DMA2_S7CRbits.EN = 0;                       // Desabilita la recepci?n para poder modificar los par?metros
0x1E5E	0x2300    MOVS	R3, #0
0x1E60	0xB25B    SXTB	R3, R3
0x1E62	0x4A0F    LDR	R2, [PC, #60]
0x1E64	0x6013    STR	R3, [R2, #0]
; ulSize end address is: 0 (R0)
; ucBuffer end address is: 4 (R1)
0x1E66	0x9100    STR	R1, [SP, #0]
0x1E68	0x4601    MOV	R1, R0
0x1E6A	0x9800    LDR	R0, [SP, #0]
;uarthandler.c, 260 :: 		while ( DMA2_S7CRbits.EN );                 // espera a que se haya desabilitado realmente
L_vUSART1Start_TX244:
; ucBuffer start address is: 0 (R0)
; ulSize start address is: 4 (R1)
0x1E6C	0x4A0C    LDR	R2, [PC, #48]
0x1E6E	0x6812    LDR	R2, [R2, #0]
0x1E70	0xB102    CBZ	R2, L_vUSART1Start_TX245
0x1E72	0xE7FB    B	L_vUSART1Start_TX244
L_vUSART1Start_TX245:
;uarthandler.c, 262 :: 		DMA2_S7M0AR = ( unsigned long ) ucBuffer;   // Direcci?n de la memoria a rutear
0x1E74	0x4A0D    LDR	R2, [PC, #52]
0x1E76	0x6010    STR	R0, [R2, #0]
; ucBuffer end address is: 0 (R0)
;uarthandler.c, 263 :: 		DMA2_S7NDTR = ulSize;                       // Tama?o de datos a manejar
0x1E78	0x4A0D    LDR	R2, [PC, #52]
0x1E7A	0x6011    STR	R1, [R2, #0]
; ulSize end address is: 4 (R1)
;uarthandler.c, 264 :: 		DMA2_S7CRbits.EN = 1;
0x1E7C	0x2301    MOVS	R3, #1
0x1E7E	0xB25B    SXTB	R3, R3
0x1E80	0x4A07    LDR	R2, [PC, #28]
0x1E82	0x6013    STR	R3, [R2, #0]
;uarthandler.c, 265 :: 		while ( DMA2_S7CRbits.EN || !USART1_SRbits.TC );
L_vUSART1Start_TX246:
0x1E84	0x4A06    LDR	R2, [PC, #24]
0x1E86	0x6812    LDR	R2, [R2, #0]
0x1E88	0xB922    CBNZ	R2, L__vUSART1Start_TX468
0x1E8A	0x4A06    LDR	R2, [PC, #24]
0x1E8C	0x6812    LDR	R2, [R2, #0]
0x1E8E	0x2A00    CMP	R2, #0
0x1E90	0xD000    BEQ	L__vUSART1Start_TX467
0x1E92	0xE000    B	L_vUSART1Start_TX247
L__vUSART1Start_TX468:
L__vUSART1Start_TX467:
0x1E94	0xE7F6    B	L_vUSART1Start_TX246
L_vUSART1Start_TX247:
;uarthandler.c, 266 :: 		return 1;                                   // indica que transmitio
0x1E96	0x2001    MOVS	R0, #1
0x1E98	0xE000    B	L_end_vUSART1Start_TX
;uarthandler.c, 258 :: 		if ( USART1_CR1bits.UE && USART1_SRbits.TC && ulSize > 0 ) { // la transmision anterior termino?
L__vUSART1Start_TX471:
L__vUSART1Start_TX470:
L__vUSART1Start_TX469:
;uarthandler.c, 268 :: 		return 0;                                      // indica que NO transmitio
0x1E9A	0x2000    MOVS	R0, #0
;uarthandler.c, 270 :: 		}
L_end_vUSART1Start_TX:
0x1E9C	0xB001    ADD	SP, SP, #4
0x1E9E	0x4770    BX	LR
0x1EA0	0x9700424C  	DMA2_S7CRbits+0
0x1EA4	0x00184222  	USART1_SRbits+0
0x1EA8	0x01B44222  	USART1_CR1bits+0
0x1EAC	0x64C44002  	DMA2_S7M0AR+0
0x1EB0	0x64BC4002  	DMA2_S7NDTR+0
; end of _vUSART1Start_TX
_StrToInt:
;__Lib_Conversions.c, 975 :: 		
; byte_in start address is: 0 (R0)
0x1D10	0xB085    SUB	SP, SP, #20
0x1D12	0xF8CDE000  STR	LR, [SP, #0]
0x1D16	0x4605    MOV	R5, R0
; byte_in end address is: 0 (R0)
; byte_in start address is: 20 (R5)
;__Lib_Conversions.c, 977 :: 		
0x1D18	0x2100    MOVS	R1, #0
0x1D1A	0xF88D100C  STRB	R1, [SP, #12]
0x1D1E	0x2100    MOVS	R1, #0
0x1D20	0xF88D100D  STRB	R1, [SP, #13]
0x1D24	0x2100    MOVS	R1, #0
0x1D26	0xF88D100E  STRB	R1, [SP, #14]
0x1D2A	0xF88D100F  STRB	R1, [SP, #15]
0x1D2E	0xF88D1010  STRB	R1, [SP, #16]
0x1D32	0xF88D1011  STRB	R1, [SP, #17]
0x1D36	0xF88D1012  STRB	R1, [SP, #18]
;__Lib_Conversions.c, 978 :: 		
;__Lib_Conversions.c, 979 :: 		
; result start address is: 12 (R3)
0x1D3A	0xF2400300  MOVW	R3, #0
0x1D3E	0xB21B    SXTH	R3, R3
;__Lib_Conversions.c, 980 :: 		
;__Lib_Conversions.c, 982 :: 		
0x1D40	0xF8AD3004  STRH	R3, [SP, #4]
0x1D44	0x4628    MOV	R0, R5
0x1D46	0xF7FEFCFD  BL	_strlen+0
0x1D4A	0xF9BD3004  LDRSH	R3, [SP, #4]
; i1 start address is: 16 (R4)
0x1D4E	0xB2C4    UXTB	R4, R0
;__Lib_Conversions.c, 983 :: 		
0x1D50	0xB2C1    UXTB	R1, R0
0x1D52	0x2906    CMP	R1, #6
0x1D54	0xF2008063  BHI	L_StrToInt193
;__Lib_Conversions.c, 985 :: 		
0x1D58	0xAA03    ADD	R2, SP, #12
0x1D5A	0xF10D010D  ADD	R1, SP, #13
0x1D5E	0xF88D4004  STRB	R4, [SP, #4]
0x1D62	0xF8AD3006  STRH	R3, [SP, #6]
0x1D66	0x9502    STR	R5, [SP, #8]
0x1D68	0x4628    MOV	R0, R5
0x1D6A	0xF7FEFCAF  BL	__Lib_Conversions_Forward_Input+0
0x1D6E	0x9D02    LDR	R5, [SP, #8]
0x1D70	0xF9BD3006  LDRSH	R3, [SP, #6]
0x1D74	0xF89D4004  LDRB	R4, [SP, #4]
; multiplier start address is: 24 (R6)
0x1D78	0x4606    MOV	R6, R0
;__Lib_Conversions.c, 987 :: 		
0x1D7A	0xF89D100C  LDRB	R1, [SP, #12]
0x1D7E	0x2901    CMP	R1, #1
0x1D80	0xD84A    BHI	L_StrToInt194
;__Lib_Conversions.c, 989 :: 		
0x1D82	0x7829    LDRB	R1, [R5, #0]
0x1D84	0x292D    CMP	R1, #45
0x1D86	0xD01B    BEQ	L_StrToInt195
; byte_in end address is: 20 (R5)
;__Lib_Conversions.c, 991 :: 		
; i start address is: 0 (R0)
0x1D88	0x2000    MOVS	R0, #0
; i1 end address is: 16 (R4)
; multiplier end address is: 24 (R6)
; i end address is: 0 (R0)
; result end address is: 12 (R3)
0x1D8A	0xB2E2    UXTB	R2, R4
0x1D8C	0x4635    MOV	R5, R6
L_StrToInt196:
; i start address is: 0 (R0)
; multiplier start address is: 20 (R5)
; i1 start address is: 8 (R2)
; result start address is: 12 (R3)
0x1D8E	0x4290    CMP	R0, R2
0x1D90	0xD20E    BCS	L_StrToInt197
;__Lib_Conversions.c, 993 :: 		
0x1D92	0xF10D010D  ADD	R1, SP, #13
0x1D96	0x1809    ADDS	R1, R1, R0
0x1D98	0x7809    LDRB	R1, [R1, #0]
0x1D9A	0x3930    SUBS	R1, #48
0x1D9C	0xB209    SXTH	R1, R1
0x1D9E	0x4369    MULS	R1, R5, R1
0x1DA0	0x1859    ADDS	R1, R3, R1
0x1DA2	0xB20B    SXTH	R3, R1
;__Lib_Conversions.c, 994 :: 		
0x1DA4	0x210A    MOVS	R1, #10
0x1DA6	0xFBB5F5F1  UDIV	R5, R5, R1
;__Lib_Conversions.c, 991 :: 		
0x1DAA	0x1C40    ADDS	R0, R0, #1
0x1DAC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 995 :: 		
; i1 end address is: 8 (R2)
; multiplier end address is: 20 (R5)
; i end address is: 0 (R0)
0x1DAE	0xE7EE    B	L_StrToInt196
L_StrToInt197:
;__Lib_Conversions.c, 996 :: 		
0x1DB0	0x491E    LDR	R1, [PC, #120]
0x1DB2	0x428B    CMP	R3, R1
0x1DB4	0xD102    BNE	L__StrToInt476
; result end address is: 12 (R3)
;__Lib_Conversions.c, 997 :: 		
; result start address is: 0 (R0)
0x1DB6	0x2000    MOVS	R0, #0
0x1DB8	0xB200    SXTH	R0, R0
; result end address is: 0 (R0)
0x1DBA	0xE000    B	L_StrToInt199
L__StrToInt476:
;__Lib_Conversions.c, 996 :: 		
0x1DBC	0xB218    SXTH	R0, R3
;__Lib_Conversions.c, 997 :: 		
L_StrToInt199:
;__Lib_Conversions.c, 998 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x1DBE	0xE02A    B	L_StrToInt200
L_StrToInt195:
;__Lib_Conversions.c, 999 :: 		
; result start address is: 12 (R3)
; multiplier start address is: 24 (R6)
; i1 start address is: 16 (R4)
; byte_in start address is: 20 (R5)
0x1DC0	0x462A    MOV	R2, R5
0x1DC2	0x212D    MOVS	R1, #45
0x1DC4	0x7029    STRB	R1, [R5, #0]
; byte_in end address is: 20 (R5)
0x1DC6	0x7811    LDRB	R1, [R2, #0]
0x1DC8	0xB311    CBZ	R1, L__StrToInt478
0x1DCA	0xF89D100C  LDRB	R1, [SP, #12]
0x1DCE	0x2901    CMP	R1, #1
0x1DD0	0xD120    BNE	L__StrToInt479
L__StrToInt473:
;__Lib_Conversions.c, 1001 :: 		
; i start address is: 8 (R2)
0x1DD2	0x2201    MOVS	R2, #1
; i1 end address is: 16 (R4)
; multiplier end address is: 24 (R6)
; result end address is: 12 (R3)
; i end address is: 8 (R2)
0x1DD4	0xB2E0    UXTB	R0, R4
0x1DD6	0x4634    MOV	R4, R6
L_StrToInt204:
; i start address is: 8 (R2)
; multiplier start address is: 16 (R4)
; i1 start address is: 0 (R0)
; result start address is: 12 (R3)
0x1DD8	0x4282    CMP	R2, R0
0x1DDA	0xD20E    BCS	L_StrToInt205
;__Lib_Conversions.c, 1003 :: 		
0x1DDC	0xF10D010D  ADD	R1, SP, #13
0x1DE0	0x1889    ADDS	R1, R1, R2
0x1DE2	0x7809    LDRB	R1, [R1, #0]
0x1DE4	0x3930    SUBS	R1, #48
0x1DE6	0xB209    SXTH	R1, R1
0x1DE8	0x4361    MULS	R1, R4, R1
0x1DEA	0x1859    ADDS	R1, R3, R1
0x1DEC	0xB20B    SXTH	R3, R1
;__Lib_Conversions.c, 1004 :: 		
0x1DEE	0x210A    MOVS	R1, #10
0x1DF0	0xFBB4F4F1  UDIV	R4, R4, R1
;__Lib_Conversions.c, 1001 :: 		
0x1DF4	0x1C52    ADDS	R2, R2, #1
0x1DF6	0xB2D2    UXTB	R2, R2
;__Lib_Conversions.c, 1005 :: 		
; i1 end address is: 0 (R0)
; multiplier end address is: 16 (R4)
; i end address is: 8 (R2)
0x1DF8	0xE7EE    B	L_StrToInt204
L_StrToInt205:
;__Lib_Conversions.c, 1006 :: 		
0x1DFA	0x425A    RSBS	R2, R3, #0
0x1DFC	0xB212    SXTH	R2, R2
; result end address is: 12 (R3)
; result start address is: 0 (R0)
0x1DFE	0xB210    SXTH	R0, R2
;__Lib_Conversions.c, 1007 :: 		
0x1E00	0xF64771FF  MOVW	R1, #32767
0x1E04	0x428A    CMP	R2, R1
0x1E06	0xD102    BNE	L__StrToInt477
;__Lib_Conversions.c, 1008 :: 		
0x1E08	0x2000    MOVS	R0, #0
0x1E0A	0xB200    SXTH	R0, R0
; result end address is: 0 (R0)
0x1E0C	0xE7FF    B	L_StrToInt207
L__StrToInt477:
;__Lib_Conversions.c, 1007 :: 		
;__Lib_Conversions.c, 1008 :: 		
L_StrToInt207:
;__Lib_Conversions.c, 999 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x1E0E	0xE000    B	L__StrToInt475
L__StrToInt478:
0x1E10	0xB218    SXTH	R0, R3
L__StrToInt475:
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x1E12	0xE000    B	L__StrToInt474
L__StrToInt479:
0x1E14	0xB218    SXTH	R0, R3
L__StrToInt474:
;__Lib_Conversions.c, 1009 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
L_StrToInt200:
;__Lib_Conversions.c, 1010 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x1E16	0xE001    B	L_StrToInt208
L_StrToInt194:
;__Lib_Conversions.c, 1011 :: 		
; result start address is: 0 (R0)
0x1E18	0x2000    MOVS	R0, #0
0x1E1A	0xB200    SXTH	R0, R0
; result end address is: 0 (R0)
L_StrToInt208:
;__Lib_Conversions.c, 1012 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
0x1E1C	0xE001    B	L_StrToInt209
L_StrToInt193:
;__Lib_Conversions.c, 1013 :: 		
; result start address is: 0 (R0)
0x1E1E	0x2000    MOVS	R0, #0
0x1E20	0xB200    SXTH	R0, R0
; result end address is: 0 (R0)
L_StrToInt209:
;__Lib_Conversions.c, 1014 :: 		
; result start address is: 0 (R0)
; result end address is: 0 (R0)
;__Lib_Conversions.c, 1015 :: 		
L_end_StrToInt:
0x1E22	0xF8DDE000  LDR	LR, [SP, #0]
0x1E26	0xB005    ADD	SP, SP, #20
0x1E28	0x4770    BX	LR
0x1E2A	0xBF00    NOP
0x1E2C	0x8000FFFF  	#-32768
; end of _StrToInt
_StrToLong:
;__Lib_Conversions.c, 1074 :: 		
; dWord_in start address is: 0 (R0)
0x24B0	0xB085    SUB	SP, SP, #20
0x24B2	0xF8CDE000  STR	LR, [SP, #0]
0x24B6	0x4604    MOV	R4, R0
; dWord_in end address is: 0 (R0)
; dWord_in start address is: 16 (R4)
;__Lib_Conversions.c, 1076 :: 		
0x24B8	0xF10D0B05  ADD	R11, SP, #5
0x24BC	0xF10B0A0B  ADD	R10, R11, #11
0x24C0	0xF8DFC09C  LDR	R12, [PC, #156]
0x24C4	0xF002F862  BL	___CC2DW+0
;__Lib_Conversions.c, 1077 :: 		
;__Lib_Conversions.c, 1078 :: 		
0x24C8	0xF04F0100  MOV	R1, #0
0x24CC	0x9104    STR	R1, [SP, #16]
;__Lib_Conversions.c, 1079 :: 		
;__Lib_Conversions.c, 1081 :: 		
0x24CE	0x4620    MOV	R0, R4
0x24D0	0xF7FEF938  BL	_strlen+0
0x24D4	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_Conversions.c, 1083 :: 		
0x24D8	0xB2C1    UXTB	R1, R0
0x24DA	0x290A    CMP	R1, #10
0x24DC	0xD839    BHI	L_StrToLong217
;__Lib_Conversions.c, 1085 :: 		
0x24DE	0xF10D0205  ADD	R2, SP, #5
0x24E2	0xF10D0106  ADD	R1, SP, #6
0x24E6	0x4620    MOV	R0, R4
; dWord_in end address is: 16 (R4)
0x24E8	0xF7FEF8F0  BL	__Lib_Conversions_Forward_Input+0
; multiplier start address is: 16 (R4)
0x24EC	0x4604    MOV	R4, R0
0x24EE	0x460D    MOV	R5, R1
;__Lib_Conversions.c, 1087 :: 		
0x24F0	0xF89D1005  LDRB	R1, [SP, #5]
0x24F4	0xBB51    CBNZ	R1, L_StrToLong218
;__Lib_Conversions.c, 1089 :: 		
; i start address is: 44 (R11)
0x24F6	0xF2400B00  MOVW	R11, #0
; multiplier end address is: 16 (R4)
; i end address is: 44 (R11)
0x24FA	0xFA5FFA8B  UXTB	R10, R11
L_StrToLong219:
; i start address is: 40 (R10)
; multiplier start address is: 16 (R4)
0x24FE	0xF89D1004  LDRB	R1, [SP, #4]
0x2502	0x458A    CMP	R10, R1
0x2504	0xD221    BCS	L_StrToLong220
;__Lib_Conversions.c, 1091 :: 		
0x2506	0xF10D0106  ADD	R1, SP, #6
0x250A	0xEB01010A  ADD	R1, R1, R10, LSL #0
0x250E	0x7809    LDRB	R1, [R1, #0]
0x2510	0x3930    SUBS	R1, #48
0x2512	0xB209    SXTH	R1, R1
0x2514	0xFBA12304  UMULL	R2, R3, R1, R4
0x2518	0xFB023304  MLA	R3, R2, R4, R3
0x251C	0xFB013305  MLA	R3, R1, R5, R3
0x2520	0x9904    LDR	R1, [SP, #16]
0x2522	0x1889    ADDS	R1, R1, R2
0x2524	0x415A    ADCS	R2, R3
0x2526	0x9104    STR	R1, [SP, #16]
;__Lib_Conversions.c, 1092 :: 		
0x2528	0x220A    MOVS	R2, #10
0x252A	0x2300    MOVS	R3, #0
0x252C	0x4620    MOV	R0, R4
0x252E	0x4629    MOV	R1, R5
0x2530	0xF7FDFFCE  BL	__Div_64x64_U+0
; multiplier end address is: 16 (R4)
; multiplier start address is: 8 (R2)
0x2534	0x4602    MOV	R2, R0
0x2536	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 1089 :: 		
0x2538	0xF10A0101  ADD	R1, R10, #1
; i end address is: 40 (R10)
; i start address is: 44 (R11)
0x253C	0xFA5FFB81  UXTB	R11, R1
;__Lib_Conversions.c, 1093 :: 		
0x2540	0x4614    MOV	R4, R2
0x2542	0x461D    MOV	R5, R3
; multiplier end address is: 8 (R2)
; i end address is: 44 (R11)
0x2544	0xFA5FFA8B  UXTB	R10, R11
0x2548	0xE7D9    B	L_StrToLong219
L_StrToLong220:
;__Lib_Conversions.c, 1094 :: 		
0x254A	0xE001    B	L_StrToLong222
L_StrToLong218:
;__Lib_Conversions.c, 1095 :: 		
0x254C	0x2100    MOVS	R1, #0
0x254E	0x9104    STR	R1, [SP, #16]
L_StrToLong222:
;__Lib_Conversions.c, 1096 :: 		
0x2550	0xE001    B	L_StrToLong223
L_StrToLong217:
;__Lib_Conversions.c, 1097 :: 		
0x2552	0x2100    MOVS	R1, #0
0x2554	0x9104    STR	R1, [SP, #16]
L_StrToLong223:
;__Lib_Conversions.c, 1098 :: 		
0x2556	0x9804    LDR	R0, [SP, #16]
;__Lib_Conversions.c, 1099 :: 		
L_end_StrToLong:
0x2558	0xF8DDE000  LDR	LR, [SP, #0]
0x255C	0xB005    ADD	SP, SP, #20
0x255E	0x4770    BX	LR
0x2560	0x80470000  	?ICSStrToLong_counter_L0+0
; end of _StrToLong
_ucRF4463ChecksumGenerator:
;driverrf4463pro.c, 388 :: 		char ucRF4463ChecksumGenerator ( unsigned char *ucBuffer, unsigned char ucBufferLenght ) {
; ucBufferLenght start address is: 4 (R1)
; ucBuffer start address is: 0 (R0)
0x25A8	0xB081    SUB	SP, SP, #4
; ucBufferLenght end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
; ucBufferLenght start address is: 4 (R1)
;driverrf4463pro.c, 389 :: 		unsigned short ucCounter = 0;
;driverrf4463pro.c, 390 :: 		unsigned char ucChecksum = 0;
; ucChecksum start address is: 16 (R4)
0x25AA	0x2400    MOVS	R4, #0
;driverrf4463pro.c, 392 :: 		for ( ucCounter = 0; ucCounter < ucBufferLenght ; ucCounter++ ) {
; ucCounter start address is: 12 (R3)
0x25AC	0x2300    MOVS	R3, #0
; ucBuffer end address is: 0 (R0)
; ucBufferLenght end address is: 4 (R1)
; ucChecksum end address is: 16 (R4)
; ucCounter end address is: 12 (R3)
0x25AE	0xF88D1000  STRB	R1, [SP, #0]
0x25B2	0x4601    MOV	R1, R0
0x25B4	0xF89D0000  LDRB	R0, [SP, #0]
L_ucRF4463ChecksumGenerator83:
; ucCounter start address is: 12 (R3)
; ucBuffer start address is: 4 (R1)
; ucChecksum start address is: 16 (R4)
; ucBufferLenght start address is: 0 (R0)
; ucBuffer start address is: 4 (R1)
; ucBuffer end address is: 4 (R1)
0x25B8	0x4283    CMP	R3, R0
0x25BA	0xD206    BCS	L_ucRF4463ChecksumGenerator84
; ucBuffer end address is: 4 (R1)
;driverrf4463pro.c, 393 :: 		ucChecksum += ucBuffer[ ucCounter ];
; ucBuffer start address is: 4 (R1)
0x25BC	0x18CA    ADDS	R2, R1, R3
0x25BE	0x7812    LDRB	R2, [R2, #0]
0x25C0	0x18A2    ADDS	R2, R4, R2
0x25C2	0xB2D4    UXTB	R4, R2
;driverrf4463pro.c, 392 :: 		for ( ucCounter = 0; ucCounter < ucBufferLenght ; ucCounter++ ) {
0x25C4	0x1C5B    ADDS	R3, R3, #1
0x25C6	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 394 :: 		}
; ucBufferLenght end address is: 0 (R0)
; ucBuffer end address is: 4 (R1)
; ucCounter end address is: 12 (R3)
0x25C8	0xE7F6    B	L_ucRF4463ChecksumGenerator83
L_ucRF4463ChecksumGenerator84:
;driverrf4463pro.c, 396 :: 		return ucChecksum;
0x25CA	0xB2E0    UXTB	R0, R4
; ucChecksum end address is: 16 (R4)
;driverrf4463pro.c, 397 :: 		}
L_end_ucRF4463ChecksumGenerator:
0x25CC	0xB001    ADD	SP, SP, #4
0x25CE	0x4770    BX	LR
; end of _ucRF4463ChecksumGenerator
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x2120	0xB083    SUB	SP, SP, #12
0x2122	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 8 (R2)
0x2126	0x9A03    LDR	R2, [SP, #12]
0x2128	0x9804    LDR	R0, [SP, #16]
0x212A	0x9004    STR	R0, [SP, #16]
;__Lib_Sprintf.c, 732 :: 		
0x212C	0xA902    ADD	R1, SP, #8
0x212E	0xA804    ADD	R0, SP, #16
0x2130	0x1D00    ADDS	R0, R0, #4
0x2132	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x2134	0x9201    STR	R2, [SP, #4]
0x2136	0x4610    MOV	R0, R2
0x2138	0x460A    MOV	R2, R1
0x213A	0x9904    LDR	R1, [SP, #16]
0x213C	0xF7FEFB52  BL	__Lib_Sprintf__doprntf+0
0x2140	0x9A01    LDR	R2, [SP, #4]
; cnt start address is: 12 (R3)
0x2142	0xB203    SXTH	R3, R0
;__Lib_Sprintf.c, 734 :: 		
0x2144	0x1811    ADDS	R1, R2, R0
; wh end address is: 8 (R2)
0x2146	0x2000    MOVS	R0, #0
0x2148	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x214A	0xB218    SXTH	R0, R3
; cnt end address is: 12 (R3)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x214C	0xF8DDE000  LDR	LR, [SP, #0]
0x2150	0xB003    ADD	SP, SP, #12
0x2152	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 0 (R0)
0x07E4	0xB08B    SUB	SP, SP, #44
0x07E6	0xF8CDE000  STR	LR, [SP, #0]
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
;__Lib_Sprintf.c, 193 :: 		
; ccnt start address is: 24 (R6)
0x07EA	0xF2400600  MOVW	R6, #0
0x07EE	0xB236    SXTH	R6, R6
; pb end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x07F0	0x4615    MOV	R5, R2
0x07F2	0x4602    MOV	R2, R0
0x07F4	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; f start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
0x07F6	0x4604    MOV	R4, R0
0x07F8	0x1C47    ADDS	R7, R0, #1
; f end address is: 0 (R0)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
0x07FA	0x7823    LDRB	R3, [R4, #0]
0x07FC	0xF88D3014  STRB	R3, [SP, #20]
0x0800	0x2B00    CMP	R3, #0
0x0802	0xF00181E9  BEQ	L___Lib_Sprintf__doprntf11
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
;__Lib_Sprintf.c, 224 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
0x0806	0xF89D3014  LDRB	R3, [SP, #20]
0x080A	0x2B25    CMP	R3, #37
0x080C	0xD007    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x080E	0xF89D3014  LDRB	R3, [SP, #20]
0x0812	0x7013    STRB	R3, [R2, #0]
0x0814	0x1C52    ADDS	R2, R2, #1
0x0816	0x1C76    ADDS	R6, R6, #1
0x0818	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 226 :: 		
0x081A	0x4638    MOV	R0, R7
0x081C	0xE7EB    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; width start address is: 16 (R4)
0x081E	0x2400    MOVS	R4, #0
0x0820	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 229 :: 		
; flag start address is: 0 (R0)
0x0822	0x2000    MOVS	R0, #0
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; flag start address is: 0 (R0)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
; f start address is: 28 (R7)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x0824	0xE01E    B	L___Lib_Sprintf__doprntf16
; width end address is: 16 (R4)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; width start address is: 16 (R4)
0x0826	0xF0400008  ORR	R0, R0, #8
0x082A	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 234 :: 		
0x082C	0x1C7B    ADDS	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
0x082E	0x4619    MOV	R1, R3
;__Lib_Sprintf.c, 235 :: 		
; f end address is: 4 (R1)
0x0830	0x460F    MOV	R7, R1
0x0832	0xE027    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
; f start address is: 28 (R7)
0x0834	0xF0400001  ORR	R0, R0, #1
0x0838	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 239 :: 		
0x083A	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 240 :: 		
; f end address is: 4 (R1)
0x083C	0x460F    MOV	R7, R1
0x083E	0xE021    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
; f start address is: 28 (R7)
0x0840	0xF0400002  ORR	R0, R0, #2
0x0844	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 244 :: 		
0x0846	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 245 :: 		
; f end address is: 4 (R1)
0x0848	0x460F    MOV	R7, R1
0x084A	0xE01B    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
; f start address is: 28 (R7)
0x084C	0xF4406000  ORR	R0, R0, #2048
0x0850	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 249 :: 		
0x0852	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 250 :: 		
; f end address is: 4 (R1)
0x0854	0x460F    MOV	R7, R1
0x0856	0xE015    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
; f start address is: 28 (R7)
0x0858	0xF0400004  ORR	R0, R0, #4
0x085C	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 254 :: 		
0x085E	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 255 :: 		
; f end address is: 4 (R1)
0x0860	0x460F    MOV	R7, R1
0x0862	0xE00F    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
; f start address is: 28 (R7)
0x0864	0x783B    LDRB	R3, [R7, #0]
0x0866	0x2B2D    CMP	R3, #45
0x0868	0xD0DD    BEQ	L___Lib_Sprintf__doprntf18
0x086A	0x783B    LDRB	R3, [R7, #0]
0x086C	0x2B20    CMP	R3, #32
0x086E	0xD0E1    BEQ	L___Lib_Sprintf__doprntf19
0x0870	0x783B    LDRB	R3, [R7, #0]
0x0872	0x2B2B    CMP	R3, #43
0x0874	0xD0E4    BEQ	L___Lib_Sprintf__doprntf20
0x0876	0x783B    LDRB	R3, [R7, #0]
0x0878	0x2B23    CMP	R3, #35
0x087A	0xD0E7    BEQ	L___Lib_Sprintf__doprntf21
0x087C	0x783B    LDRB	R3, [R7, #0]
0x087E	0x2B30    CMP	R3, #48
0x0880	0xD0EA    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x0882	0xE000    B	L___Lib_Sprintf__doprntf14
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
; f start address is: 28 (R7)
; flag start address is: 0 (R0)
0x0884	0xE7CE    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x0886	0xF0000302  AND	R3, R0, #2
0x088A	0xB29B    UXTH	R3, R3
0x088C	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf354
;__Lib_Sprintf.c, 260 :: 		
0x088E	0xF64F73FE  MOVW	R3, #65534
0x0892	0x4018    ANDS	R0, R3
0x0894	0xB280    UXTH	R0, R0
; flag end address is: 0 (R0)
0x0896	0xFA1FF880  UXTH	R8, R0
0x089A	0xE001    B	L___Lib_Sprintf__doprntf23
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 259 :: 		
0x089C	0xFA1FF880  UXTH	R8, R0
;__Lib_Sprintf.c, 260 :: 		
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
; flag start address is: 32 (R8)
0x08A0	0xF0080308  AND	R3, R8, #8
0x08A4	0xB29B    UXTH	R3, R3
0x08A6	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf355
;__Lib_Sprintf.c, 262 :: 		
0x08A8	0xF64F73FB  MOVW	R3, #65531
0x08AC	0xEA080803  AND	R8, R8, R3, LSL #0
0x08B0	0xFA1FF888  UXTH	R8, R8
; flag end address is: 32 (R8)
0x08B4	0xE7FF    B	L___Lib_Sprintf__doprntf24
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 261 :: 		
;__Lib_Sprintf.c, 262 :: 		
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
; flag start address is: 32 (R8)
0x08B6	0x783B    LDRB	R3, [R7, #0]
0x08B8	0xB2D8    UXTB	R0, R3
0x08BA	0xF7FFFCE1  BL	_isdigit+0
0x08BE	0xB328    CBZ	R0, L___Lib_Sprintf__doprntf25
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 264 :: 		
; width start address is: 0 (R0)
0x08C0	0x2000    MOVS	R0, #0
0x08C2	0xB200    SXTH	R0, R0
; width end address is: 0 (R0)
; f end address is: 28 (R7)
0x08C4	0x4639    MOV	R1, R7
;__Lib_Sprintf.c, 265 :: 		
0x08C6	0xE001    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 267 :: 		
0x08C8	0xB238    SXTH	R0, R7
0x08CA	0x4649    MOV	R1, R9
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; width start address is: 28 (R7)
; width start address is: 0 (R0)
; f start address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; f start address is: 4 (R1)
0x08CC	0x230A    MOVS	R3, #10
0x08CE	0xB21B    SXTH	R3, R3
0x08D0	0xFB00F703  MUL	R7, R0, R3
0x08D4	0xB23F    SXTH	R7, R7
; width end address is: 0 (R0)
0x08D6	0x780B    LDRB	R3, [R1, #0]
0x08D8	0x18FF    ADDS	R7, R7, R3
0x08DA	0xB23F    SXTH	R7, R7
0x08DC	0x3F30    SUBS	R7, #48
0x08DE	0xB23F    SXTH	R7, R7
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x08E0	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 36 (R9)
0x08E2	0x4699    MOV	R9, R3
; f end address is: 36 (R9)
;__Lib_Sprintf.c, 267 :: 		
0x08E4	0x781B    LDRB	R3, [R3, #0]
0x08E6	0xB2D8    UXTB	R0, R3
0x08E8	0xF7FFFCCA  BL	_isdigit+0
0x08EC	0x2800    CMP	R0, #0
0x08EE	0xD1EB    BNE	L___Lib_Sprintf__doprntf356
; f end address is: 36 (R9)
; width end address is: 28 (R7)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 268 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 28 (R7)
; f start address is: 36 (R9)
0x08F0	0xF8AD6004  STRH	R6, [SP, #4]
; f end address is: 36 (R9)
; width end address is: 28 (R7)
0x08F4	0xF8AD7006  STRH	R7, [SP, #6]
0x08F8	0x4617    MOV	R7, R2
0x08FA	0x462E    MOV	R6, R5
0x08FC	0xFA1FF088  UXTH	R0, R8
0x0900	0x4649    MOV	R1, R9
0x0902	0xF9BD2006  LDRSH	R2, [SP, #6]
0x0906	0xF9BD5004  LDRSH	R5, [SP, #4]
0x090A	0xE014    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; f start address is: 28 (R7)
; width start address is: 16 (R4)
0x090C	0x783B    LDRB	R3, [R7, #0]
0x090E	0x2B2A    CMP	R3, #42
0x0910	0xD106    BNE	L___Lib_Sprintf__doprntf357
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 271 :: 		
0x0912	0x682C    LDR	R4, [R5, #0]
0x0914	0x1D23    ADDS	R3, R4, #4
0x0916	0x602B    STR	R3, [R5, #0]
0x0918	0xF9B40000  LDRSH	R0, [R4, #0]
; width start address is: 0 (R0)
;__Lib_Sprintf.c, 272 :: 		
0x091C	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
; width end address is: 0 (R0)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 273 :: 		
0x091E	0xE001    B	L___Lib_Sprintf__doprntf30
L___Lib_Sprintf__doprntf357:
;__Lib_Sprintf.c, 270 :: 		
0x0920	0x4639    MOV	R1, R7
0x0922	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
; f start address is: 4 (R1)
; width start address is: 0 (R0)
0x0924	0xF8AD6004  STRH	R6, [SP, #4]
; width end address is: 0 (R0)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x0928	0x4617    MOV	R7, R2
0x092A	0xB202    SXTH	R2, R0
0x092C	0xFA1FF088  UXTH	R0, R8
0x0930	0x462E    MOV	R6, R5
0x0932	0xF9BD5004  LDRSH	R5, [SP, #4]
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; ap start address is: 24 (R6)
; pb start address is: 28 (R7)
0x0936	0x780B    LDRB	R3, [R1, #0]
0x0938	0x2B2E    CMP	R3, #46
0x093A	0xD146    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x093C	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 32 (R8)
0x093E	0x4698    MOV	R8, R3
0x0940	0x781B    LDRB	R3, [R3, #0]
0x0942	0x2B2A    CMP	R3, #42
0x0944	0xD110    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x0946	0x6834    LDR	R4, [R6, #0]
0x0948	0x1D23    ADDS	R3, R4, #4
0x094A	0x6033    STR	R3, [R6, #0]
0x094C	0xF9B41000  LDRSH	R1, [R4, #0]
; prec start address is: 4 (R1)
;__Lib_Sprintf.c, 277 :: 		
0x0950	0xF1080301  ADD	R3, R8, #1
; f end address is: 32 (R8)
; f start address is: 12 (R3)
;__Lib_Sprintf.c, 278 :: 		
0x0954	0xF8AD2004  STRH	R2, [SP, #4]
; prec end address is: 4 (R1)
; f end address is: 12 (R3)
0x0958	0xB22A    SXTH	R2, R5
0x095A	0x461D    MOV	R5, R3
0x095C	0x4633    MOV	R3, R6
0x095E	0xB20E    SXTH	R6, R1
0x0960	0x463C    MOV	R4, R7
0x0962	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0966	0xE027    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
0x0968	0xF2400900  MOVW	R9, #0
0x096C	0xFA0FF989  SXTH	R9, R9
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; flag end address is: 0 (R0)
0x0970	0xFA1FFA80  UXTH	R10, R0
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; flag start address is: 40 (R10)
; width start address is: 8 (R2)
0x0974	0xF8983000  LDRB	R3, [R8, #0]
0x0978	0xB2D8    UXTB	R0, R3
0x097A	0xF7FFFC81  BL	_isdigit+0
0x097E	0xB190    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x0980	0x230A    MOVS	R3, #10
0x0982	0xB21B    SXTH	R3, R3
0x0984	0xFB03F909  MUL	R9, R3, R9
0x0988	0xFA0FF989  SXTH	R9, R9
; prec end address is: 36 (R9)
0x098C	0xF8983000  LDRB	R3, [R8, #0]
0x0990	0xEB090903  ADD	R9, R9, R3, LSL #0
0x0994	0xFA0FF989  SXTH	R9, R9
0x0998	0xF1A90930  SUB	R9, R9, #48
0x099C	0xFA0FF989  SXTH	R9, R9
; prec start address is: 36 (R9)
0x09A0	0xF1080801  ADD	R8, R8, #1
0x09A4	0xE7E6    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x09A6	0x4633    MOV	R3, R6
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x09A8	0xFA0FF689  SXTH	R6, R9
0x09AC	0xB211    SXTH	R1, R2
0x09AE	0xB22A    SXTH	R2, R5
0x09B0	0x4645    MOV	R5, R8
0x09B2	0x463C    MOV	R4, R7
0x09B4	0xFA1FF08A  UXTH	R0, R10
L___Lib_Sprintf__doprntf33:
; flag end address is: 40 (R10)
; width start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 8 (R2)
; ap start address is: 12 (R3)
; pb start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 24 (R6)
0x09B8	0x9501    STR	R5, [SP, #4]
; ap end address is: 12 (R3)
; prec end address is: 24 (R6)
; width end address is: 4 (R1)
; ccnt end address is: 8 (R2)
; pb end address is: 16 (R4)
; f end address is: 20 (R5)
0x09BA	0xB285    UXTH	R5, R0
0x09BC	0xB230    SXTH	R0, R6
0x09BE	0xB20E    SXTH	R6, R1
0x09C0	0xB217    SXTH	R7, R2
0x09C2	0x4698    MOV	R8, R3
0x09C4	0x46A1    MOV	R9, R4
0x09C6	0x9901    LDR	R1, [SP, #4]
0x09C8	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; f start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; prec start address is: 16 (R4)
; ap start address is: 24 (R6)
; width start address is: 8 (R2)
0x09CA	0x2400    MOVS	R4, #0
0x09CC	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 286 :: 		
0x09CE	0xF4405080  ORR	R0, R0, #4096
0x09D2	0xB280    UXTH	R0, R0
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 16 (R4)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
; flag end address is: 0 (R0)
0x09D4	0x46B0    MOV	R8, R6
0x09D6	0xB216    SXTH	R6, R2
0x09D8	0x46B9    MOV	R9, R7
0x09DA	0xB22F    SXTH	R7, R5
0x09DC	0xB285    UXTH	R5, R0
0x09DE	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; f start address is: 4 (R1)
; width start address is: 24 (R6)
; width start address is: 24 (R6)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; width start address is: 24 (R6)
; f start address is: 40 (R10)
; width end address is: 24 (R6)
; f start address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ccnt end address is: 28 (R7)
; ap start address is: 32 (R8)
; ap end address is: 32 (R8)
; pb start address is: 36 (R9)
; pb end address is: 36 (R9)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
; flag start address is: 20 (R5)
0x09E0	0x460C    MOV	R4, R1
0x09E2	0xF1010A01  ADD	R10, R1, #1
; f end address is: 4 (R1)
; f start address is: 40 (R10)
; f end address is: 40 (R10)
0x09E6	0x7823    LDRB	R3, [R4, #0]
0x09E8	0xF88D3014  STRB	R3, [SP, #20]
0x09EC	0xE0CB    B	L___Lib_Sprintf__doprntf37
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
; ccnt start address is: 28 (R7)
0x09EE	0xB238    SXTH	R0, R7
; ccnt end address is: 28 (R7)
0x09F0	0xF001B8F3  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x09F4	0xF0450510  ORR	R5, R5, #16
0x09F8	0xB2AD    UXTH	R5, R5
;__Lib_Sprintf.c, 299 :: 		
0x09FA	0x4651    MOV	R1, R10
0x09FC	0xE7F0    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x09FE	0xF4456B80  ORR	R11, R5, #1024
0x0A02	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 315 :: 		
; flag end address is: 44 (R11)
0x0A06	0xE10D    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
; flag start address is: 20 (R5)
0x0A08	0xF0450120  ORR	R1, R5, #32
0x0A0C	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 319 :: 		
0x0A0E	0xE000    B	L___Lib_Sprintf__doprntf44
L___Lib_Sprintf__doprntf358:
;__Lib_Sprintf.c, 380 :: 		
0x0A10	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
; flag start address is: 4 (R1)
0x0A12	0xF4417B80  ORR	R11, R1, #256
0x0A16	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 321 :: 		
; flag end address is: 44 (R11)
0x0A1A	0xE103    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
; flag start address is: 20 (R5)
0x0A1C	0xF4457B00  ORR	R11, R5, #512
0x0A20	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 324 :: 		
; flag end address is: 44 (R11)
0x0A24	0xE0FE    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
; flag start address is: 20 (R5)
0x0A26	0xF0450B40  ORR	R11, R5, #64
0x0A2A	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 328 :: 		
; flag end address is: 44 (R11)
0x0A2E	0xE0F9    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
; flag start address is: 20 (R5)
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x0A30	0xFA1FFB85  UXTH	R11, R5
0x0A34	0xE0F6    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x0A36	0xF0450120  ORR	R1, R5, #32
0x0A3A	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 338 :: 		
0x0A3C	0xE000    B	L___Lib_Sprintf__doprntf51
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 380 :: 		
0x0A3E	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
; flag start address is: 4 (R1)
0x0A40	0xF0410B80  ORR	R11, R1, #128
0x0A44	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 340 :: 		
; flag end address is: 44 (R11)
0x0A48	0xE0EC    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
; flag start address is: 20 (R5)
0x0A4A	0xF8D84000  LDR	R4, [R8, #0]
0x0A4E	0x1D23    ADDS	R3, R4, #4
0x0A50	0xF8C83000  STR	R3, [R8, #0]
0x0A54	0x6823    LDR	R3, [R4, #0]
0x0A56	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x0A58	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x0A5A	0x4BFC    LDR	R3, [PC, #1008]
0x0A5C	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x0A5E	0x2300    MOVS	R3, #0
0x0A60	0xF8AD3024  STRH	R3, [SP, #36]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
0x0A64	0xB2AA    UXTH	R2, R5
0x0A66	0x464D    MOV	R5, R9
0x0A68	0x4651    MOV	R1, R10
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 0 (R0)
; pb start address is: 20 (R5)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x0A6A	0xF8BD4024  LDRH	R4, [SP, #36]
0x0A6E	0x9B08    LDR	R3, [SP, #32]
0x0A70	0x191B    ADDS	R3, R3, R4
0x0A72	0x781B    LDRB	R3, [R3, #0]
0x0A74	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x0A76	0xF8BD3024  LDRH	R3, [SP, #36]
0x0A7A	0x1C5B    ADDS	R3, R3, #1
0x0A7C	0xF8AD3024  STRH	R3, [SP, #36]
0x0A80	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x0A82	0x462C    MOV	R4, R5
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 8 (R2)
; pb end address is: 20 (R5)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x0A84	0x460D    MOV	R5, R1
0x0A86	0xB239    SXTH	R1, R7
0x0A88	0xB207    SXTH	R7, R0
0x0A8A	0xB290    UXTH	R0, R2
0x0A8C	0x4642    MOV	R2, R8
____doprntf_dostring:
; ap end address is: 32 (R8)
;__Lib_Sprintf.c, 353 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; prec start address is: 28 (R7)
; flag start address is: 0 (R0)
; f start address is: 20 (R5)
0x0A8E	0xB12F    CBZ	R7, L___Lib_Sprintf__doprntf318
0x0A90	0xF8BD3024  LDRH	R3, [SP, #36]
0x0A94	0x429F    CMP	R7, R3
0x0A96	0xD201    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x0A98	0xF8AD7024  STRH	R7, [SP, #36]
; prec end address is: 28 (R7)
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x0A9C	0xF8BD3024  LDRH	R3, [SP, #36]
0x0AA0	0x429E    CMP	R6, R3
0x0AA2	0xD904    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x0AA4	0xF8BD3024  LDRH	R3, [SP, #36]
0x0AA8	0x1AF6    SUB	R6, R6, R3
0x0AAA	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x0AAC	0xE001    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
; width start address is: 24 (R6)
0x0AAE	0x2600    MOVS	R6, #0
0x0AB0	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
; width start address is: 24 (R6)
0x0AB2	0xF0000308  AND	R3, R0, #8
0x0AB6	0xB29B    UXTH	R3, R3
0x0AB8	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf360
; width end address is: 24 (R6)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0ABA	0x4627    MOV	R7, R4
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; width start address is: 24 (R6)
; f start address is: 20 (R5)
; flag start address is: 0 (R0)
; pb start address is: 28 (R7)
; ap start address is: 8 (R2)
; ccnt start address is: 4 (R1)
0x0ABC	0xB234    SXTH	R4, R6
0x0ABE	0x1E76    SUBS	R6, R6, #1
0x0AC0	0xB236    SXTH	R6, R6
0x0AC2	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x0AC4	0x2320    MOVS	R3, #32
0x0AC6	0x703B    STRB	R3, [R7, #0]
0x0AC8	0x1C7F    ADDS	R7, R7, #1
0x0ACA	0x1C49    ADDS	R1, R1, #1
0x0ACC	0xB209    SXTH	R1, R1
0x0ACE	0xE7F5    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
0x0AD0	0xF8AD6004  STRH	R6, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0AD4	0x9202    STR	R2, [SP, #8]
0x0AD6	0x462A    MOV	R2, R5
0x0AD8	0xB285    UXTH	R5, R0
0x0ADA	0xB208    SXTH	R0, R1
0x0ADC	0x463E    MOV	R6, R7
0x0ADE	0x9902    LDR	R1, [SP, #8]
0x0AE0	0xF9BD7004  LDRSH	R7, [SP, #4]
0x0AE4	0xE008    B	L___Lib_Sprintf__doprntf61
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 359 :: 		
0x0AE6	0xF8AD0004  STRH	R0, [SP, #4]
0x0AEA	0xB237    SXTH	R7, R6
0x0AEC	0x4626    MOV	R6, R4
0x0AEE	0xB208    SXTH	R0, R1
0x0AF0	0x4611    MOV	R1, R2
0x0AF2	0x462A    MOV	R2, R5
0x0AF4	0xF8BD5004  LDRH	R5, [SP, #4]
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; width start address is: 28 (R7)
; f start address is: 8 (R2)
; flag start address is: 20 (R5)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf64:
; ccnt start address is: 0 (R0)
; ap start address is: 4 (R1)
; pb start address is: 24 (R6)
; flag start address is: 20 (R5)
; f start address is: 8 (R2)
; width start address is: 28 (R7)
0x0AF8	0xF8BD4024  LDRH	R4, [SP, #36]
0x0AFC	0xF8BD3024  LDRH	R3, [SP, #36]
0x0B00	0x1E5B    SUBS	R3, R3, #1
0x0B02	0xF8AD3024  STRH	R3, [SP, #36]
0x0B06	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x0B08	0x9B08    LDR	R3, [SP, #32]
0x0B0A	0x781B    LDRB	R3, [R3, #0]
0x0B0C	0x7033    STRB	R3, [R6, #0]
0x0B0E	0x1C76    ADDS	R6, R6, #1
0x0B10	0x9B08    LDR	R3, [SP, #32]
0x0B12	0x1C5B    ADDS	R3, R3, #1
0x0B14	0x9308    STR	R3, [SP, #32]
0x0B16	0x1C40    ADDS	R0, R0, #1
0x0B18	0xB200    SXTH	R0, R0
0x0B1A	0xE7ED    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
0x0B1C	0xF0050308  AND	R3, R5, #8
0x0B20	0xB29B    UXTH	R3, R3
; flag end address is: 20 (R5)
0x0B22	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf361
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0B24	0xB23D    SXTH	R5, R7
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; width start address is: 20 (R5)
; width start address is: 20 (R5)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x0B26	0xB22C    SXTH	R4, R5
0x0B28	0x1E6D    SUBS	R5, R5, #1
0x0B2A	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x0B2C	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf68
; width end address is: 20 (R5)
;__Lib_Sprintf.c, 367 :: 		
; width start address is: 20 (R5)
0x0B2E	0x2320    MOVS	R3, #32
0x0B30	0x7033    STRB	R3, [R6, #0]
0x0B32	0x1C76    ADDS	R6, R6, #1
0x0B34	0x1C40    ADDS	R0, R0, #1
0x0B36	0xB200    SXTH	R0, R0
; width end address is: 20 (R5)
0x0B38	0xE7F5    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
0x0B3A	0x9201    STR	R2, [SP, #4]
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0B3C	0x4632    MOV	R2, R6
0x0B3E	0xB206    SXTH	R6, R0
0x0B40	0x460D    MOV	R5, R1
0x0B42	0x9801    LDR	R0, [SP, #4]
0x0B44	0xE004    B	L___Lib_Sprintf__doprntf66
; ap end address is: 4 (R1)
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 365 :: 		
0x0B46	0x9601    STR	R6, [SP, #4]
0x0B48	0xB206    SXTH	R6, R0
0x0B4A	0x4610    MOV	R0, R2
0x0B4C	0x460D    MOV	R5, R1
0x0B4E	0x9A01    LDR	R2, [SP, #4]
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; f end address is: 0 (R0)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x0B50	0xE651    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x0B52	0xF8D84000  LDR	R4, [R8, #0]
0x0B56	0x1D23    ADDS	R3, R4, #4
0x0B58	0xF8C83000  STR	R3, [R8, #0]
0x0B5C	0xF9B43000  LDRSH	R3, [R4, #0]
0x0B60	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x0B64	0xAB05    ADD	R3, SP, #20
0x0B66	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x0B68	0x2301    MOVS	R3, #1
0x0B6A	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x0B6E	0xB239    SXTH	R1, R7
0x0B70	0xB207    SXTH	R7, R0
0x0B72	0xB2A8    UXTH	R0, R5
0x0B74	0x4655    MOV	R5, R10
0x0B76	0x464C    MOV	R4, R9
0x0B78	0x4642    MOV	R2, R8
0x0B7A	0xE788    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x0B7C	0xF0450BC0  ORR	R11, R5, #192
0x0B80	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 378 :: 		
; flag end address is: 44 (R11)
0x0B84	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
; flag start address is: 20 (R5)
0x0B86	0xF89D3014  LDRB	R3, [SP, #20]
0x0B8A	0x2B00    CMP	R3, #0
0x0B8C	0xF43FAF2F  BEQ	L___Lib_Sprintf__doprntf39
0x0B90	0xF89D3014  LDRB	R3, [SP, #20]
0x0B94	0x2B6C    CMP	R3, #108
0x0B96	0xF43FAF2D  BEQ	L___Lib_Sprintf__doprntf40
0x0B9A	0xF89D3014  LDRB	R3, [SP, #20]
0x0B9E	0x2B4C    CMP	R3, #76
0x0BA0	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf41
0x0BA4	0xF89D3014  LDRB	R3, [SP, #20]
0x0BA8	0x2B66    CMP	R3, #102
0x0BAA	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf42
0x0BAE	0xF89D3014  LDRB	R3, [SP, #20]
0x0BB2	0x2B45    CMP	R3, #69
0x0BB4	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf43
0x0BB8	0xF89D3014  LDRB	R3, [SP, #20]
0x0BBC	0x2B65    CMP	R3, #101
0x0BBE	0xF43FAF27  BEQ	L___Lib_Sprintf__doprntf358
0x0BC2	0xF89D3014  LDRB	R3, [SP, #20]
0x0BC6	0x2B67    CMP	R3, #103
0x0BC8	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf45
0x0BCC	0xF89D3014  LDRB	R3, [SP, #20]
0x0BD0	0x2B6F    CMP	R3, #111
0x0BD2	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf46
0x0BD6	0xF89D3014  LDRB	R3, [SP, #20]
0x0BDA	0x2B64    CMP	R3, #100
0x0BDC	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf47
0x0BE0	0xF89D3014  LDRB	R3, [SP, #20]
0x0BE4	0x2B69    CMP	R3, #105
0x0BE6	0xF43FAF23  BEQ	L___Lib_Sprintf__doprntf48
0x0BEA	0xF89D3014  LDRB	R3, [SP, #20]
0x0BEE	0x2B70    CMP	R3, #112
0x0BF0	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf49
0x0BF4	0xF89D3014  LDRB	R3, [SP, #20]
0x0BF8	0x2B58    CMP	R3, #88
0x0BFA	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf50
0x0BFE	0xF89D3014  LDRB	R3, [SP, #20]
0x0C02	0x2B78    CMP	R3, #120
0x0C04	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf359
0x0C08	0xF89D3014  LDRB	R3, [SP, #20]
0x0C0C	0x2B73    CMP	R3, #115
0x0C0E	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf52
0x0C12	0xF89D3014  LDRB	R3, [SP, #20]
0x0C16	0x2B63    CMP	R3, #99
0x0C18	0xD09B    BEQ	L___Lib_Sprintf__doprntf69
0x0C1A	0xF89D3014  LDRB	R3, [SP, #20]
0x0C1E	0x2B75    CMP	R3, #117
0x0C20	0xD0AC    BEQ	L___Lib_Sprintf__doprntf71
0x0C22	0xE79F    B	L___Lib_Sprintf__doprntf70
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
; flag start address is: 44 (R11)
0x0C24	0xF40B63E0  AND	R3, R11, #1792
0x0C28	0xB29B    UXTH	R3, R3
0x0C2A	0x2B00    CMP	R3, #0
0x0C2C	0xF0008558  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x0C30	0xF40B5380  AND	R3, R11, #4096
0x0C34	0xB29B    UXTH	R3, R3
0x0C36	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf362
;__Lib_Sprintf.c, 384 :: 		
0x0C38	0x2006    MOVS	R0, #6
0x0C3A	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x0C3C	0xFA0FFC80  SXTH	R12, R0
0x0C40	0xE001    B	L___Lib_Sprintf__doprntf73
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 383 :: 		
0x0C42	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 384 :: 		
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
; prec start address is: 48 (R12)
0x0C46	0xF8D84000  LDR	R4, [R8, #0]
0x0C4A	0x1D23    ADDS	R3, R4, #4
0x0C4C	0xF8C83000  STR	R3, [R8, #0]
0x0C50	0xED140A00  VLDR.32	S0, [R4, #0]
0x0C54	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x0C58	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0C5C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0C60	0xDA0A    BGE	L___Lib_Sprintf__doprntf363
;__Lib_Sprintf.c, 387 :: 		
0x0C62	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0C66	0xEEB10A40  VNEG.F32	S0, S0
0x0C6A	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x0C6E	0xF04B0B03  ORR	R11, R11, #3
0x0C72	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 389 :: 		
0x0C76	0xE7FF    B	L___Lib_Sprintf__doprntf74
L___Lib_Sprintf__doprntf363:
;__Lib_Sprintf.c, 386 :: 		
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
; flag start address is: 44 (R11)
0x0C78	0x2300    MOVS	R3, #0
0x0C7A	0xB21B    SXTH	R3, R3
0x0C7C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x0C80	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0C84	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0C88	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0C8C	0xD04A    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x0C8E	0xAC07    ADD	R4, SP, #28
0x0C90	0xAB06    ADD	R3, SP, #24
0x0C92	0x681B    LDR	R3, [R3, #0]
0x0C94	0x0DDB    LSRS	R3, R3, #23
0x0C96	0xF00303FF  AND	R3, R3, #255
0x0C9A	0x3B7E    SUBS	R3, #126
0x0C9C	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x0C9E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0CA2	0x1E5C    SUBS	R4, R3, #1
0x0CA4	0xB224    SXTH	R4, R4
0x0CA6	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x0CAA	0x2303    MOVS	R3, #3
0x0CAC	0xB21B    SXTH	R3, R3
0x0CAE	0x435C    MULS	R4, R3, R4
0x0CB0	0xB224    SXTH	R4, R4
0x0CB2	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x0CB6	0x230A    MOVS	R3, #10
0x0CB8	0xB21B    SXTH	R3, R3
0x0CBA	0xFB94F3F3  SDIV	R3, R4, R3
0x0CBE	0xB21B    SXTH	R3, R3
0x0CC0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x0CC4	0x2B00    CMP	R3, #0
0x0CC6	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x0CC8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0CCC	0x1E5B    SUBS	R3, R3, #1
0x0CCE	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x0CD2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0CD6	0x425B    RSBS	R3, R3, #0
0x0CD8	0xB258    SXTB	R0, R3
0x0CDA	0xF7FFFAE3  BL	__Lib_Sprintf_scale+0
0x0CDE	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0CE2	0xEE200A80  VMUL.F32	S0, S1, S0
0x0CE6	0xED8D0A08  VSTR.32	S0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x0CEA	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x0CEE	0xEEB70A00  VMOV.F32	S0, #1
0x0CF2	0xEEF40AC0  VCMPE.F32	S1, S0
0x0CF6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0CFA	0xDA05    BGE	L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x0CFC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0D00	0x1E5B    SUBS	R3, R3, #1
0x0D02	0xF8AD301C  STRH	R3, [SP, #28]
0x0D06	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x0D08	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x0D0C	0xEEB20A04  VMOV.F32	S0, #10
0x0D10	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D14	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D18	0xDB04    BLT	L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x0D1A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0D1E	0x1C5B    ADDS	R3, R3, #1
0x0D20	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x0D24	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0D28	0x2B00    CMP	R3, #0
0x0D2A	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x0D2C	0x2301    MOVS	R3, #1
0x0D2E	0xF88D3014  STRB	R3, [SP, #20]
0x0D32	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x0D34	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0D38	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x0D3C	0xF40B7380  AND	R3, R11, #256
0x0D40	0xB29B    UXTH	R3, R3
0x0D42	0xB983    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x0D44	0xF40B7300  AND	R3, R11, #512
0x0D48	0xB29B    UXTH	R3, R3
0x0D4A	0xB15B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x0D4C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D50	0xF06F0303  MVN	R3, #3
0x0D54	0x429C    CMP	R4, R3
0x0D56	0xDB04    BLT	L___Lib_Sprintf__doprntf320
0x0D58	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0D5C	0x4563    CMP	R3, R12
0x0D5E	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x0D60	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x0D62	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x0D64	0xE258    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x0D66	0xF1BC0F00  CMP	R12, #0
0x0D6A	0xD009    BEQ	L___Lib_Sprintf__doprntf364
0x0D6C	0xF40B7300  AND	R3, R11, #512
0x0D70	0xB29B    UXTH	R3, R3
0x0D72	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf365
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x0D74	0xF1AC0001  SUB	R0, R12, #1
0x0D78	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x0D7A	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 410 :: 		
0x0D7E	0xE7FF    B	L___Lib_Sprintf__doprntf324
L___Lib_Sprintf__doprntf364:
L___Lib_Sprintf__doprntf324:
; prec start address is: 48 (R12)
; prec end address is: 48 (R12)
0x0D80	0xE7FF    B	L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf365:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
; prec start address is: 48 (R12)
0x0D82	0xFA1FF38C  UXTH	R3, R12
0x0D86	0x2B08    CMP	R3, #8
0x0D88	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x0D8A	0x2308    MOVS	R3, #8
0x0D8C	0xF88D3014  STRB	R3, [SP, #20]
0x0D90	0xE001    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x0D92	0xF88DC014  STRB	R12, [SP, #20]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x0D96	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0D9A	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0D9E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0DA2	0xD070    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x0DA4	0xF9BD001C  LDRSH	R0, [SP, #28]
0x0DA8	0xF7FFFA7C  BL	__Lib_Sprintf_scale+0
0x0DAC	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0DB0	0xEE800A80  VDIV.F32	S0, S1, S0
0x0DB4	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x0DB8	0xF89D3014  LDRB	R3, [SP, #20]
0x0DBC	0x425B    RSBS	R3, R3, #0
0x0DBE	0xB258    SXTB	R0, R3
0x0DC0	0xF7FFFA70  BL	__Lib_Sprintf_scale+0
0x0DC4	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0DC8	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0DCC	0xEDCD0A06  VSTR.32	S1, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x0DD0	0xEEBC0A60  VCVT.U32.F32	S0, S1
0x0DD4	0xEE103A10  VMOV	R3, S0
0x0DD8	0xEE003A10  VMOV	S0, R3
0x0DDC	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0DE0	0xEE700AC0  VSUB.F32	S1, S1, S0
0x0DE4	0xEEB60A00  VMOV.F32	S0, #0.5
0x0DE8	0xEEF40AC0  VCMPE.F32	S1, S0
0x0DEC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0DF0	0xDB07    BLT	L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x0DF2	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0DF6	0xEEB60A00  VMOV.F32	S0, #0.5
0x0DFA	0xEE300A80  VADD.F32	S0, S1, S0
0x0DFE	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x0E02	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0E06	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0E0A	0xEE105A10  VMOV	R5, S0
0x0E0E	0xF89D3014  LDRB	R3, [SP, #20]
0x0E12	0x1C5B    ADDS	R3, R3, #1
0x0E14	0xB21B    SXTH	R3, R3
0x0E16	0x009C    LSLS	R4, R3, #2
0x0E18	0x4B0D    LDR	R3, [PC, #52]
0x0E1A	0x191B    ADDS	R3, R3, R4
0x0E1C	0x681B    LDR	R3, [R3, #0]
0x0E1E	0x429D    CMP	R5, R3
0x0E20	0xD30E    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x0E22	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0E26	0x4B0B    LDR	R3, [PC, #44]
0x0E28	0xEE003A10  VMOV	S0, R3
0x0E2C	0xEE200A80  VMUL.F32	S0, S1, S0
0x0E30	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x0E34	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0E38	0x1C5B    ADDS	R3, R3, #1
0x0E3A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x0E3E	0xE022    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x0E40	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0E44	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0E48	0xF000B806  B	#12
0x0E4C	0x231E2000  	?lstr1___Lib_Sprintf+0
0x0E50	0x7F340000  	__Lib_Sprintf_dpowers+0
0x0E54	0xCCCD3DCC  	#1036831949
0x0E58	0xEE105A10  VMOV	R5, S0
0x0E5C	0xF89D3014  LDRB	R3, [SP, #20]
0x0E60	0x009C    LSLS	R4, R3, #2
0x0E62	0x4BFB    LDR	R3, [PC, #1004]
0x0E64	0x191B    ADDS	R3, R3, R4
0x0E66	0x681B    LDR	R3, [R3, #0]
0x0E68	0x429D    CMP	R5, R3
0x0E6A	0xD20C    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x0E6C	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0E70	0xEEB20A04  VMOV.F32	S0, #10
0x0E74	0xEE200A80  VMUL.F32	S0, S1, S0
0x0E78	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x0E7C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x0E80	0x1E5B    SUBS	R3, R3, #1
0x0E82	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x0E86	0xF40B7300  AND	R3, R11, #512
0x0E8A	0xB29B    UXTH	R3, R3
0x0E8C	0x2B00    CMP	R3, #0
0x0E8E	0xD041    BEQ	L___Lib_Sprintf__doprntf367
0x0E90	0xF40B6300  AND	R3, R11, #2048
0x0E94	0xB29B    UXTH	R3, R3
0x0E96	0x2B00    CMP	R3, #0
0x0E98	0xD145    BNE	L___Lib_Sprintf__doprntf368
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x0E9A	0xF1BC0F0A  CMP	R12, #10
0x0E9E	0xDD04    BLE	L___Lib_Sprintf__doprntf366
; prec end address is: 48 (R12)
;__Lib_Sprintf.c, 433 :: 		
; prec start address is: 0 (R0)
0x0EA0	0x200A    MOVS	R0, #10
0x0EA2	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x0EA4	0xFA0FFC80  SXTH	R12, R0
0x0EA8	0xE7FF    B	L___Lib_Sprintf__doprntf102
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 432 :: 		
;__Lib_Sprintf.c, 433 :: 		
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
; prec start address is: 48 (R12)
0x0EAA	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x0EAE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0EB2	0xEE103A10  VMOV	R3, S0
0x0EB6	0x9308    STR	R3, [SP, #32]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; prec start address is: 48 (R12)
; flag start address is: 44 (R11)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x0EB8	0x9B08    LDR	R3, [SP, #32]
0x0EBA	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf326
0x0EBC	0x9D08    LDR	R5, [SP, #32]
0x0EBE	0x240A    MOVS	R4, #10
0x0EC0	0xFBB5F3F4  UDIV	R3, R5, R4
0x0EC4	0xFB045313  MLS	R3, R4, R3, R5
0x0EC8	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x0ECA	0xF1AC0C01  SUB	R12, R12, #1
0x0ECE	0xFA0FFC8C  SXTH	R12, R12
;__Lib_Sprintf.c, 437 :: 		
0x0ED2	0x9C08    LDR	R4, [SP, #32]
0x0ED4	0x230A    MOVS	R3, #10
0x0ED6	0xFBB4F3F3  UDIV	R3, R4, R3
0x0EDA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x0EDC	0xE7EC    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x0EDE	0xF89D3014  LDRB	R3, [SP, #20]
0x0EE2	0x459C    CMP	R12, R3
0x0EE4	0xDA0E    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x0EE6	0xF89D3014  LDRB	R3, [SP, #20]
0x0EEA	0xEBA3030C  SUB	R3, R3, R12, LSL #0
0x0EEE	0xB258    SXTB	R0, R3
0x0EF0	0xF7FFF9D8  BL	__Lib_Sprintf_scale+0
0x0EF4	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x0EF8	0xEE800A80  VDIV.F32	S0, S1, S0
0x0EFC	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x0F00	0xF88DC014  STRB	R12, [SP, #20]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x0F04	0xB233    SXTH	R3, R6
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
0x0F06	0x4644    MOV	R4, R8
0x0F08	0x4652    MOV	R2, R10
0x0F0A	0xFA1FF08B  UXTH	R0, R11
0x0F0E	0xFA0FF18C  SXTH	R1, R12
0x0F12	0xE006    B	L___Lib_Sprintf__doprntf328
; flag end address is: 44 (R11)
L___Lib_Sprintf__doprntf367:
0x0F14	0xFA0FF18C  SXTH	R1, R12
0x0F18	0xFA1FF08B  UXTH	R0, R11
0x0F1C	0x4652    MOV	R2, R10
0x0F1E	0x4644    MOV	R4, R8
0x0F20	0xB233    SXTH	R3, R6
L___Lib_Sprintf__doprntf328:
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 12 (R3)
0x0F22	0xB21D    SXTH	R5, R3
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; width end address is: 12 (R3)
; flag end address is: 0 (R0)
0x0F24	0xE006    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf368:
0x0F26	0xFA0FF18C  SXTH	R1, R12
0x0F2A	0xFA1FF08B  UXTH	R0, R11
0x0F2E	0x4652    MOV	R2, R10
0x0F30	0x4644    MOV	R4, R8
0x0F32	0xB235    SXTH	R5, R6
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
0x0F34	0x1D4B    ADDS	R3, R1, #5
0x0F36	0xB21B    SXTH	R3, R3
0x0F38	0x1AED    SUB	R5, R5, R3
0x0F3A	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 445 :: 		
0x0F3C	0xB921    CBNZ	R1, L___Lib_Sprintf__doprntf330
0x0F3E	0xF4006300  AND	R3, R0, #2048
0x0F42	0xB29B    UXTH	R3, R3
0x0F44	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x0F46	0xE001    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x0F48	0x1E6D    SUBS	R5, R5, #1
0x0F4A	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
; width start address is: 20 (R5)
0x0F4C	0xF0000303  AND	R3, R0, #3
0x0F50	0xB29B    UXTH	R3, R3
0x0F52	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf369
;__Lib_Sprintf.c, 448 :: 		
0x0F54	0x1E6D    SUBS	R5, R5, #1
0x0F56	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x0F58	0xE7FF    B	L___Lib_Sprintf__doprntf111
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 447 :: 		
;__Lib_Sprintf.c, 448 :: 		
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
; width start address is: 20 (R5)
0x0F5A	0xF0000304  AND	R3, R0, #4
0x0F5E	0xB29B    UXTH	R3, R3
0x0F60	0x2B00    CMP	R3, #0
0x0F62	0xD03E    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x0F64	0xF0000302  AND	R3, R0, #2
0x0F68	0xB29B    UXTH	R3, R3
0x0F6A	0xB1AB    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x0F6C	0xF0000301  AND	R3, R0, #1
0x0F70	0xB29B    UXTH	R3, R3
0x0F72	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x0F74	0x232D    MOVS	R3, #45
0x0F76	0xF88D300C  STRB	R3, [SP, #12]
0x0F7A	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x0F7C	0x232B    MOVS	R3, #43
0x0F7E	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf115:
0x0F82	0xF89D300C  LDRB	R3, [SP, #12]
0x0F86	0xF8893000  STRB	R3, [R9, #0]
0x0F8A	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x0F8E	0x1C7B    ADDS	R3, R7, #1
0x0F90	0xB21B    SXTH	R3, R3
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
0x0F92	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x0F94	0xB21E    SXTH	R6, R3
0x0F96	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x0F98	0xF0000301  AND	R3, R0, #1
0x0F9C	0xB29B    UXTH	R3, R3
0x0F9E	0xB143    CBZ	R3, L___Lib_Sprintf__doprntf370
;__Lib_Sprintf.c, 454 :: 		
0x0FA0	0x2320    MOVS	R3, #32
0x0FA2	0xF8893000  STRB	R3, [R9, #0]
0x0FA6	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x0FAA	0x1C7F    ADDS	R7, R7, #1
0x0FAC	0xB23F    SXTH	R7, R7
; pb end address is: 24 (R6)
; ccnt end address is: 28 (R7)
0x0FAE	0xB23B    SXTH	R3, R7
0x0FB0	0xE001    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf370:
;__Lib_Sprintf.c, 453 :: 		
0x0FB2	0xB23B    SXTH	R3, R7
0x0FB4	0x464E    MOV	R6, R9
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x0FB6	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x0FB8	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
; flag end address is: 0 (R0)
L___Lib_Sprintf__doprntf118:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 20 (R5)
; ap start address is: 16 (R4)
; f start address is: 8 (R2)
; flag start address is: 0 (R0)
; prec start address is: 4 (R1)
0x0FBA	0x2D00    CMP	R5, #0
0x0FBC	0xDD07    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x0FBE	0x2330    MOVS	R3, #48
0x0FC0	0x703B    STRB	R3, [R7, #0]
0x0FC2	0x1C7F    ADDS	R7, R7, #1
0x0FC4	0x1C76    ADDS	R6, R6, #1
0x0FC6	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 457 :: 		
0x0FC8	0x1E6D    SUBS	R5, R5, #1
0x0FCA	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 458 :: 		
0x0FCC	0xE7F5    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
0x0FCE	0xF8AD1004  STRH	R1, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x0FD2	0x4611    MOV	R1, R2
0x0FD4	0xB22A    SXTH	R2, R5
0x0FD6	0x46B8    MOV	R8, R7
0x0FD8	0xB287    UXTH	R7, R0
0x0FDA	0x4620    MOV	R0, R4
0x0FDC	0xF9BD5004  LDRSH	R5, [SP, #4]
0x0FE0	0xE050    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x0FE2	0xF0000308  AND	R3, R0, #8
0x0FE6	0xB29B    UXTH	R3, R3
0x0FE8	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf371
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; flag end address is: 0 (R0)
0x0FEA	0xB23E    SXTH	R6, R7
0x0FEC	0xB287    UXTH	R7, R0
0x0FEE	0xB208    SXTH	R0, R1
0x0FF0	0x46C8    MOV	R8, R9
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; width start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ap start address is: 16 (R4)
; pb start address is: 32 (R8)
; f start address is: 8 (R2)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x0FF2	0x2D00    CMP	R5, #0
0x0FF4	0xDD09    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x0FF6	0x2320    MOVS	R3, #32
0x0FF8	0xF8883000  STRB	R3, [R8, #0]
0x0FFC	0xF1080801  ADD	R8, R8, #1
0x1000	0x1C76    ADDS	R6, R6, #1
0x1002	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 464 :: 		
0x1004	0x1E6D    SUBS	R5, R5, #1
0x1006	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 465 :: 		
0x1008	0xE7F3    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
0x100A	0x9401    STR	R4, [SP, #4]
; f end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; width end address is: 20 (R5)
; prec end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x100C	0x4614    MOV	R4, R2
0x100E	0xB229    SXTH	R1, R5
0x1010	0xB235    SXTH	R5, R6
0x1012	0x4646    MOV	R6, R8
0x1014	0x9A01    LDR	R2, [SP, #4]
0x1016	0xE00A    B	L___Lib_Sprintf__doprntf121
; ap end address is: 16 (R4)
L___Lib_Sprintf__doprntf371:
;__Lib_Sprintf.c, 461 :: 		
0x1018	0x9201    STR	R2, [SP, #4]
0x101A	0xF8AD7008  STRH	R7, [SP, #8]
0x101E	0xB287    UXTH	R7, R0
0x1020	0xB208    SXTH	R0, R1
0x1022	0xB229    SXTH	R1, R5
0x1024	0x4622    MOV	R2, R4
0x1026	0x464E    MOV	R6, R9
0x1028	0xF9BD5008  LDRSH	R5, [SP, #8]
0x102C	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; width start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 16 (R4)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x102E	0xF0070302  AND	R3, R7, #2
0x1032	0xB29B    UXTH	R3, R3
0x1034	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1036	0xF0070301  AND	R3, R7, #1
0x103A	0xB29B    UXTH	R3, R3
0x103C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x103E	0x232D    MOVS	R3, #45
0x1040	0xF88D300D  STRB	R3, [SP, #13]
0x1044	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1046	0x232B    MOVS	R3, #43
0x1048	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf126:
0x104C	0xF89D300D  LDRB	R3, [SP, #13]
0x1050	0x7033    STRB	R3, [R6, #0]
0x1052	0x1C76    ADDS	R6, R6, #1
0x1054	0x1C6B    ADDS	R3, R5, #1
0x1056	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1058	0x46B0    MOV	R8, R6
; ccnt end address is: 12 (R3)
0x105A	0xB21E    SXTH	R6, R3
0x105C	0xE00E    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; ccnt start address is: 20 (R5)
0x105E	0xF0070301  AND	R3, R7, #1
0x1062	0xB29B    UXTH	R3, R3
0x1064	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 470 :: 		
0x1066	0x2320    MOVS	R3, #32
0x1068	0x7033    STRB	R3, [R6, #0]
0x106A	0x1C76    ADDS	R6, R6, #1
0x106C	0x1C6D    ADDS	R5, R5, #1
0x106E	0xB22D    SXTH	R5, R5
; pb end address is: 24 (R6)
; ccnt end address is: 20 (R5)
0x1070	0x4633    MOV	R3, R6
0x1072	0xB22E    SXTH	R6, R5
0x1074	0xE001    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 469 :: 		
0x1076	0x4633    MOV	R3, R6
0x1078	0xB22E    SXTH	R6, R5
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x107A	0x4698    MOV	R8, R3
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 32 (R8)
; ccnt start address is: 24 (R6)
0x107C	0xB205    SXTH	R5, R0
; f end address is: 16 (R4)
; width end address is: 4 (R1)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x107E	0x4610    MOV	R0, R2
0x1080	0xB20A    SXTH	R2, R1
0x1082	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
; prec start address is: 20 (R5)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
0x1084	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1088	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x108C	0xEE103A10  VMOV	R3, S0
0x1090	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x1092	0xF89D3014  LDRB	R3, [SP, #20]
0x1096	0x009C    LSLS	R4, R3, #2
0x1098	0x4B6D    LDR	R3, [PC, #436]
0x109A	0x191B    ADDS	R3, R3, R4
0x109C	0x681C    LDR	R4, [R3, #0]
0x109E	0x9B08    LDR	R3, [SP, #32]
0x10A0	0xFBB3F3F4  UDIV	R3, R3, R4
0x10A4	0x3330    ADDS	R3, #48
0x10A6	0xF8883000  STRB	R3, [R8, #0]
0x10AA	0xF1080801  ADD	R8, R8, #1
0x10AE	0x1C74    ADDS	R4, R6, #1
0x10B0	0xB224    SXTH	R4, R4
; ccnt end address is: 24 (R6)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 474 :: 		
0x10B2	0xB92D    CBNZ	R5, L___Lib_Sprintf__doprntf332
0x10B4	0xF4076300  AND	R3, R7, #2048
0x10B8	0xB29B    UXTH	R3, R3
0x10BA	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf331
; prec end address is: 20 (R5)
0x10BC	0x4645    MOV	R5, R8
0x10BE	0xE041    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
; prec start address is: 20 (R5)
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x10C0	0x232E    MOVS	R3, #46
0x10C2	0xF8883000  STRB	R3, [R8, #0]
0x10C6	0xF1080901  ADD	R9, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x10CA	0xF1040801  ADD	R8, R4, #1
0x10CE	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 16 (R4)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 476 :: 		
0x10D2	0xF89D3014  LDRB	R3, [SP, #20]
0x10D6	0x1AEC    SUB	R4, R5, R3
0x10D8	0xB224    SXTH	R4, R4
; prec end address is: 20 (R5)
; prec start address is: 16 (R4)
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 16 (R4)
; ap end address is: 0 (R0)
; f end address is: 4 (R1)
0x10DA	0x460E    MOV	R6, R1
0x10DC	0xB211    SXTH	R1, R2
0x10DE	0x4602    MOV	R2, R0
0x10E0	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; prec start address is: 0 (R0)
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; width start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 24 (R6)
; flag start address is: 28 (R7)
0x10E2	0xF89D3014  LDRB	R3, [SP, #20]
0x10E6	0xB1DB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x10E8	0xF89D3014  LDRB	R3, [SP, #20]
0x10EC	0x1E5B    SUBS	R3, R3, #1
0x10EE	0xB2DB    UXTB	R3, R3
0x10F0	0xF88D3014  STRB	R3, [SP, #20]
0x10F4	0x009C    LSLS	R4, R3, #2
0x10F6	0x4B56    LDR	R3, [PC, #344]
0x10F8	0x191B    ADDS	R3, R3, R4
0x10FA	0x681C    LDR	R4, [R3, #0]
0x10FC	0x9B08    LDR	R3, [SP, #32]
0x10FE	0xFBB3F5F4  UDIV	R5, R3, R4
0x1102	0x240A    MOVS	R4, #10
0x1104	0xFBB5F3F4  UDIV	R3, R5, R4
0x1108	0xFB045313  MLS	R3, R4, R3, R5
0x110C	0x3330    ADDS	R3, #48
0x110E	0xF8893000  STRB	R3, [R9, #0]
0x1112	0xF1090901  ADD	R9, R9, #1
0x1116	0xF1080801  ADD	R8, R8, #1
0x111A	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 479 :: 		
0x111E	0xE7E0    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
0x1120	0xB204    SXTH	R4, R0
; f end address is: 24 (R6)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
0x1122	0x4610    MOV	R0, R2
0x1124	0xB20A    SXTH	R2, R1
0x1126	0x4631    MOV	R1, R6
0x1128	0x464E    MOV	R6, R9
0x112A	0xFA0FF588  SXTH	R5, R8
L___Lib_Sprintf__doprntf134:
; width end address is: 4 (R1)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
; pb start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; prec start address is: 16 (R4)
0x112E	0xB13C    CBZ	R4, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1130	0x2330    MOVS	R3, #48
0x1132	0x7033    STRB	R3, [R6, #0]
0x1134	0x1C76    ADDS	R6, R6, #1
0x1136	0x1C6D    ADDS	R5, R5, #1
0x1138	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 482 :: 		
0x113A	0x1E64    SUBS	R4, R4, #1
0x113C	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 483 :: 		
; prec end address is: 16 (R4)
0x113E	0xE7F6    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; ap end address is: 0 (R0)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x1140	0xB22C    SXTH	R4, R5
0x1142	0x4635    MOV	R5, R6
L___Lib_Sprintf__doprntf131:
; pb end address is: 24 (R6)
;__Lib_Sprintf.c, 485 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
; width start address is: 8 (R2)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 28 (R7)
0x1144	0xF0070320  AND	R3, R7, #32
0x1148	0xB29B    UXTH	R3, R3
0x114A	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x114C	0x2345    MOVS	R3, #69
0x114E	0x702B    STRB	R3, [R5, #0]
0x1150	0x1C6D    ADDS	R5, R5, #1
0x1152	0x1C64    ADDS	R4, R4, #1
0x1154	0xB224    SXTH	R4, R4
0x1156	0xE004    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
0x1158	0x2365    MOVS	R3, #101
0x115A	0x702B    STRB	R3, [R5, #0]
0x115C	0x1C6D    ADDS	R5, R5, #1
0x115E	0x1C64    ADDS	R4, R4, #1
0x1160	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
0x1162	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1166	0x2B00    CMP	R3, #0
0x1168	0xDA0B    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x116A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x116E	0x425B    RSBS	R3, R3, #0
0x1170	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x1174	0x232D    MOVS	R3, #45
0x1176	0x702B    STRB	R3, [R5, #0]
0x1178	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x117C	0x1C65    ADDS	R5, R4, #1
0x117E	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 492 :: 		
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
0x1180	0xE005    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
0x1182	0x232B    MOVS	R3, #43
0x1184	0x702B    STRB	R3, [R5, #0]
0x1186	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x118A	0x1C65    ADDS	R5, R4, #1
0x118C	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 32 (R8)
0x118E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1192	0x230A    MOVS	R3, #10
0x1194	0xB21B    SXTH	R3, R3
0x1196	0xFB94F3F3  SDIV	R3, R4, R3
0x119A	0xB21B    SXTH	R3, R3
0x119C	0x3330    ADDS	R3, #48
0x119E	0xF8883000  STRB	R3, [R8, #0]
0x11A2	0xF1080601  ADD	R6, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x11A6	0x46B1    MOV	R9, R6
0x11A8	0xF1050801  ADD	R8, R5, #1
0x11AC	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 20 (R5)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 496 :: 		
0x11B0	0xF9BD501C  LDRSH	R5, [SP, #28]
0x11B4	0x240A    MOVS	R4, #10
0x11B6	0xB224    SXTH	R4, R4
0x11B8	0xFB95F3F4  SDIV	R3, R5, R4
0x11BC	0xFB045313  MLS	R3, R4, R3, R5
0x11C0	0xB21B    SXTH	R3, R3
0x11C2	0x3330    ADDS	R3, #48
0x11C4	0x7033    STRB	R3, [R6, #0]
0x11C6	0xF1090401  ADD	R4, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 16 (R4)
0x11CA	0xF1080501  ADD	R5, R8, #1
0x11CE	0xB22D    SXTH	R5, R5
; ccnt end address is: 32 (R8)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 497 :: 		
0x11D0	0xF0070308  AND	R3, R7, #8
0x11D4	0xB29B    UXTH	R3, R3
; flag end address is: 28 (R7)
0x11D6	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf374
0x11D8	0x2A00    CMP	R2, #0
0x11DA	0xDD17    BLE	L___Lib_Sprintf__doprntf375
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x11DC	0xF8AD5004  STRH	R5, [SP, #4]
; ccnt end address is: 20 (R5)
0x11E0	0xB215    SXTH	R5, R2
0x11E2	0xF9BD2004  LDRSH	R2, [SP, #4]
0x11E6	0xE7FF    B	L___Lib_Sprintf__doprntf143
; width end address is: 8 (R2)
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; ccnt start address is: 8 (R2)
; ccnt start address is: 8 (R2)
; width start address is: 20 (R5)
; pb start address is: 16 (R4)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; width start address is: 20 (R5)
0x11E8	0x2320    MOVS	R3, #32
0x11EA	0x7023    STRB	R3, [R4, #0]
0x11EC	0x1C64    ADDS	R4, R4, #1
; pb end address is: 16 (R4)
0x11EE	0x1C52    ADDS	R2, R2, #1
0x11F0	0xB212    SXTH	R2, R2
; ccnt end address is: 8 (R2)
;__Lib_Sprintf.c, 500 :: 		
0x11F2	0x1E6B    SUBS	R3, R5, #1
0x11F4	0xB21B    SXTH	R3, R3
0x11F6	0xB21D    SXTH	R5, R3
; width end address is: 20 (R5)
0x11F8	0x2B00    CMP	R3, #0
0x11FA	0xD1F5    BNE	L___Lib_Sprintf__doprntf373
; width end address is: 20 (R5)
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 16 (R4)
; f end address is: 4 (R1)
0x11FC	0x4623    MOV	R3, R4
;__Lib_Sprintf.c, 497 :: 		
0x11FE	0xE001    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf374:
0x1200	0xB22A    SXTH	R2, R5
0x1202	0x4623    MOV	R3, R4
L___Lib_Sprintf__doprntf334:
; ccnt start address is: 8 (R2)
; pb start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1204	0x4605    MOV	R5, R0
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1206	0xB216    SXTH	R6, R2
0x1208	0x461A    MOV	R2, R3
0x120A	0xE002    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf375:
0x120C	0xB22E    SXTH	R6, R5
0x120E	0x4605    MOV	R5, R0
0x1210	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x1212	0x4608    MOV	R0, R1
0x1214	0xF7FFBAEF  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; prec start address is: 48 (R12)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x1218	0xF40B7300  AND	R3, R11, #512
0x121C	0xB29B    UXTH	R3, R3
0x121E	0x2B00    CMP	R3, #0
0x1220	0xF0008073  BEQ	L___Lib_Sprintf__doprntf377
;__Lib_Sprintf.c, 506 :: 		
0x1224	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1228	0x2B00    CMP	R3, #0
0x122A	0xDA07    BGE	L___Lib_Sprintf__doprntf376
;__Lib_Sprintf.c, 507 :: 		
0x122C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1230	0x1E5B    SUBS	R3, R3, #1
0x1232	0xB21B    SXTH	R3, R3
0x1234	0xEBAC0003  SUB	R0, R12, R3, LSL #0
0x1238	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x123A	0xE001    B	L___Lib_Sprintf__doprntf147
L___Lib_Sprintf__doprntf376:
;__Lib_Sprintf.c, 506 :: 		
0x123C	0xFA0FF08C  SXTH	R0, R12
;__Lib_Sprintf.c, 507 :: 		
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
; prec start address is: 0 (R0)
0x1240	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1244	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1248	0xEE103A10  VMOV	R3, S0
0x124C	0x9308    STR	R3, [SP, #32]
0x124E	0xE001    B	#2
0x1250	0x7F340000  	__Lib_Sprintf_dpowers+0
;__Lib_Sprintf.c, 509 :: 		
0x1254	0x2301    MOVS	R3, #1
0x1256	0xF88D3014  STRB	R3, [SP, #20]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
0x125A	0xFA1FF58B  UXTH	R5, R11
L___Lib_Sprintf__doprntf148:
; prec start address is: 0 (R0)
; flag start address is: 20 (R5)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x125E	0xF89D3014  LDRB	R3, [SP, #20]
0x1262	0x2B0A    CMP	R3, #10
0x1264	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x1266	0xF89D3014  LDRB	R3, [SP, #20]
0x126A	0x009C    LSLS	R4, R3, #2
0x126C	0x4BF8    LDR	R3, [PC, #992]
0x126E	0x191B    ADDS	R3, R3, R4
0x1270	0x681C    LDR	R4, [R3, #0]
0x1272	0x9B08    LDR	R3, [SP, #32]
0x1274	0x42A3    CMP	R3, R4
0x1276	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x1278	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x127A	0xF89D3014  LDRB	R3, [SP, #20]
0x127E	0x1C5B    ADDS	R3, R3, #1
0x1280	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 511 :: 		
0x1284	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x1286	0xF89D3014  LDRB	R3, [SP, #20]
0x128A	0x1AC4    SUB	R4, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 44 (R11)
0x128C	0xFA0FFB84  SXTH	R11, R4
;__Lib_Sprintf.c, 513 :: 		
0x1290	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x1294	0xEEF80A40  VCVT.F32.U32	S1, S0
0x1298	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x129C	0xEE300A60  VSUB.F32	S0, S0, S1
0x12A0	0xED8D0A0A  VSTR.32	S0, [SP, #40]
0x12A4	0xB260    SXTB	R0, R4
0x12A6	0xF7FEFFFD  BL	__Lib_Sprintf_scale+0
0x12AA	0xEDDD0A0A  VLDR.32	S1, [SP, #40]
0x12AE	0xEE600A80  VMUL.F32	S1, S1, S0
0x12B2	0xEEB60A00  VMOV.F32	S0, #0.5
0x12B6	0xEE300A80  VADD.F32	S0, S1, S0
0x12BA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x12BE	0xEE103A10  VMOV	R3, S0
0x12C2	0x9308    STR	R3, [SP, #32]
; prec end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
0x12C4	0xB239    SXTH	R1, R7
0x12C6	0xB2AF    UXTH	R7, R5
0x12C8	0xB230    SXTH	R0, R6
0x12CA	0x464E    MOV	R6, R9
0x12CC	0x4642    MOV	R2, R8
0x12CE	0xFA0FF88B  SXTH	R8, R11
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; prec start address is: 32 (R8)
; width start address is: 0 (R0)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 40 (R10)
; flag start address is: 28 (R7)
0x12D2	0xF1B80F00  CMP	R8, #0
0x12D6	0xD010    BEQ	L___Lib_Sprintf__doprntf336
0x12D8	0x9D08    LDR	R5, [SP, #32]
0x12DA	0x240A    MOVS	R4, #10
0x12DC	0xFBB5F3F4  UDIV	R3, R5, R4
0x12E0	0xFB045313  MLS	R3, R4, R3, R5
0x12E4	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x12E6	0x9C08    LDR	R4, [SP, #32]
0x12E8	0x230A    MOVS	R3, #10
0x12EA	0xFBB4F3F3  UDIV	R3, R4, R3
0x12EE	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x12F0	0xF1A80801  SUB	R8, R8, #1
0x12F4	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 517 :: 		
0x12F8	0xE7EB    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x12FA	0x46B1    MOV	R9, R6
; prec end address is: 32 (R8)
; f end address is: 40 (R10)
; pb end address is: 24 (R6)
; flag end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; ap end address is: 8 (R2)
0x12FC	0xB206    SXTH	R6, R0
0x12FE	0xB2BD    UXTH	R5, R7
0x1300	0xB20F    SXTH	R7, R1
0x1302	0xFA0FF488  SXTH	R4, R8
0x1306	0x4690    MOV	R8, R2
0x1308	0xE003    B	L___Lib_Sprintf__doprntf146
; width end address is: 0 (R0)
L___Lib_Sprintf__doprntf377:
;__Lib_Sprintf.c, 505 :: 		
0x130A	0xFA1FF58B  UXTH	R5, R11
0x130E	0xFA0FF48C  SXTH	R4, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; flag start address is: 20 (R5)
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1312	0x2C0C    CMP	R4, #12
0x1314	0xDC08    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x1316	0xB2E0    UXTB	R0, R4
0x1318	0xF7FFF87A  BL	__Lib_Sprintf_fround+0
0x131C	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1320	0xEE300A80  VADD.F32	S0, S1, S0
0x1324	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x1328	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x132C	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1330	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1334	0xD039    BEQ	L___Lib_Sprintf__doprntf339
0x1336	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x133A	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x133E	0xEE103A10  VMOV	R3, S0
0x1342	0xBB93    CBNZ	R3, L___Lib_Sprintf__doprntf338
0x1344	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1348	0x2B01    CMP	R3, #1
0x134A	0xDD2E    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x134C	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1350	0xF7FEFFA8  BL	__Lib_Sprintf_scale+0
0x1354	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1358	0xEEC00A80  VDIV.F32	S1, S1, S0
0x135C	0x4BBD    LDR	R3, [PC, #756]
0x135E	0xEE003A10  VMOV	S0, R3
0x1362	0xEEF40AC0  VCMPE.F32	S1, S0
0x1366	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x136A	0xDA05    BGE	L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x136C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1370	0x3B09    SUBS	R3, #9
0x1372	0xF8AD301C  STRH	R3, [SP, #28]
0x1376	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x1378	0xF9BD301C  LDRSH	R3, [SP, #28]
0x137C	0x3B08    SUBS	R3, #8
0x137E	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x1382	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1386	0xF7FEFF8D  BL	__Lib_Sprintf_scale+0
0x138A	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x138E	0xEE800A80  VDIV.F32	S0, S1, S0
0x1392	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1396	0xEE103A10  VMOV	R3, S0
0x139A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x139C	0xF04F0300  MOV	R3, #0
0x13A0	0xEE003A10  VMOV	S0, R3
0x13A4	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x13A8	0xE014    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x13AA	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x13AE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x13B2	0xEE103A10  VMOV	R3, S0
0x13B6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x13B8	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x13BC	0xEEF80A40  VCVT.F32.U32	S1, S0
0x13C0	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x13C4	0xEE300A60  VSUB.F32	S0, S0, S1
0x13C8	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x13CC	0x2300    MOVS	R3, #0
0x13CE	0xB21B    SXTH	R3, R3
0x13D0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x13D4	0x2301    MOVS	R3, #1
0x13D6	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 20 (R5)
0x13DA	0xB222    SXTH	R2, R4
0x13DC	0x4651    MOV	R1, R10
0x13DE	0x4640    MOV	R0, R8
0x13E0	0xFA0FF886  SXTH	R8, R6
0x13E4	0xB23E    SXTH	R6, R7
0x13E6	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; width start address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; prec start address is: 8 (R2)
; flag start address is: 20 (R5)
0x13E8	0xF89D3014  LDRB	R3, [SP, #20]
0x13EC	0x2B0A    CMP	R3, #10
0x13EE	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x13F0	0xF89D3014  LDRB	R3, [SP, #20]
0x13F4	0x009C    LSLS	R4, R3, #2
0x13F6	0x4B96    LDR	R3, [PC, #600]
0x13F8	0x191B    ADDS	R3, R3, R4
0x13FA	0x681C    LDR	R4, [R3, #0]
0x13FC	0x9B08    LDR	R3, [SP, #32]
0x13FE	0x42A3    CMP	R3, R4
0x1400	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x1402	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x1404	0xF89D3014  LDRB	R3, [SP, #20]
0x1408	0x1C5B    ADDS	R3, R3, #1
0x140A	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 540 :: 		
0x140E	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x1410	0xF89D3014  LDRB	R3, [SP, #20]
0x1414	0x18D4    ADDS	R4, R2, R3
0x1416	0xB224    SXTH	R4, R4
0x1418	0xF9BD301C  LDRSH	R3, [SP, #28]
0x141C	0x18E3    ADDS	R3, R4, R3
0x141E	0xB21B    SXTH	R3, R3
0x1420	0xEBA80403  SUB	R4, R8, R3, LSL #0
0x1424	0xB224    SXTH	R4, R4
; width end address is: 32 (R8)
; width start address is: 16 (R4)
;__Lib_Sprintf.c, 542 :: 		
0x1426	0xF4056300  AND	R3, R5, #2048
0x142A	0xB29B    UXTH	R3, R3
0x142C	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x142E	0xB902    CBNZ	R2, L___Lib_Sprintf__doprntf340
0x1430	0xE001    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x1432	0x1E64    SUBS	R4, R4, #1
0x1434	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
; width start address is: 16 (R4)
0x1436	0xF0050303  AND	R3, R5, #3
0x143A	0xB29B    UXTH	R3, R3
0x143C	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 545 :: 		
0x143E	0x1E64    SUBS	R4, R4, #1
0x1440	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
0x1442	0xE7FF    B	L___Lib_Sprintf__doprntf170
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 544 :: 		
;__Lib_Sprintf.c, 545 :: 		
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
; width start address is: 16 (R4)
0x1444	0xF0050304  AND	R3, R5, #4
0x1448	0xB29B    UXTH	R3, R3
0x144A	0x2B00    CMP	R3, #0
0x144C	0xD038    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x144E	0xF0050302  AND	R3, R5, #2
0x1452	0xB29B    UXTH	R3, R3
0x1454	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1456	0xF0050301  AND	R3, R5, #1
0x145A	0xB29B    UXTH	R3, R3
0x145C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x145E	0x232D    MOVS	R3, #45
0x1460	0xF88D300E  STRB	R3, [SP, #14]
0x1464	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x1466	0x232B    MOVS	R3, #43
0x1468	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf174:
0x146C	0xF89D300E  LDRB	R3, [SP, #14]
0x1470	0x703B    STRB	R3, [R7, #0]
0x1472	0x1C7F    ADDS	R7, R7, #1
0x1474	0x1C76    ADDS	R6, R6, #1
0x1476	0xB236    SXTH	R6, R6
0x1478	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x147A	0xF0050301  AND	R3, R5, #1
0x147E	0xB29B    UXTH	R3, R3
0x1480	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 551 :: 		
0x1482	0x2320    MOVS	R3, #32
0x1484	0x703B    STRB	R3, [R7, #0]
0x1486	0x1C7F    ADDS	R7, R7, #1
0x1488	0x1C76    ADDS	R6, R6, #1
0x148A	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x148C	0xB233    SXTH	R3, R6
0x148E	0x463E    MOV	R6, R7
0x1490	0xE001    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 550 :: 		
0x1492	0xB233    SXTH	R3, R6
0x1494	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x1496	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x1498	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf177:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x149A	0x2C00    CMP	R4, #0
0x149C	0xDD07    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x149E	0x2330    MOVS	R3, #48
0x14A0	0x703B    STRB	R3, [R7, #0]
0x14A2	0x1C7F    ADDS	R7, R7, #1
0x14A4	0x1C76    ADDS	R6, R6, #1
0x14A6	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 554 :: 		
0x14A8	0x1E64    SUBS	R4, R4, #1
0x14AA	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 555 :: 		
0x14AC	0xE7F5    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
0x14AE	0x9001    STR	R0, [SP, #4]
0x14B0	0x46B9    MOV	R9, R7
0x14B2	0xB227    SXTH	R7, R4
0x14B4	0xFA0FF886  SXTH	R8, R6
0x14B8	0xB2AE    UXTH	R6, R5
0x14BA	0xB210    SXTH	R0, R2
0x14BC	0x9A01    LDR	R2, [SP, #4]
0x14BE	0xE048    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
0x14C0	0xF0050308  AND	R3, R5, #8
0x14C4	0xB29B    UXTH	R3, R3
0x14C6	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf380
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 24 (R6)
0x14C8	0x2C00    CMP	R4, #0
0x14CA	0xDD07    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x14CC	0x2320    MOVS	R3, #32
0x14CE	0x703B    STRB	R3, [R7, #0]
0x14D0	0x1C7F    ADDS	R7, R7, #1
0x14D2	0x1C76    ADDS	R6, R6, #1
0x14D4	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 561 :: 		
0x14D6	0x1E64    SUBS	R4, R4, #1
0x14D8	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 562 :: 		
0x14DA	0xE7F5    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
0x14DC	0xF8AD4004  STRH	R4, [SP, #4]
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
0x14E0	0x460C    MOV	R4, R1
0x14E2	0xB2A9    UXTH	R1, R5
0x14E4	0x4605    MOV	R5, R0
0x14E6	0xF9BD0004  LDRSH	R0, [SP, #4]
0x14EA	0xE004    B	L___Lib_Sprintf__doprntf180
; prec end address is: 8 (R2)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 558 :: 		
0x14EC	0x9101    STR	R1, [SP, #4]
0x14EE	0xB2A9    UXTH	R1, R5
0x14F0	0x4605    MOV	R5, R0
0x14F2	0xB220    SXTH	R0, R4
0x14F4	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; width start address is: 0 (R0)
; flag start address is: 4 (R1)
; prec start address is: 8 (R2)
; f start address is: 16 (R4)
; pb start address is: 28 (R7)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
0x14F6	0xF0010302  AND	R3, R1, #2
0x14FA	0xB29B    UXTH	R3, R3
0x14FC	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x14FE	0xF0010301  AND	R3, R1, #1
0x1502	0xB29B    UXTH	R3, R3
0x1504	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x1506	0x232D    MOVS	R3, #45
0x1508	0xF88D300F  STRB	R3, [SP, #15]
0x150C	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x150E	0x232B    MOVS	R3, #43
0x1510	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf185:
0x1514	0xF89D300F  LDRB	R3, [SP, #15]
0x1518	0x703B    STRB	R3, [R7, #0]
0x151A	0x1C7F    ADDS	R7, R7, #1
0x151C	0x1C73    ADDS	R3, R6, #1
0x151E	0xB21B    SXTH	R3, R3
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1520	0x463E    MOV	R6, R7
0x1522	0xE00E    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; ccnt start address is: 24 (R6)
0x1524	0xF0010301  AND	R3, R1, #1
0x1528	0xB29B    UXTH	R3, R3
0x152A	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf381
;__Lib_Sprintf.c, 567 :: 		
0x152C	0x2320    MOVS	R3, #32
0x152E	0x703B    STRB	R3, [R7, #0]
0x1530	0x1C7F    ADDS	R7, R7, #1
0x1532	0x1C76    ADDS	R6, R6, #1
0x1534	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x1536	0x463B    MOV	R3, R7
0x1538	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf381:
;__Lib_Sprintf.c, 566 :: 		
0x153A	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
0x153C	0x9301    STR	R3, [SP, #4]
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x153E	0xB233    SXTH	R3, R6
0x1540	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x1542	0xB207    SXTH	R7, R0
; width end address is: 0 (R0)
; prec end address is: 8 (R2)
; f end address is: 16 (R4)
; pb end address is: 24 (R6)
; flag end address is: 4 (R1)
; ccnt end address is: 12 (R3)
; ap end address is: 20 (R5)
0x1544	0xB210    SXTH	R0, R2
0x1546	0x462A    MOV	R2, R5
0x1548	0x46B1    MOV	R9, R6
0x154A	0xB28E    UXTH	R6, R1
0x154C	0x4621    MOV	R1, R4
0x154E	0xFA0FF883  SXTH	R8, R3
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf188:
; width start address is: 28 (R7)
; flag start address is: 24 (R6)
; prec start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
0x1552	0xF89D4014  LDRB	R4, [SP, #20]
0x1556	0xF89D3014  LDRB	R3, [SP, #20]
0x155A	0x1E5B    SUBS	R3, R3, #1
0x155C	0xF88D3014  STRB	R3, [SP, #20]
0x1560	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x1562	0xF89D3014  LDRB	R3, [SP, #20]
0x1566	0x009C    LSLS	R4, R3, #2
0x1568	0x4B39    LDR	R3, [PC, #228]
0x156A	0x191B    ADDS	R3, R3, R4
0x156C	0x681C    LDR	R4, [R3, #0]
0x156E	0x9B08    LDR	R3, [SP, #32]
0x1570	0xFBB3F5F4  UDIV	R5, R3, R4
0x1574	0x240A    MOVS	R4, #10
0x1576	0xFBB5F3F4  UDIV	R3, R5, R4
0x157A	0xFB045313  MLS	R3, R4, R3, R5
0x157E	0x3330    ADDS	R3, #48
0x1580	0xF8893000  STRB	R3, [R9, #0]
0x1584	0xF1090901  ADD	R9, R9, #1
0x1588	0xF1080801  ADD	R8, R8, #1
0x158C	0xFA0FF888  SXTH	R8, R8
0x1590	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
0x1592	0x460D    MOV	R5, R1
0x1594	0x4614    MOV	R4, R2
0x1596	0x46CA    MOV	R10, R9
0x1598	0xFA0FF988  SXTH	R9, R8
L___Lib_Sprintf__doprntf190:
; flag end address is: 24 (R6)
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
; ap start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
0x159C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x15A0	0x2B00    CMP	R3, #0
0x15A2	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x15A4	0x2330    MOVS	R3, #48
0x15A6	0xF88A3000  STRB	R3, [R10, #0]
0x15AA	0xF10A0A01  ADD	R10, R10, #1
0x15AE	0xF1090901  ADD	R9, R9, #1
0x15B2	0xFA0FF989  SXTH	R9, R9
;__Lib_Sprintf.c, 573 :: 		
0x15B6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x15BA	0x1E5B    SUBS	R3, R3, #1
0x15BC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x15C0	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
0x15C2	0x2808    CMP	R0, #8
0x15C4	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x15C6	0x2308    MOVS	R3, #8
0x15C8	0xF88D3014  STRB	R3, [SP, #20]
0x15CC	0xE001    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x15CE	0xF88D0014  STRB	R0, [SP, #20]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x15D2	0xF89D3014  LDRB	R3, [SP, #20]
0x15D6	0x1AC3    SUB	R3, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
0x15D8	0xFA0FF883  SXTH	R8, R3
;__Lib_Sprintf.c, 580 :: 		
0x15DC	0xF89D3014  LDRB	R3, [SP, #20]
0x15E0	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x15E2	0xF4066300  AND	R3, R6, #2048
0x15E6	0xB29B    UXTH	R3, R3
0x15E8	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x15EA	0xE00A    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x15EC	0x232E    MOVS	R3, #46
0x15EE	0xF88A3000  STRB	R3, [R10, #0]
0x15F2	0xF10A0301  ADD	R3, R10, #1
; pb end address is: 40 (R10)
; pb start address is: 0 (R0)
0x15F6	0x4618    MOV	R0, R3
0x15F8	0xF1090901  ADD	R9, R9, #1
0x15FC	0xFA0FF989  SXTH	R9, R9
; pb end address is: 0 (R0)
; ccnt end address is: 36 (R9)
0x1600	0x4682    MOV	R10, R0
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
0x1602	0xF89D0014  LDRB	R0, [SP, #20]
0x1606	0xF7FEFE4D  BL	__Lib_Sprintf_scale+0
0x160A	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x160E	0xEE200A80  VMUL.F32	S0, S1, S0
0x1612	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1616	0xEE103A10  VMOV	R3, S0
0x161A	0x9308    STR	R3, [SP, #32]
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; prec end address is: 32 (R8)
; ccnt end address is: 36 (R9)
; pb end address is: 40 (R10)
; ap end address is: 16 (R4)
; f end address is: 20 (R5)
0x161C	0xB239    SXTH	R1, R7
0x161E	0x4627    MOV	R7, R4
0x1620	0xB2B2    UXTH	R2, R6
0x1622	0x462E    MOV	R6, R5
0x1624	0xFA0FF088  SXTH	R0, R8
0x1628	0xFA0FF889  SXTH	R8, R9
0x162C	0x46D1    MOV	R9, R10
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 4 (R1)
; flag start address is: 8 (R2)
; f start address is: 24 (R6)
; ap start address is: 28 (R7)
0x162E	0xF89D3014  LDRB	R3, [SP, #20]
0x1632	0xB303    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x1634	0xF89D3014  LDRB	R3, [SP, #20]
0x1638	0x1E5B    SUBS	R3, R3, #1
0x163A	0xB2DB    UXTB	R3, R3
0x163C	0xF88D3014  STRB	R3, [SP, #20]
0x1640	0x009C    LSLS	R4, R3, #2
0x1642	0x4B03    LDR	R3, [PC, #12]
0x1644	0x191B    ADDS	R3, R3, R4
0x1646	0x681C    LDR	R4, [R3, #0]
0x1648	0x9B08    LDR	R3, [SP, #32]
0x164A	0xFBB3F5F4  UDIV	R5, R3, R4
0x164E	0xE003    B	#6
0x1650	0x7F340000  	__Lib_Sprintf_dpowers+0
0x1654	0x705F4089  	#1082749023
0x1658	0x240A    MOVS	R4, #10
0x165A	0xFBB5F3F4  UDIV	R3, R5, R4
0x165E	0xFB045313  MLS	R3, R4, R3, R5
0x1662	0x3330    ADDS	R3, #48
0x1664	0xF8893000  STRB	R3, [R9, #0]
0x1668	0xF1090901  ADD	R9, R9, #1
0x166C	0xF1080801  ADD	R8, R8, #1
0x1670	0xFA0FF888  SXTH	R8, R8
0x1674	0xE7DB    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
0x1676	0xB20D    SXTH	R5, R1
; width end address is: 4 (R1)
; f end address is: 24 (R6)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; flag end address is: 8 (R2)
; prec end address is: 0 (R0)
0x1678	0x4631    MOV	R1, R6
0x167A	0xB206    SXTH	R6, R0
0x167C	0x4638    MOV	R0, R7
0x167E	0x464F    MOV	R7, R9
0x1680	0xB294    UXTH	R4, R2
0x1682	0xFA0FF288  SXTH	R2, R8
L___Lib_Sprintf__doprntf199:
; ap end address is: 28 (R7)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 16 (R4)
; width start address is: 20 (R5)
; prec start address is: 24 (R6)
; ccnt start address is: 8 (R2)
; pb start address is: 28 (R7)
0x1686	0xB13E    CBZ	R6, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x1688	0x2330    MOVS	R3, #48
0x168A	0x703B    STRB	R3, [R7, #0]
0x168C	0x1C7F    ADDS	R7, R7, #1
0x168E	0x1C52    ADDS	R2, R2, #1
0x1690	0xB212    SXTH	R2, R2
;__Lib_Sprintf.c, 589 :: 		
0x1692	0x1E76    SUBS	R6, R6, #1
0x1694	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 590 :: 		
; prec end address is: 24 (R6)
0x1696	0xE7F6    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
0x1698	0xF0040308  AND	R3, R4, #8
0x169C	0xB29B    UXTH	R3, R3
; flag end address is: 16 (R4)
0x169E	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf383
0x16A0	0x2D00    CMP	R5, #0
0x16A2	0xDD16    BLE	L___Lib_Sprintf__doprntf384
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
; ccnt end address is: 8 (R2)
; pb end address is: 28 (R7)
0x16A4	0xB214    SXTH	R4, R2
0x16A6	0xB22A    SXTH	R2, R5
0x16A8	0x463D    MOV	R5, R7
0x16AA	0xE7FF    B	L___Lib_Sprintf__doprntf204
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf382:
;__Lib_Sprintf.c, 594 :: 		
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
0x16AC	0x2320    MOVS	R3, #32
0x16AE	0x702B    STRB	R3, [R5, #0]
0x16B0	0x1C6D    ADDS	R5, R5, #1
; pb end address is: 20 (R5)
0x16B2	0x1C64    ADDS	R4, R4, #1
0x16B4	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
;__Lib_Sprintf.c, 594 :: 		
0x16B6	0x1E53    SUBS	R3, R2, #1
0x16B8	0xB21B    SXTH	R3, R3
0x16BA	0xB21A    SXTH	R2, R3
; width end address is: 8 (R2)
0x16BC	0x2B00    CMP	R3, #0
0x16BE	0xD1F5    BNE	L___Lib_Sprintf__doprntf382
; width end address is: 8 (R2)
; ccnt end address is: 16 (R4)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; f end address is: 4 (R1)
0x16C0	0xB223    SXTH	R3, R4
0x16C2	0x462A    MOV	R2, R5
;__Lib_Sprintf.c, 591 :: 		
0x16C4	0xE001    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf383:
0x16C6	0xB213    SXTH	R3, R2
0x16C8	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf345:
; pb start address is: 8 (R2)
; ccnt start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x16CA	0x4605    MOV	R5, R0
; ap end address is: 0 (R0)
; ccnt end address is: 12 (R3)
; pb end address is: 8 (R2)
; f end address is: 4 (R1)
0x16CC	0xB21E    SXTH	R6, R3
0x16CE	0x4613    MOV	R3, R2
0x16D0	0xE002    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf384:
0x16D2	0x463B    MOV	R3, R7
0x16D4	0xB216    SXTH	R6, R2
0x16D6	0x4605    MOV	R5, R0
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 24 (R6)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
0x16D8	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
; ap end address is: 20 (R5)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x16DA	0x4608    MOV	R0, R1
0x16DC	0xF7FFB88B  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x16E0	0xF00B03C0  AND	R3, R11, #192
0x16E4	0xB29B    UXTH	R3, R3
0x16E6	0xBB0B    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x16E8	0xF00B0310  AND	R3, R11, #16
0x16EC	0xB29B    UXTH	R3, R3
0x16EE	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x16F0	0xF8D84000  LDR	R4, [R8, #0]
0x16F4	0x1D23    ADDS	R3, R4, #4
0x16F6	0xF8C83000  STR	R3, [R8, #0]
0x16FA	0x6823    LDR	R3, [R4, #0]
0x16FC	0x9308    STR	R3, [SP, #32]
0x16FE	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x1700	0xF8D84000  LDR	R4, [R8, #0]
0x1704	0x1D23    ADDS	R3, R4, #4
0x1706	0xF8C83000  STR	R3, [R8, #0]
0x170A	0xF9B43000  LDRSH	R3, [R4, #0]
0x170E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x1710	0x9B08    LDR	R3, [SP, #32]
0x1712	0x2B00    CMP	R3, #0
0x1714	0xDA07    BGE	L___Lib_Sprintf__doprntf385
;__Lib_Sprintf.c, 606 :: 		
0x1716	0xF04B0303  ORR	R3, R11, #3
; flag end address is: 44 (R11)
; flag start address is: 4 (R1)
0x171A	0xB299    UXTH	R1, R3
;__Lib_Sprintf.c, 607 :: 		
0x171C	0x9B08    LDR	R3, [SP, #32]
0x171E	0x425B    RSBS	R3, R3, #0
0x1720	0x9308    STR	R3, [SP, #32]
; flag end address is: 4 (R1)
0x1722	0xB28A    UXTH	R2, R1
;__Lib_Sprintf.c, 608 :: 		
0x1724	0xE001    B	L___Lib_Sprintf__doprntf210
L___Lib_Sprintf__doprntf385:
;__Lib_Sprintf.c, 605 :: 		
0x1726	0xFA1FF28B  UXTH	R2, R11
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
0x172A	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
; flag start address is: 44 (R11)
0x172C	0xF00B0310  AND	R3, R11, #16
0x1730	0xB29B    UXTH	R3, R3
0x1732	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x1734	0xF8D84000  LDR	R4, [R8, #0]
0x1738	0x1D23    ADDS	R3, R4, #4
0x173A	0xF8C83000  STR	R3, [R8, #0]
0x173E	0x6823    LDR	R3, [R4, #0]
0x1740	0x9308    STR	R3, [SP, #32]
0x1742	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x1744	0xF8D84000  LDR	R4, [R8, #0]
0x1748	0x1D23    ADDS	R3, R4, #4
0x174A	0xF8C83000  STR	R3, [R8, #0]
0x174E	0x8823    LDRH	R3, [R4, #0]
0x1750	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
0x1752	0xFA1FF28B  UXTH	R2, R11
L___Lib_Sprintf__doprntf211:
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 618 :: 		
; flag start address is: 8 (R2)
0x1756	0xB928    CBNZ	R0, L___Lib_Sprintf__doprntf386
0x1758	0x9B08    LDR	R3, [SP, #32]
0x175A	0xB92B    CBNZ	R3, L___Lib_Sprintf__doprntf387
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x175C	0x1C40    ADDS	R0, R0, #1
0x175E	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x1760	0xB204    SXTH	R4, R0
;__Lib_Sprintf.c, 618 :: 		
0x1762	0xE000    B	L___Lib_Sprintf__doprntf347
L___Lib_Sprintf__doprntf386:
0x1764	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf347:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
0x1766	0xE000    B	L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf387:
0x1768	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
; prec start address is: 16 (R4)
0x176A	0xF00203C0  AND	R3, R2, #192
0x176E	0xB2DD    UXTB	R5, R3
0x1770	0xE063    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x1772	0x2301    MOVS	R3, #1
0x1774	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1778	0xF8CD8004  STR	R8, [SP, #4]
0x177C	0xFA0FF887  SXTH	R8, R7
0x1780	0x464F    MOV	R7, R9
0x1782	0xFA0FF986  SXTH	R9, R6
0x1786	0x4651    MOV	R1, R10
0x1788	0xB220    SXTH	R0, R4
0x178A	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf221:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 32 (R8)
; width start address is: 36 (R9)
0x178C	0xF89D3014  LDRB	R3, [SP, #20]
0x1790	0x2B0A    CMP	R3, #10
0x1792	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x1794	0xF89D3014  LDRB	R3, [SP, #20]
0x1798	0x009C    LSLS	R4, R3, #2
0x179A	0x4BF2    LDR	R3, [PC, #968]
0x179C	0x191B    ADDS	R3, R3, R4
0x179E	0x681C    LDR	R4, [R3, #0]
0x17A0	0x9B08    LDR	R3, [SP, #32]
0x17A2	0x42A3    CMP	R3, R4
0x17A4	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x17A6	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x17A8	0xF89D3014  LDRB	R3, [SP, #20]
0x17AC	0x1C5B    ADDS	R3, R3, #1
0x17AE	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 625 :: 		
0x17B2	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
0x17B4	0xB204    SXTH	R4, R0
; ap end address is: 24 (R6)
; ccnt end address is: 32 (R8)
; pb end address is: 28 (R7)
; prec end address is: 0 (R0)
; width end address is: 36 (R9)
; f end address is: 4 (R1)
0x17B6	0x4630    MOV	R0, R6
0x17B8	0xFA0FF689  SXTH	R6, R9
0x17BC	0xFA0FF588  SXTH	R5, R8
0x17C0	0xE047    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; prec start address is: 16 (R4)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x17C2	0x2301    MOVS	R3, #1
0x17C4	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x17C8	0x4651    MOV	R1, R10
0x17CA	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf226:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x17CC	0xF89D3014  LDRB	R3, [SP, #20]
0x17D0	0x2B08    CMP	R3, #8
0x17D2	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x17D4	0xF89D3014  LDRB	R3, [SP, #20]
0x17D8	0x009C    LSLS	R4, R3, #2
0x17DA	0x4BE3    LDR	R3, [PC, #908]
0x17DC	0x191B    ADDS	R3, R3, R4
0x17DE	0x681C    LDR	R4, [R3, #0]
0x17E0	0x9B08    LDR	R3, [SP, #32]
0x17E2	0x42A3    CMP	R3, R4
0x17E4	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x17E6	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x17E8	0xF89D3014  LDRB	R3, [SP, #20]
0x17EC	0x1C5B    ADDS	R3, R3, #1
0x17EE	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 631 :: 		
0x17F2	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
0x17F4	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x17F6	0x4640    MOV	R0, R8
0x17F8	0xB23D    SXTH	R5, R7
0x17FA	0x464F    MOV	R7, R9
0x17FC	0xE029    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x17FE	0x2301    MOVS	R3, #1
0x1800	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1804	0x4651    MOV	R1, R10
0x1806	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf231:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1808	0xF89D3014  LDRB	R3, [SP, #20]
0x180C	0x2B0C    CMP	R3, #12
0x180E	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x1810	0xF89D3014  LDRB	R3, [SP, #20]
0x1814	0x009C    LSLS	R4, R3, #2
0x1816	0x4BD5    LDR	R3, [PC, #852]
0x1818	0x191B    ADDS	R3, R3, R4
0x181A	0x681C    LDR	R4, [R3, #0]
0x181C	0x9B08    LDR	R3, [SP, #32]
0x181E	0x42A3    CMP	R3, R4
0x1820	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x1822	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x1824	0xF89D3014  LDRB	R3, [SP, #20]
0x1828	0x1C5B    ADDS	R3, R3, #1
0x182A	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 637 :: 		
0x182E	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
0x1830	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x1832	0x4640    MOV	R0, R8
0x1834	0xB23D    SXTH	R5, R7
0x1836	0x464F    MOV	R7, R9
0x1838	0xE00B    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x183A	0x2D00    CMP	R5, #0
0x183C	0xD099    BEQ	L___Lib_Sprintf__doprntf219
0x183E	0x2DC0    CMP	R5, #192
0x1840	0xD097    BEQ	L___Lib_Sprintf__doprntf220
0x1842	0x2D80    CMP	R5, #128
0x1844	0xD0BD    BEQ	L___Lib_Sprintf__doprntf225
0x1846	0x2D40    CMP	R5, #64
0x1848	0xD0D9    BEQ	L___Lib_Sprintf__doprntf230
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x184A	0x4651    MOV	R1, R10
0x184C	0xB23D    SXTH	R5, R7
0x184E	0x464F    MOV	R7, R9
0x1850	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 16 (R4)
0x1852	0xF89D3014  LDRB	R3, [SP, #20]
0x1856	0x42A3    CMP	R3, R4
0x1858	0xDA02    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x185A	0xF88D4014  STRB	R4, [SP, #20]
0x185E	0xE007    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x1860	0xF89D3014  LDRB	R3, [SP, #20]
0x1864	0x429C    CMP	R4, R3
0x1866	0xDA03    BGE	L___Lib_Sprintf__doprntf388
; prec end address is: 16 (R4)
;__Lib_Sprintf.c, 644 :: 		
; prec start address is: 12 (R3)
0x1868	0xF89D3014  LDRB	R3, [SP, #20]
; prec end address is: 12 (R3)
0x186C	0xB21C    SXTH	R4, R3
0x186E	0xE7FF    B	L___Lib_Sprintf__doprntf237
L___Lib_Sprintf__doprntf388:
;__Lib_Sprintf.c, 643 :: 		
;__Lib_Sprintf.c, 644 :: 		
L___Lib_Sprintf__doprntf237:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
; prec start address is: 16 (R4)
0x1870	0xB136    CBZ	R6, L___Lib_Sprintf__doprntf389
0x1872	0xF0020303  AND	R3, R2, #3
0x1876	0xB29B    UXTH	R3, R3
0x1878	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf390
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x187A	0x1E76    SUBS	R6, R6, #1
0x187C	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 645 :: 		
0x187E	0xE7FF    B	L___Lib_Sprintf__doprntf349
L___Lib_Sprintf__doprntf389:
L___Lib_Sprintf__doprntf349:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
0x1880	0xE7FF    B	L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf390:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
; width start address is: 24 (R6)
0x1882	0x42A6    CMP	R6, R4
0x1884	0xDD02    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x1886	0x1B36    SUB	R6, R6, R4
0x1888	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x188A	0xE001    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
; width start address is: 24 (R6)
0x188C	0x2600    MOVS	R6, #0
0x188E	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
; width start address is: 24 (R6)
0x1890	0xF64003C4  MOVW	R3, #2244
0x1894	0xEA020303  AND	R3, R2, R3, LSL #0
0x1898	0xB29B    UXTH	R3, R3
0x189A	0xF5B36F04  CMP	R3, #2112
0x189E	0xD104    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x18A0	0xB116    CBZ	R6, L___Lib_Sprintf__doprntf391
;__Lib_Sprintf.c, 653 :: 		
0x18A2	0x1E76    SUBS	R6, R6, #1
0x18A4	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x18A6	0xE7FF    B	L___Lib_Sprintf__doprntf244
L___Lib_Sprintf__doprntf391:
;__Lib_Sprintf.c, 652 :: 		
;__Lib_Sprintf.c, 653 :: 		
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
; width start address is: 24 (R6)
0x18A8	0xE00E    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x18AA	0xF402630C  AND	R3, R2, #2240
0x18AE	0xB29B    UXTH	R3, R3
0x18B0	0xF5B36F08  CMP	R3, #2176
0x18B4	0xD108    BNE	L___Lib_Sprintf__doprntf392
;__Lib_Sprintf.c, 657 :: 		
0x18B6	0x2E02    CMP	R6, #2
0x18B8	0xDD02    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x18BA	0x1EB3    SUBS	R3, R6, #2
0x18BC	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 12 (R3)
; width end address is: 12 (R3)
0x18BE	0xE001    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
; width start address is: 12 (R3)
0x18C0	0x2300    MOVS	R3, #0
0x18C2	0xB21B    SXTH	R3, R3
; width end address is: 12 (R3)
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
; width start address is: 12 (R3)
0x18C4	0xB21E    SXTH	R6, R3
; width end address is: 12 (R3)
0x18C6	0xE7FF    B	L___Lib_Sprintf__doprntf246
L___Lib_Sprintf__doprntf392:
;__Lib_Sprintf.c, 656 :: 		
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
; width start address is: 24 (R6)
0x18C8	0xF0020304  AND	R3, R2, #4
0x18CC	0xB29B    UXTH	R3, R3
0x18CE	0x2B00    CMP	R3, #0
0x18D0	0xF0008079  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x18D4	0xF0020302  AND	R3, R2, #2
0x18D8	0xB29B    UXTH	R3, R3
0x18DA	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x18DC	0xF0020301  AND	R3, R2, #1
0x18E0	0xB29B    UXTH	R3, R3
0x18E2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x18E4	0x232D    MOVS	R3, #45
0x18E6	0xF88D3010  STRB	R3, [SP, #16]
0x18EA	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x18EC	0x232B    MOVS	R3, #43
0x18EE	0xF88D3010  STRB	R3, [SP, #16]
L___Lib_Sprintf__doprntf252:
0x18F2	0xF89D3010  LDRB	R3, [SP, #16]
0x18F6	0x703B    STRB	R3, [R7, #0]
0x18F8	0x1C7F    ADDS	R7, R7, #1
0x18FA	0xF1050A01  ADD	R10, R5, #1
0x18FE	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 20 (R5)
; ccnt start address is: 40 (R10)
0x1902	0x463B    MOV	R3, R7
; ccnt end address is: 40 (R10)
0x1904	0xE02E    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; ccnt start address is: 20 (R5)
0x1906	0xF0020301  AND	R3, R2, #1
0x190A	0xB29B    UXTH	R3, R3
0x190C	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x190E	0x2320    MOVS	R3, #32
0x1910	0x703B    STRB	R3, [R7, #0]
0x1912	0x1C7F    ADDS	R7, R7, #1
0x1914	0x1C6B    ADDS	R3, R5, #1
0x1916	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1918	0x463D    MOV	R5, R7
0x191A	0xE020    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; ccnt start address is: 20 (R5)
0x191C	0xF402630C  AND	R3, R2, #2240
0x1920	0xB29B    UXTH	R3, R3
0x1922	0xF5B36F08  CMP	R3, #2176
0x1926	0xD118    BNE	L___Lib_Sprintf__doprntf393
;__Lib_Sprintf.c, 670 :: 		
0x1928	0x2330    MOVS	R3, #48
0x192A	0x703B    STRB	R3, [R7, #0]
0x192C	0x1C7F    ADDS	R7, R7, #1
0x192E	0x1C6D    ADDS	R5, R5, #1
0x1930	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 671 :: 		
0x1932	0xF0020320  AND	R3, R2, #32
0x1936	0xB29B    UXTH	R3, R3
0x1938	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x193A	0x2358    MOVS	R3, #88
0x193C	0xF88D3011  STRB	R3, [SP, #17]
0x1940	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x1942	0x2378    MOVS	R3, #120
0x1944	0xF88D3011  STRB	R3, [SP, #17]
L___Lib_Sprintf__doprntf258:
0x1948	0xF89D3011  LDRB	R3, [SP, #17]
0x194C	0x703B    STRB	R3, [R7, #0]
0x194E	0x1C7F    ADDS	R7, R7, #1
0x1950	0x1C6D    ADDS	R5, R5, #1
0x1952	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1954	0xB22B    SXTH	R3, R5
0x1956	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
0x1958	0xE001    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf393:
;__Lib_Sprintf.c, 669 :: 		
0x195A	0xB22B    SXTH	R3, R5
0x195C	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; ccnt start address is: 12 (R3)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
L___Lib_Sprintf__doprntf255:
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x195E	0xFA0FFA83  SXTH	R10, R3
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
0x1962	0x462B    MOV	R3, R5
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; ccnt start address is: 40 (R10)
; pb start address is: 12 (R3)
0x1964	0xB326    CBZ	R6, L___Lib_Sprintf__doprntf395
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1966	0x4605    MOV	R5, R0
0x1968	0x460F    MOV	R7, R1
0x196A	0xFA1FF882  UXTH	R8, R2
0x196E	0xFA0FF984  SXTH	R9, R4
0x1972	0x469B    MOV	R11, R3
;__Lib_Sprintf.c, 674 :: 		
0x1974	0xE002    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf394:
;__Lib_Sprintf.c, 676 :: 		
0x1976	0xFA0FF68B  SXTH	R6, R11
0x197A	0x46E3    MOV	R11, R12
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 44 (R11)
; pb start address is: 48 (R12)
; prec start address is: 36 (R9)
; pb start address is: 44 (R11)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
0x197C	0x2330    MOVS	R3, #48
0x197E	0xF88B3000  STRB	R3, [R11, #0]
0x1982	0xF10B0301  ADD	R3, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 48 (R12)
0x1986	0x469C    MOV	R12, R3
; pb end address is: 48 (R12)
0x1988	0xF10A0A01  ADD	R10, R10, #1
0x198C	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 40 (R10)
;__Lib_Sprintf.c, 676 :: 		
0x1990	0x1E73    SUBS	R3, R6, #1
0x1992	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 44 (R11)
0x1994	0xFA0FFB83  SXTH	R11, R3
; width end address is: 44 (R11)
0x1998	0x2B00    CMP	R3, #0
0x199A	0xD1EC    BNE	L___Lib_Sprintf__doprntf394
; prec end address is: 36 (R9)
; pb end address is: 48 (R12)
; width end address is: 44 (R11)
; ccnt end address is: 40 (R10)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
0x199C	0x4628    MOV	R0, R5
0x199E	0x4639    MOV	R1, R7
0x19A0	0xFA1FF288  UXTH	R2, R8
0x19A4	0xFA0FF489  SXTH	R4, R9
0x19A8	0xFA0FF68B  SXTH	R6, R11
0x19AC	0x4663    MOV	R3, R12
0x19AE	0xE7FF    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf395:
;__Lib_Sprintf.c, 673 :: 		
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x19B0	0xFA0FF986  SXTH	R9, R6
; ccnt end address is: 40 (R10)
; pb end address is: 12 (R3)
0x19B4	0xFA1FF882  UXTH	R8, R2
0x19B8	0x4602    MOV	R2, R0
0x19BA	0xB220    SXTH	R0, R4
0x19BC	0x461C    MOV	R4, R3
0x19BE	0x460F    MOV	R7, R1
0x19C0	0xFA0FF18A  SXTH	R1, R10
0x19C4	0xE06E    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
0x19C6	0xB1A6    CBZ	R6, L___Lib_Sprintf__doprntf397
0x19C8	0xF0020308  AND	R3, R2, #8
0x19CC	0xB29B    UXTH	R3, R3
0x19CE	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf398
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x19D0	0xE001    B	L___Lib_Sprintf__doprntf267
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf396:
;__Lib_Sprintf.c, 682 :: 		
0x19D2	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; width start address is: 24 (R6)
; width start address is: 32 (R8)
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x19D6	0x2320    MOVS	R3, #32
0x19D8	0x703B    STRB	R3, [R7, #0]
0x19DA	0x1C7F    ADDS	R7, R7, #1
; pb end address is: 28 (R7)
0x19DC	0x1C6D    ADDS	R5, R5, #1
0x19DE	0xB22D    SXTH	R5, R5
; ccnt end address is: 20 (R5)
;__Lib_Sprintf.c, 682 :: 		
0x19E0	0x1E73    SUBS	R3, R6, #1
0x19E2	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 32 (R8)
0x19E4	0xFA0FF883  SXTH	R8, R3
; width end address is: 32 (R8)
0x19E8	0x2B00    CMP	R3, #0
0x19EA	0xD1F2    BNE	L___Lib_Sprintf__doprntf396
; width end address is: 32 (R8)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x19EC	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 679 :: 		
0x19F0	0xE7FF    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf397:
L___Lib_Sprintf__doprntf351:
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x19F2	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf398:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x19F4	0xF0020302  AND	R3, R2, #2
0x19F8	0xB29B    UXTH	R3, R3
0x19FA	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x19FC	0xF0020301  AND	R3, R2, #1
0x1A00	0xB29B    UXTH	R3, R3
0x1A02	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x1A04	0x232D    MOVS	R3, #45
0x1A06	0xF88D3012  STRB	R3, [SP, #18]
0x1A0A	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x1A0C	0x232B    MOVS	R3, #43
0x1A0E	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf272:
0x1A12	0xF89D3012  LDRB	R3, [SP, #18]
0x1A16	0x703B    STRB	R3, [R7, #0]
0x1A18	0x1C7F    ADDS	R7, R7, #1
0x1A1A	0x1C6D    ADDS	R5, R5, #1
0x1A1C	0xB22D    SXTH	R5, R5
0x1A1E	0xE009    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x1A20	0xF0020301  AND	R3, R2, #1
0x1A24	0xB29B    UXTH	R3, R3
0x1A26	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf399
;__Lib_Sprintf.c, 687 :: 		
0x1A28	0x2320    MOVS	R3, #32
0x1A2A	0x703B    STRB	R3, [R7, #0]
0x1A2C	0x1C7F    ADDS	R7, R7, #1
0x1A2E	0x1C6D    ADDS	R5, R5, #1
0x1A30	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1A32	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf399:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 20 (R5)
0x1A34	0xF402630C  AND	R3, R2, #2240
0x1A38	0xB29B    UXTH	R3, R3
0x1A3A	0xF5B36F04  CMP	R3, #2112
0x1A3E	0xD106    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x1A40	0x2330    MOVS	R3, #48
0x1A42	0x703B    STRB	R3, [R7, #0]
0x1A44	0x1C7F    ADDS	R7, R7, #1
0x1A46	0x1C6B    ADDS	R3, R5, #1
0x1A48	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1A4A	0x463D    MOV	R5, R7
0x1A4C	0xE021    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; ccnt start address is: 20 (R5)
0x1A4E	0xF402630C  AND	R3, R2, #2240
0x1A52	0xB29B    UXTH	R3, R3
0x1A54	0xF5B36F08  CMP	R3, #2176
0x1A58	0xD117    BNE	L___Lib_Sprintf__doprntf400
;__Lib_Sprintf.c, 692 :: 		
0x1A5A	0x2330    MOVS	R3, #48
0x1A5C	0x703B    STRB	R3, [R7, #0]
0x1A5E	0x1C7F    ADDS	R7, R7, #1
0x1A60	0x1C6D    ADDS	R5, R5, #1
0x1A62	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 693 :: 		
0x1A64	0xF0020320  AND	R3, R2, #32
0x1A68	0xB29B    UXTH	R3, R3
0x1A6A	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x1A6C	0x2358    MOVS	R3, #88
0x1A6E	0xF88D3013  STRB	R3, [SP, #19]
0x1A72	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x1A74	0x2378    MOVS	R3, #120
0x1A76	0xF88D3013  STRB	R3, [SP, #19]
L___Lib_Sprintf__doprntf279:
0x1A7A	0xF89D3013  LDRB	R3, [SP, #19]
0x1A7E	0x703B    STRB	R3, [R7, #0]
0x1A80	0x1C7F    ADDS	R7, R7, #1
0x1A82	0x1C6D    ADDS	R5, R5, #1
0x1A84	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1A86	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
0x1A88	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf400:
;__Lib_Sprintf.c, 691 :: 		
0x1A8A	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; ccnt start address is: 20 (R5)
; pb start address is: 12 (R3)
0x1A8C	0x9301    STR	R3, [SP, #4]
; ccnt end address is: 20 (R5)
; pb end address is: 12 (R3)
0x1A8E	0xB22B    SXTH	R3, R5
0x1A90	0x9D01    LDR	R5, [SP, #4]
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1A92	0xFA0FF986  SXTH	R9, R6
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
; f end address is: 4 (R1)
0x1A96	0xFA1FF882  UXTH	R8, R2
0x1A9A	0x4602    MOV	R2, R0
0x1A9C	0xB220    SXTH	R0, R4
0x1A9E	0x462C    MOV	R4, R5
0x1AA0	0x460F    MOV	R7, R1
0x1AA2	0xB219    SXTH	R1, R3
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; ccnt start address is: 4 (R1)
; pb start address is: 16 (R4)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 36 (R9)
; prec end address is: 0 (R0)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
L___Lib_Sprintf__doprntf280:
; width start address is: 36 (R9)
; prec start address is: 0 (R0)
; flag start address is: 32 (R8)
; f start address is: 28 (R7)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; ccnt start address is: 4 (R1)
0x1AA4	0xF89D3014  LDRB	R3, [SP, #20]
0x1AA8	0x4298    CMP	R0, R3
0x1AAA	0xDD05    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x1AAC	0x2330    MOVS	R3, #48
0x1AAE	0x7023    STRB	R3, [R4, #0]
0x1AB0	0x1C64    ADDS	R4, R4, #1
0x1AB2	0x1C49    ADDS	R1, R1, #1
0x1AB4	0xB209    SXTH	R1, R1
0x1AB6	0xE7F5    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
0x1AB8	0xB205    SXTH	R5, R0
0x1ABA	0xB208    SXTH	R0, R1
0x1ABC	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf282:
; prec end address is: 0 (R0)
; ccnt start address is: 0 (R0)
; prec start address is: 40 (R10)
; pb start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 20 (R5)
; width start address is: 36 (R9)
0x1ABE	0xB22C    SXTH	R4, R5
0x1AC0	0x1E6B    SUBS	R3, R5, #1
; prec end address is: 20 (R5)
; prec start address is: 40 (R10)
0x1AC2	0xFA0FFA83  SXTH	R10, R3
; prec end address is: 40 (R10)
0x1AC6	0x2C00    CMP	R4, #0
0x1AC8	0xF0008063  BEQ	L___Lib_Sprintf__doprntf283
; prec end address is: 40 (R10)
;__Lib_Sprintf.c, 699 :: 		
; prec start address is: 40 (R10)
0x1ACC	0xF00803C0  AND	R3, R8, #192
0x1AD0	0xB2DE    UXTB	R6, R3
0x1AD2	0xE042    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x1AD4	0xEA4F048A  LSL	R4, R10, #2
0x1AD8	0x4B22    LDR	R3, [PC, #136]
0x1ADA	0x191B    ADDS	R3, R3, R4
0x1ADC	0x681C    LDR	R4, [R3, #0]
0x1ADE	0x9B08    LDR	R3, [SP, #32]
0x1AE0	0xFBB3F5F4  UDIV	R5, R3, R4
0x1AE4	0x240A    MOVS	R4, #10
0x1AE6	0xFBB5F3F4  UDIV	R3, R5, R4
0x1AEA	0xFB045313  MLS	R3, R4, R3, R5
0x1AEE	0x3330    ADDS	R3, #48
0x1AF0	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 703 :: 		
0x1AF4	0xE044    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x1AF6	0xF0080320  AND	R3, R8, #32
0x1AFA	0xB29B    UXTH	R3, R3
0x1AFC	0xB17B    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x1AFE	0xEA4F048A  LSL	R4, R10, #2
0x1B02	0x4B19    LDR	R3, [PC, #100]
0x1B04	0x191B    ADDS	R3, R3, R4
0x1B06	0x681C    LDR	R4, [R3, #0]
0x1B08	0x9B08    LDR	R3, [SP, #32]
0x1B0A	0xFBB3F3F4  UDIV	R3, R3, R4
0x1B0E	0xF003040F  AND	R4, R3, #15
0x1B12	0x4B17    LDR	R3, [PC, #92]
0x1B14	0x191B    ADDS	R3, R3, R4
0x1B16	0x781B    LDRB	R3, [R3, #0]
0x1B18	0xF88D3014  STRB	R3, [SP, #20]
0x1B1C	0xE00E    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x1B1E	0xEA4F048A  LSL	R4, R10, #2
0x1B22	0x4B11    LDR	R3, [PC, #68]
0x1B24	0x191B    ADDS	R3, R3, R4
0x1B26	0x681C    LDR	R4, [R3, #0]
0x1B28	0x9B08    LDR	R3, [SP, #32]
0x1B2A	0xFBB3F3F4  UDIV	R3, R3, R4
0x1B2E	0xF003040F  AND	R4, R3, #15
0x1B32	0x4B10    LDR	R3, [PC, #64]
0x1B34	0x191B    ADDS	R3, R3, R4
0x1B36	0x781B    LDRB	R3, [R3, #0]
0x1B38	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x1B3C	0xE020    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x1B3E	0xEA4F048A  LSL	R4, R10, #2
0x1B42	0x4B0A    LDR	R3, [PC, #40]
0x1B44	0x191B    ADDS	R3, R3, R4
0x1B46	0x681C    LDR	R4, [R3, #0]
0x1B48	0x9B08    LDR	R3, [SP, #32]
0x1B4A	0xFBB3F3F4  UDIV	R3, R3, R4
0x1B4E	0xF0030307  AND	R3, R3, #7
0x1B52	0x3330    ADDS	R3, #48
0x1B54	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 714 :: 		
0x1B58	0xE012    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x1B5A	0x2E00    CMP	R6, #0
0x1B5C	0xD0BA    BEQ	L___Lib_Sprintf__doprntf286
0x1B5E	0x2EC0    CMP	R6, #192
0x1B60	0xD0B8    BEQ	L___Lib_Sprintf__doprntf287
0x1B62	0xE009    B	#18
0x1B64	0x7F340000  	__Lib_Sprintf_dpowers+0
0x1B68	0x7F5C0000  	__Lib_Sprintf_hexpowers+0
0x1B6C	0x7F040000  	__Lib_Sprintf_octpowers+0
0x1B70	0x80280000  	__Lib_Sprintf_hexb+0
0x1B74	0x80170000  	__Lib_Sprintf_hexs+0
0x1B78	0x2E80    CMP	R6, #128
0x1B7A	0xD0BC    BEQ	L___Lib_Sprintf__doprntf288
0x1B7C	0x2E40    CMP	R6, #64
0x1B7E	0xD0DE    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x1B80	0xF89D3014  LDRB	R3, [SP, #20]
0x1B84	0x700B    STRB	R3, [R1, #0]
0x1B86	0x1C49    ADDS	R1, R1, #1
0x1B88	0x1C40    ADDS	R0, R0, #1
0x1B8A	0xB200    SXTH	R0, R0
;__Lib_Sprintf.c, 717 :: 		
; prec end address is: 40 (R10)
0x1B8C	0xFA0FF58A  SXTH	R5, R10
0x1B90	0xE795    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
0x1B92	0xF0080308  AND	R3, R8, #8
0x1B96	0xB29B    UXTH	R3, R3
; flag end address is: 32 (R8)
0x1B98	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf402
0x1B9A	0xF1B90F00  CMP	R9, #0
0x1B9E	0xDD14    BLE	L___Lib_Sprintf__doprntf403
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
; f end address is: 28 (R7)
0x1BA0	0x463D    MOV	R5, R7
0x1BA2	0xFA0FF489  SXTH	R4, R9
0x1BA6	0xE7FF    B	L___Lib_Sprintf__doprntf295
; width end address is: 36 (R9)
L___Lib_Sprintf__doprntf401:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; f end address is: 20 (R5)
; ap start address is: 8 (R2)
; ap end address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1BA8	0x2320    MOVS	R3, #32
0x1BAA	0x700B    STRB	R3, [R1, #0]
0x1BAC	0x1C49    ADDS	R1, R1, #1
; pb end address is: 4 (R1)
0x1BAE	0x1C40    ADDS	R0, R0, #1
0x1BB0	0xB200    SXTH	R0, R0
; ccnt end address is: 0 (R0)
;__Lib_Sprintf.c, 721 :: 		
0x1BB2	0x1E63    SUBS	R3, R4, #1
0x1BB4	0xB21B    SXTH	R3, R3
0x1BB6	0xB21C    SXTH	R4, R3
; width end address is: 16 (R4)
0x1BB8	0x2B00    CMP	R3, #0
0x1BBA	0xD1F5    BNE	L___Lib_Sprintf__doprntf401
; f end address is: 20 (R5)
; width end address is: 16 (R4)
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
0x1BBC	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 718 :: 		
0x1BBE	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf402:
0x1BC0	0x463B    MOV	R3, R7
L___Lib_Sprintf__doprntf353:
; f start address is: 12 (R3)
; ap start address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1BC2	0xB206    SXTH	R6, R0
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
; f end address is: 12 (R3)
0x1BC4	0x4615    MOV	R5, R2
0x1BC6	0x460A    MOV	R2, R1
0x1BC8	0xE003    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf403:
0x1BCA	0x463B    MOV	R3, R7
0x1BCC	0x4615    MOV	R5, R2
0x1BCE	0x460A    MOV	R2, R1
0x1BD0	0xB206    SXTH	R6, R0
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; f start address is: 12 (R3)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; ccnt start address is: 24 (R6)
; f end address is: 12 (R3)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x1BD2	0x4618    MOV	R0, R3
0x1BD4	0xF7FEBE0F  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x1BD8	0xB230    SXTH	R0, R6
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x1BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BDE	0xB00B    ADD	SP, SP, #44
0x1BE0	0x4770    BX	LR
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0280	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0282	0x2839    CMP	R0, #57
0x0284	0xD803    BHI	L_isdigit9
0x0286	0x2830    CMP	R0, #48
0x0288	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x028A	0x2101    MOVS	R1, #1
0x028C	0xE000    B	L_isdigit8
L_isdigit9:
0x028E	0x2100    MOVS	R1, #0
L_isdigit8:
0x0290	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0292	0xB001    ADD	SP, SP, #4
0x0294	0x4770    BX	LR
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x02A4	0xB081    SUB	SP, SP, #4
; scl end address is: 0 (R0)
; scl start address is: 0 (R0)
;__Lib_Sprintf.c, 146 :: 		
0x02A6	0x2800    CMP	R0, #0
0x02A8	0xDA57    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x02AA	0x4241    RSBS	R1, R0, #0
0x02AC	0xB248    SXTB	R0, R1
;__Lib_Sprintf.c, 148 :: 		
0x02AE	0xB249    SXTB	R1, R1
0x02B0	0x296E    CMP	R1, #110
0x02B2	0xDB2F    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x02B4	0x2164    MOVS	R1, #100
0x02B6	0xB249    SXTB	R1, R1
0x02B8	0xFB90F1F1  SDIV	R1, R0, R1
0x02BC	0xB249    SXTB	R1, R1
0x02BE	0x3112    ADDS	R1, #18
0x02C0	0xB209    SXTH	R1, R1
0x02C2	0x008A    LSLS	R2, R1, #2
0x02C4	0x4950    LDR	R1, [PC, #320]
0x02C6	0x1889    ADDS	R1, R1, R2
0x02C8	0xED510A00  VLDR.32	S1, [R1, #0]
0x02CC	0x2164    MOVS	R1, #100
0x02CE	0xB249    SXTB	R1, R1
0x02D0	0xFB90F2F1  SDIV	R2, R0, R1
0x02D4	0xFB010212  MLS	R2, R1, R2, R0
0x02D8	0xB252    SXTB	R2, R2
0x02DA	0x210A    MOVS	R1, #10
0x02DC	0xB249    SXTB	R1, R1
0x02DE	0xFB92F1F1  SDIV	R1, R2, R1
0x02E2	0xB249    SXTB	R1, R1
0x02E4	0x3109    ADDS	R1, #9
0x02E6	0xB209    SXTH	R1, R1
0x02E8	0x008A    LSLS	R2, R1, #2
0x02EA	0x4947    LDR	R1, [PC, #284]
0x02EC	0x1889    ADDS	R1, R1, R2
0x02EE	0xED110A00  VLDR.32	S0, [R1, #0]
0x02F2	0xEE600A80  VMUL.F32	S1, S1, S0
0x02F6	0x220A    MOVS	R2, #10
0x02F8	0xB252    SXTB	R2, R2
0x02FA	0xFB90F1F2  SDIV	R1, R0, R2
0x02FE	0xFB020111  MLS	R1, R2, R1, R0
0x0302	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0304	0x008A    LSLS	R2, R1, #2
0x0306	0x4940    LDR	R1, [PC, #256]
0x0308	0x1889    ADDS	R1, R1, R2
0x030A	0xED110A00  VLDR.32	S0, [R1, #0]
0x030E	0xEE200A80  VMUL.F32	S0, S1, S0
0x0312	0xE076    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 0 (R0)
0x0314	0x280A    CMP	R0, #10
0x0316	0xDD1A    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0318	0x210A    MOVS	R1, #10
0x031A	0xB249    SXTB	R1, R1
0x031C	0xFB90F1F1  SDIV	R1, R0, R1
0x0320	0xB249    SXTB	R1, R1
0x0322	0x3109    ADDS	R1, #9
0x0324	0xB209    SXTH	R1, R1
0x0326	0x008A    LSLS	R2, R1, #2
0x0328	0x4937    LDR	R1, [PC, #220]
0x032A	0x1889    ADDS	R1, R1, R2
0x032C	0xED510A00  VLDR.32	S1, [R1, #0]
0x0330	0x220A    MOVS	R2, #10
0x0332	0xB252    SXTB	R2, R2
0x0334	0xFB90F1F2  SDIV	R1, R0, R2
0x0338	0xFB020111  MLS	R1, R2, R1, R0
0x033C	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x033E	0x008A    LSLS	R2, R1, #2
0x0340	0x4931    LDR	R1, [PC, #196]
0x0342	0x1889    ADDS	R1, R1, R2
0x0344	0xED110A00  VLDR.32	S0, [R1, #0]
0x0348	0xEE200A80  VMUL.F32	S0, S1, S0
0x034C	0xE059    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 0 (R0)
0x034E	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x0350	0x492D    LDR	R1, [PC, #180]
0x0352	0x1889    ADDS	R1, R1, R2
0x0354	0xED110A00  VLDR.32	S0, [R1, #0]
0x0358	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 0 (R0)
0x035A	0x286E    CMP	R0, #110
0x035C	0xDB2F    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x035E	0x2164    MOVS	R1, #100
0x0360	0xB249    SXTB	R1, R1
0x0362	0xFB90F1F1  SDIV	R1, R0, R1
0x0366	0xB249    SXTB	R1, R1
0x0368	0x3112    ADDS	R1, #18
0x036A	0xB209    SXTH	R1, R1
0x036C	0x008A    LSLS	R2, R1, #2
0x036E	0x4927    LDR	R1, [PC, #156]
0x0370	0x1889    ADDS	R1, R1, R2
0x0372	0xED510A00  VLDR.32	S1, [R1, #0]
0x0376	0x2164    MOVS	R1, #100
0x0378	0xB249    SXTB	R1, R1
0x037A	0xFB90F2F1  SDIV	R2, R0, R1
0x037E	0xFB010212  MLS	R2, R1, R2, R0
0x0382	0xB252    SXTB	R2, R2
0x0384	0x210A    MOVS	R1, #10
0x0386	0xB249    SXTB	R1, R1
0x0388	0xFB92F1F1  SDIV	R1, R2, R1
0x038C	0xB249    SXTB	R1, R1
0x038E	0x3109    ADDS	R1, #9
0x0390	0xB209    SXTH	R1, R1
0x0392	0x008A    LSLS	R2, R1, #2
0x0394	0x491D    LDR	R1, [PC, #116]
0x0396	0x1889    ADDS	R1, R1, R2
0x0398	0xED110A00  VLDR.32	S0, [R1, #0]
0x039C	0xEE600A80  VMUL.F32	S1, S1, S0
0x03A0	0x220A    MOVS	R2, #10
0x03A2	0xB252    SXTB	R2, R2
0x03A4	0xFB90F1F2  SDIV	R1, R0, R2
0x03A8	0xFB020111  MLS	R1, R2, R1, R0
0x03AC	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x03AE	0x008A    LSLS	R2, R1, #2
0x03B0	0x4916    LDR	R1, [PC, #88]
0x03B2	0x1889    ADDS	R1, R1, R2
0x03B4	0xED110A00  VLDR.32	S0, [R1, #0]
0x03B8	0xEE200A80  VMUL.F32	S0, S1, S0
0x03BC	0xE021    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 0 (R0)
0x03BE	0x280A    CMP	R0, #10
0x03C0	0xDD1A    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x03C2	0x210A    MOVS	R1, #10
0x03C4	0xB249    SXTB	R1, R1
0x03C6	0xFB90F1F1  SDIV	R1, R0, R1
0x03CA	0xB249    SXTB	R1, R1
0x03CC	0x3109    ADDS	R1, #9
0x03CE	0xB209    SXTH	R1, R1
0x03D0	0x008A    LSLS	R2, R1, #2
0x03D2	0x490E    LDR	R1, [PC, #56]
0x03D4	0x1889    ADDS	R1, R1, R2
0x03D6	0xED510A00  VLDR.32	S1, [R1, #0]
0x03DA	0x220A    MOVS	R2, #10
0x03DC	0xB252    SXTB	R2, R2
0x03DE	0xFB90F1F2  SDIV	R1, R0, R2
0x03E2	0xFB020111  MLS	R1, R2, R1, R0
0x03E6	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x03E8	0x008A    LSLS	R2, R1, #2
0x03EA	0x4908    LDR	R1, [PC, #32]
0x03EC	0x1889    ADDS	R1, R1, R2
0x03EE	0xED110A00  VLDR.32	S0, [R1, #0]
0x03F2	0xEE200A80  VMUL.F32	S0, S1, S0
0x03F6	0xE004    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 0 (R0)
0x03F8	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x03FA	0x4904    LDR	R1, [PC, #16]
0x03FC	0x1889    ADDS	R1, R1, R2
0x03FE	0xED110A00  VLDR.32	S0, [R1, #0]
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x0402	0xB001    ADD	SP, SP, #4
0x0404	0x4770    BX	LR
0x0406	0xBF00    NOP
0x0408	0x7E9C0000  	__Lib_Sprintf__npowers_+0
0x040C	0x7ED00000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; prec end address is: 0 (R0)
; prec start address is: 0 (R0)
;__Lib_Sprintf.c, 134 :: 		
0x0412	0x286E    CMP	R0, #110
0x0414	0xD32F    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x0416	0x2164    MOVS	R1, #100
0x0418	0xFBB0F1F1  UDIV	R1, R0, R1
0x041C	0xB2C9    UXTB	R1, R1
0x041E	0x3112    ADDS	R1, #18
0x0420	0xB209    SXTH	R1, R1
0x0422	0x008A    LSLS	R2, R1, #2
0x0424	0x4929    LDR	R1, [PC, #164]
0x0426	0x1889    ADDS	R1, R1, R2
0x0428	0xED510A00  VLDR.32	S1, [R1, #0]
0x042C	0xEEB60A00  VMOV.F32	S0, #0.5
0x0430	0xEE600A20  VMUL.F32	S1, S0, S1
0x0434	0x2164    MOVS	R1, #100
0x0436	0xFBB0F2F1  UDIV	R2, R0, R1
0x043A	0xFB010212  MLS	R2, R1, R2, R0
0x043E	0xB2D2    UXTB	R2, R2
0x0440	0x210A    MOVS	R1, #10
0x0442	0xFBB2F1F1  UDIV	R1, R2, R1
0x0446	0xB2C9    UXTB	R1, R1
0x0448	0x3109    ADDS	R1, #9
0x044A	0xB209    SXTH	R1, R1
0x044C	0x008A    LSLS	R2, R1, #2
0x044E	0x491F    LDR	R1, [PC, #124]
0x0450	0x1889    ADDS	R1, R1, R2
0x0452	0xED110A00  VLDR.32	S0, [R1, #0]
0x0456	0xEE600A80  VMUL.F32	S1, S1, S0
0x045A	0x220A    MOVS	R2, #10
0x045C	0xFBB0F1F2  UDIV	R1, R0, R2
0x0460	0xFB020111  MLS	R1, R2, R1, R0
0x0464	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x0466	0x008A    LSLS	R2, R1, #2
0x0468	0x4918    LDR	R1, [PC, #96]
0x046A	0x1889    ADDS	R1, R1, R2
0x046C	0xED110A00  VLDR.32	S0, [R1, #0]
0x0470	0xEE200A80  VMUL.F32	S0, S1, S0
0x0474	0xE027    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 0 (R0)
0x0476	0x280A    CMP	R0, #10
0x0478	0xD91C    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x047A	0x210A    MOVS	R1, #10
0x047C	0xFBB0F1F1  UDIV	R1, R0, R1
0x0480	0xB2C9    UXTB	R1, R1
0x0482	0x3109    ADDS	R1, #9
0x0484	0xB209    SXTH	R1, R1
0x0486	0x008A    LSLS	R2, R1, #2
0x0488	0x4910    LDR	R1, [PC, #64]
0x048A	0x1889    ADDS	R1, R1, R2
0x048C	0xED510A00  VLDR.32	S1, [R1, #0]
0x0490	0xEEB60A00  VMOV.F32	S0, #0.5
0x0494	0xEE600A20  VMUL.F32	S1, S0, S1
0x0498	0x220A    MOVS	R2, #10
0x049A	0xFBB0F1F2  UDIV	R1, R0, R2
0x049E	0xFB020111  MLS	R1, R2, R1, R0
0x04A2	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x04A4	0x008A    LSLS	R2, R1, #2
0x04A6	0x4909    LDR	R1, [PC, #36]
0x04A8	0x1889    ADDS	R1, R1, R2
0x04AA	0xED110A00  VLDR.32	S0, [R1, #0]
0x04AE	0xEE200A80  VMUL.F32	S0, S1, S0
0x04B2	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 0 (R0)
0x04B4	0x0082    LSLS	R2, R0, #2
; prec end address is: 0 (R0)
0x04B6	0x4905    LDR	R1, [PC, #20]
0x04B8	0x1889    ADDS	R1, R1, R2
0x04BA	0xED510A00  VLDR.32	S1, [R1, #0]
0x04BE	0xEEB60A00  VMOV.F32	S0, #0.5
0x04C2	0xEE200A20  VMUL.F32	S0, S0, S1
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x04C6	0xB001    ADD	SP, SP, #4
0x04C8	0x4770    BX	LR
0x04CA	0xBF00    NOP
0x04CC	0x7E9C0000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_vRF4463TxData:
;driverrf4463pro.c, 586 :: 		void vRF4463TxData( void ) {
0x46F8	0xB086    SUB	SP, SP, #24
0x46FA	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 589 :: 		ucRF4463IRQ = 0;
0x46FE	0x2100    MOVS	R1, #0
0x4700	0x4829    LDR	R0, [PC, #164]
0x4702	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 591 :: 		Flag.is_tx = 1;
0x4704	0x2101    MOVS	R1, #1
0x4706	0xB249    SXTB	R1, R1
0x4708	0x4828    LDR	R0, [PC, #160]
0x470A	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 592 :: 		LED_RED ^= 1;
0x470C	0x4828    LDR	R0, [PC, #160]
0x470E	0x6800    LDR	R0, [R0, #0]
0x4710	0xF0800101  EOR	R1, R0, #1
0x4714	0xB2C9    UXTB	R1, R1
0x4716	0x4826    LDR	R0, [PC, #152]
0x4718	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 593 :: 		Delay_ms( 30 );
0x471A	0xF24A277E  MOVW	R7, #41598
0x471E	0xF2C00719  MOVT	R7, #25
L_vRF4463TxData95:
0x4722	0x1E7F    SUBS	R7, R7, #1
0x4724	0xD1FD    BNE	L_vRF4463TxData95
0x4726	0xBF00    NOP
0x4728	0xBF00    NOP
0x472A	0xBF00    NOP
0x472C	0xBF00    NOP
0x472E	0xBF00    NOP
;driverrf4463pro.c, 594 :: 		LED_RED ^= 1;
0x4730	0x481F    LDR	R0, [PC, #124]
0x4732	0x6800    LDR	R0, [R0, #0]
0x4734	0xF0800101  EOR	R1, R0, #1
0x4738	0xB2C9    UXTB	R1, R1
0x473A	0x481D    LDR	R0, [PC, #116]
0x473C	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 595 :: 		vRF4463FifoReset();            // fifo_reset();  // Buffer empty
0x473E	0xF7FDFF47  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 596 :: 		spi_write_fifo();              // Fill the buffer with data
0x4742	0xF7FEFDDD  BL	_spi_write_fifo+0
;driverrf4463pro.c, 597 :: 		vRF4463EnableTxInterrupt();    // enable_tx_interrupt();
0x4746	0xF7FEFE57  BL	_vRF4463EnableTxInterrupt+0
;driverrf4463pro.c, 598 :: 		vRF4463ClearInterrupts();       // clr_interrupt();  // Clear interrupt factor
0x474A	0xF7FFFF29  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 599 :: 		vRF4463TxStart();              // tx_start();    // Enter launch mode, start launch
0x474E	0xF7FEFE35  BL	_vRF4463TxStart+0
;driverrf4463pro.c, 600 :: 		rf_timeout = 0;
0x4752	0x2100    MOVS	R1, #0
0x4754	0x4817    LDR	R0, [PC, #92]
0x4756	0x8001    STRH	R1, [R0, #0]
;driverrf4463pro.c, 602 :: 		Flag.rf_reach_timeout = 0;
0x4758	0x2100    MOVS	R1, #0
0x475A	0xB249    SXTB	R1, R1
0x475C	0x4816    LDR	R0, [PC, #88]
0x475E	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 604 :: 		if ( ucRF4463IRQ ) {
0x4760	0x4811    LDR	R0, [PC, #68]
0x4762	0x7800    LDRB	R0, [R0, #0]
0x4764	0xB150    CBZ	R0, L_vRF4463TxData97
;driverrf4463pro.c, 605 :: 		UART1_Write_Text( "[ UART1 ] TX INT\r\n" );
0x4766	0xF10D0B04  ADD	R11, SP, #4
0x476A	0xF10B0A13  ADD	R10, R11, #19
0x476E	0xF8DFC04C  LDR	R12, [PC, #76]
0x4772	0xF7FFFF0B  BL	___CC2DW+0
0x4776	0xA801    ADD	R0, SP, #4
0x4778	0xF7FFFFAE  BL	_UART1_Write_Text+0
;driverrf4463pro.c, 606 :: 		}
L_vRF4463TxData97:
;driverrf4463pro.c, 609 :: 		while ( nIRQ ) {     //nIRQ
L_vRF4463TxData98:
0x477C	0x4810    LDR	R0, [PC, #64]
0x477E	0x6800    LDR	R0, [R0, #0]
0x4780	0xB140    CBZ	R0, L_vRF4463TxData99
;driverrf4463pro.c, 612 :: 		if ( Flag.rf_reach_timeout ) {
0x4782	0x490D    LDR	R1, [PC, #52]
0x4784	0x6808    LDR	R0, [R1, #0]
0x4786	0xB120    CBZ	R0, L_vRF4463TxData100
;driverrf4463pro.c, 613 :: 		VRF4463SDNReset();
0x4788	0xF7FFFF42  BL	_VRF4463SDNReset+0
;driverrf4463pro.c, 614 :: 		vRF4463Init();        //SI4463_init();  // RF Module initialization
0x478C	0xF7FFF9E2  BL	_vRF4463Init+0
;driverrf4463pro.c, 615 :: 		break;                // Forced out
0x4790	0xE000    B	L_vRF4463TxData99
;driverrf4463pro.c, 616 :: 		}
L_vRF4463TxData100:
;driverrf4463pro.c, 617 :: 		}
0x4792	0xE7F3    B	L_vRF4463TxData98
L_vRF4463TxData99:
;driverrf4463pro.c, 619 :: 		tx_cnt++;
0x4794	0x490B    LDR	R1, [PC, #44]
0x4796	0x6808    LDR	R0, [R1, #0]
0x4798	0x1C40    ADDS	R0, R0, #1
0x479A	0x6008    STR	R0, [R1, #0]
;driverrf4463pro.c, 621 :: 		vRF4463RxInit();          // rx_init();                //rf After the transmission is completed, enter the receiving mode
0x479C	0xF7FEFDF0  BL	_vRF4463RxInit+0
;driverrf4463pro.c, 622 :: 		}
L_end_vRF4463TxData:
0x47A0	0xF8DDE000  LDR	LR, [SP, #0]
0x47A4	0xB006    ADD	SP, SP, #24
0x47A6	0x4770    BX	LR
0x47A8	0x22872000  	DriverRF4463PROMain_ucRF4463IRQ+0
0x47AC	0x6A842204  	_Flag+0
0x47B0	0x02AC4242  	GPIOE_ODRbits+0
0x47B4	0x23982000  	_rf_timeout+0
0x47B8	0x6A882204  	_Flag+0
0x47BC	0x80040000  	?ICS?lstr1_DriverRF4463PROMain+0
0x47C0	0x82004241  	GPIOD_IDRbits+0
0x47C4	0x22882000  	_tx_cnt+0
; end of _vRF4463TxData
_vRF4463FifoReset:
;driverrf4463pro.c, 435 :: 		void vRF4463FifoReset( void ) {
0x25D0	0xB082    SUB	SP, SP, #8
0x25D2	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 438 :: 		p[ 0 ] = FIFO_INFO;
0x25D6	0xAA01    ADD	R2, SP, #4
0x25D8	0x2015    MOVS	R0, #21
0x25DA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 439 :: 		p[ 1 ] = 0x03;   // reset tx ,rx fifo
0x25DC	0x1C51    ADDS	R1, R2, #1
0x25DE	0x2003    MOVS	R0, #3
0x25E0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 440 :: 		spi_write( 2, p );
0x25E2	0x4611    MOV	R1, R2
0x25E4	0x2002    MOVS	R0, #2
0x25E6	0xF7FFFB3D  BL	_spi_write+0
;driverrf4463pro.c, 441 :: 		}
L_end_vRF4463FifoReset:
0x25EA	0xF8DDE000  LDR	LR, [SP, #0]
0x25EE	0xB002    ADD	SP, SP, #8
0x25F0	0x4770    BX	LR
; end of _vRF4463FifoReset
_spi_write_fifo:
;driverrf4463pro.c, 887 :: 		void spi_write_fifo( void ) {
0x3300	0xB081    SUB	SP, SP, #4
0x3302	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 890 :: 		i = 0;
; i start address is: 0 (R0)
0x3306	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 891 :: 		while ( i != 0xFF ) {
L_spi_write_fifo139:
; i start address is: 0 (R0)
0x3308	0xF1B00FFF  CMP	R0, #255
0x330C	0xD002    BEQ	L_spi_write_fifo140
; i end address is: 0 (R0)
;driverrf4463pro.c, 892 :: 		i = check_cts();                // Check if you can send Command
0x330E	0xF7FEFC8D  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 893 :: 		}
; i end address is: 0 (R0)
0x3312	0xE7F9    B	L_spi_write_fifo139
L_spi_write_fifo140:
;driverrf4463pro.c, 895 :: 		nSEL = 1;
0x3314	0x2101    MOVS	R1, #1
0x3316	0xB249    SXTB	R1, R1
0x3318	0x4815    LDR	R0, [PC, #84]
0x331A	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 896 :: 		nSEL = 0;
0x331C	0x2100    MOVS	R1, #0
0x331E	0xB249    SXTB	R1, R1
0x3320	0x4813    LDR	R0, [PC, #76]
0x3322	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 897 :: 		ucRf4463SPIByte( WRITE_TX_FIFO );
0x3324	0x2066    MOVS	R0, #102
0x3326	0xF000F8F9  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 899 :: 		if ( ucRF4463Mode == tx_test_mode) {
0x332A	0x4812    LDR	R0, [PC, #72]
0x332C	0x7800    LDRB	R0, [R0, #0]
0x332E	0x2802    CMP	R0, #2
0x3330	0xD10B    BNE	L_spi_write_fifo141
;driverrf4463pro.c, 900 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 12 (R3)
0x3332	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_spi_write_fifo142:
; i start address is: 12 (R3)
0x3334	0x2B42    CMP	R3, #66
0x3336	0xD207    BCS	L_spi_write_fifo143
;driverrf4463pro.c, 901 :: 		ucRf4463SPIByte( tx_test_aa_data[ i ] );   // Send 10 test data
0x3338	0x480F    LDR	R0, [PC, #60]
0x333A	0x18C0    ADDS	R0, R0, R3
0x333C	0x7800    LDRB	R0, [R0, #0]
0x333E	0xF000F8ED  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 900 :: 		for ( i = 0; i < payload_length; i++ ) {
0x3342	0x1C5B    ADDS	R3, R3, #1
0x3344	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 902 :: 		}
; i end address is: 12 (R3)
0x3346	0xE7F5    B	L_spi_write_fifo142
L_spi_write_fifo143:
;driverrf4463pro.c, 903 :: 		}
0x3348	0xE00A    B	L_spi_write_fifo145
L_spi_write_fifo141:
;driverrf4463pro.c, 905 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 12 (R3)
0x334A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_spi_write_fifo146:
; i start address is: 12 (R3)
0x334C	0x2B42    CMP	R3, #66
0x334E	0xD207    BCS	L_spi_write_fifo147
;driverrf4463pro.c, 906 :: 		ucRf4463SPIByte( ucRF4463TXdata[ i ] );
0x3350	0x480A    LDR	R0, [PC, #40]
0x3352	0x18C0    ADDS	R0, R0, R3
0x3354	0x7800    LDRB	R0, [R0, #0]
0x3356	0xF000F8E1  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 905 :: 		for ( i = 0; i < payload_length; i++ ) {
0x335A	0x1C5B    ADDS	R3, R3, #1
0x335C	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 907 :: 		}
; i end address is: 12 (R3)
0x335E	0xE7F5    B	L_spi_write_fifo146
L_spi_write_fifo147:
;driverrf4463pro.c, 908 :: 		}
L_spi_write_fifo145:
;driverrf4463pro.c, 909 :: 		nSEL = 1;
0x3360	0x2101    MOVS	R1, #1
0x3362	0xB249    SXTB	R1, R1
0x3364	0x4802    LDR	R0, [PC, #8]
0x3366	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 910 :: 		}
L_end_spi_write_fifo:
0x3368	0xF8DDE000  LDR	LR, [SP, #0]
0x336C	0xB001    ADD	SP, SP, #4
0x336E	0x4770    BX	LR
0x3370	0x82884241  	GPIOD_ODRbits+0
0x3374	0x233F2000  	_ucRF4463Mode+0
0x3378	0x80390000  	_tx_test_aa_data+0
0x337C	0x21762000  	_ucRF4463TXdata+0
; end of _spi_write_fifo
_vRF4463EnableTxInterrupt:
;driverrf4463pro.c, 488 :: 		void vRF4463EnableTxInterrupt( void ) {
0x33F8	0xB083    SUB	SP, SP, #12
0x33FA	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 491 :: 		p[ 0 ] = 0x11;
0x33FE	0xAA01    ADD	R2, SP, #4
0x3400	0x2011    MOVS	R0, #17
0x3402	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 492 :: 		p[ 1 ] = 0x01;            // 0x0100
0x3404	0x1C51    ADDS	R1, R2, #1
0x3406	0x2001    MOVS	R0, #1
0x3408	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 493 :: 		p[ 2 ] = 0x02;            // 2Parameters
0x340A	0x1C91    ADDS	R1, R2, #2
0x340C	0x2002    MOVS	R0, #2
0x340E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 494 :: 		p[ 3 ] = 0x00;            // 0x0100
0x3410	0x1CD1    ADDS	R1, R2, #3
0x3412	0x2000    MOVS	R0, #0
0x3414	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 495 :: 		p[ 4 ] = 0x01;            // Ph  int
0x3416	0x1D11    ADDS	R1, R2, #4
0x3418	0x2001    MOVS	R0, #1
0x341A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 496 :: 		p[ 5 ] = 0x20;            //  enable  packet sent interrupt
0x341C	0x1D51    ADDS	R1, R2, #5
0x341E	0x2020    MOVS	R0, #32
0x3420	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 497 :: 		spi_write( 0x06, p );     // enable  packet receive interrupt
0x3422	0x4611    MOV	R1, R2
0x3424	0x2006    MOVS	R0, #6
0x3426	0xF7FEFC1D  BL	_spi_write+0
;driverrf4463pro.c, 498 :: 		}
L_end_vRF4463EnableTxInterrupt:
0x342A	0xF8DDE000  LDR	LR, [SP, #0]
0x342E	0xB003    ADD	SP, SP, #12
0x3430	0x4770    BX	LR
; end of _vRF4463EnableTxInterrupt
_vRF4463TxStart:
;driverrf4463pro.c, 514 :: 		void vRF4463TxStart( void ) {
0x33BC	0xB083    SUB	SP, SP, #12
0x33BE	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 517 :: 		p[ 0 ] = START_TX ;              // start Command
0x33C2	0xAA01    ADD	R2, SP, #4
0x33C4	0x2031    MOVS	R0, #49
0x33C6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 518 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 1 default
0x33C8	0x1C51    ADDS	R1, R2, #1
0x33CA	0x480A    LDR	R0, [PC, #40]
0x33CC	0x7800    LDRB	R0, [R0, #0]
0x33CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 519 :: 		p[ 2 ] = 0x30;                   // Back after launch Readymode, Do not retransmit, launch immediately
0x33D0	0x1C91    ADDS	R1, R2, #2
0x33D2	0x2030    MOVS	R0, #48
0x33D4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 520 :: 		p[ 3 ] = 0;
0x33D6	0x1CD1    ADDS	R1, R2, #3
0x33D8	0x2000    MOVS	R0, #0
0x33DA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 521 :: 		p[ 4 ] = 0;                      // payload_length; // Total to transmit 10 bytes
0x33DC	0x1D11    ADDS	R1, R2, #4
0x33DE	0x2000    MOVS	R0, #0
0x33E0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 522 :: 		spi_write( 5, p );
0x33E2	0x4611    MOV	R1, R2
0x33E4	0x2005    MOVS	R0, #5
0x33E6	0xF7FEFC3D  BL	_spi_write+0
;driverrf4463pro.c, 523 :: 		}
L_end_vRF4463TxStart:
0x33EA	0xF8DDE000  LDR	LR, [SP, #0]
0x33EE	0xB003    ADD	SP, SP, #12
0x33F0	0x4770    BX	LR
0x33F2	0xBF00    NOP
0x33F4	0x10012000  	_ucRF4463FreqChannel+0
; end of _vRF4463TxStart
_vRF4463RxInit:
;driverrf4463pro.c, 569 :: 		void vRF4463RxInit( void ) {
0x3380	0xB081    SUB	SP, SP, #4
0x3382	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 570 :: 		Flag.is_tx = 0;
0x3386	0x2100    MOVS	R1, #0
0x3388	0xB249    SXTB	R1, R1
0x338A	0x480A    LDR	R0, [PC, #40]
0x338C	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 571 :: 		vRF4463FifoReset();           // fifo_reset();  // Buffer empty
0x338E	0xF7FFF91F  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 572 :: 		vRF4463EnableRxInterrupt();   // enable_rx_interrupt();
0x3392	0xF7FEFC8F  BL	_vRF4463EnableRxInterrupt+0
;driverrf4463pro.c, 573 :: 		vRF4463ClearInterrupts();      // clr_interrupt();  // Clear interrupt factor
0x3396	0xF001F903  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 575 :: 		if ( ucRF4463Mode == rx_test_mode ) {
0x339A	0x4807    LDR	R0, [PC, #28]
0x339C	0x7800    LDRB	R0, [R0, #0]
0x339E	0x2803    CMP	R0, #3
0x33A0	0xD102    BNE	L_vRF4463RxInit93
;driverrf4463pro.c, 576 :: 		vRF4463RxStartTest();      // rx_start_test();
0x33A2	0xF7FEFD87  BL	_vRF4463RxStartTest+0
;driverrf4463pro.c, 577 :: 		}
0x33A6	0xE001    B	L_vRF4463RxInit94
L_vRF4463RxInit93:
;driverrf4463pro.c, 579 :: 		vRF4463RxStart();        // rx_start();    // Enter receiving mode, after receiving data, return to Readymode
0x33A8	0xF7FEFE06  BL	_vRF4463RxStart+0
;driverrf4463pro.c, 580 :: 		}
L_vRF4463RxInit94:
;driverrf4463pro.c, 581 :: 		}
L_end_vRF4463RxInit:
0x33AC	0xF8DDE000  LDR	LR, [SP, #0]
0x33B0	0xB001    ADD	SP, SP, #4
0x33B2	0x4770    BX	LR
0x33B4	0x6A842204  	_Flag+0
0x33B8	0x233F2000  	_ucRF4463Mode+0
; end of _vRF4463RxInit
_vRF4463EnableRxInterrupt:
;driverrf4463pro.c, 472 :: 		void vRF4463EnableRxInterrupt( void ) {
0x1CB4	0xB083    SUB	SP, SP, #12
0x1CB6	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 475 :: 		p[ 0 ] = 0x11;
0x1CBA	0xAA01    ADD	R2, SP, #4
0x1CBC	0x2011    MOVS	R0, #17
0x1CBE	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 476 :: 		p[ 1 ] = 0x01;            // 0x0100
0x1CC0	0x1C51    ADDS	R1, R2, #1
0x1CC2	0x2001    MOVS	R0, #1
0x1CC4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 477 :: 		p[ 2 ] = 0x03;            // 3Parameters
0x1CC6	0x1C91    ADDS	R1, R2, #2
0x1CC8	0x2003    MOVS	R0, #3
0x1CCA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 478 :: 		p[ 3 ] = 0x00;            // 0100
0x1CCC	0x1CD1    ADDS	R1, R2, #3
0x1CCE	0x2000    MOVS	R0, #0
0x1CD0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 479 :: 		p[ 4 ] = 0x03;            // ph, modem int       0x03;
0x1CD2	0x1D11    ADDS	R1, R2, #4
0x1CD4	0x2003    MOVS	R0, #3
0x1CD6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 480 :: 		p[ 5 ] = 0x18;            // 0x10;   // Pack received int
0x1CD8	0x1D51    ADDS	R1, R2, #5
0x1CDA	0x2018    MOVS	R0, #24
0x1CDC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 481 :: 		p[ 6 ] = 0x00;            //preamble int, sync int setting
0x1CDE	0x1D91    ADDS	R1, R2, #6
0x1CE0	0x2000    MOVS	R0, #0
0x1CE2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 482 :: 		spi_write( 0x07, p );     // enable  packet receive interrupt
0x1CE4	0x4611    MOV	R1, R2
0x1CE6	0x2007    MOVS	R0, #7
0x1CE8	0xF7FFFFBC  BL	_spi_write+0
;driverrf4463pro.c, 483 :: 		}
L_end_vRF4463EnableRxInterrupt:
0x1CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF0	0xB003    ADD	SP, SP, #12
0x1CF2	0x4770    BX	LR
; end of _vRF4463EnableRxInterrupt
_vRF4463RxStartTest:
;driverrf4463pro.c, 547 :: 		void vRF4463RxStartTest( void ) {
0x1EB4	0xB083    SUB	SP, SP, #12
0x1EB6	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 550 :: 		LED_GREEN = 1;
0x1EBA	0x2101    MOVS	R1, #1
0x1EBC	0xB249    SXTB	R1, R1
0x1EBE	0x4811    LDR	R0, [PC, #68]
0x1EC0	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 552 :: 		p[ 0 ] = START_RX;        // start Command
0x1EC2	0xAA01    ADD	R2, SP, #4
0x1EC4	0x2032    MOVS	R0, #50
0x1EC6	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 553 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 0
0x1EC8	0x1C51    ADDS	R1, R2, #1
0x1ECA	0x480F    LDR	R0, [PC, #60]
0x1ECC	0x7800    LDRB	R0, [R0, #0]
0x1ECE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 554 :: 		p[ 2 ] = 0x00;            // Enter receiving mode immediately
0x1ED0	0x1C91    ADDS	R1, R2, #2
0x1ED2	0x2000    MOVS	R0, #0
0x1ED4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 555 :: 		p[ 3 ] = 0;
0x1ED6	0x1CD1    ADDS	R1, R2, #3
0x1ED8	0x2000    MOVS	R0, #0
0x1EDA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 557 :: 		p[ 4 ] = 0;
0x1EDC	0x1D11    ADDS	R1, R2, #4
0x1EDE	0x2000    MOVS	R0, #0
0x1EE0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 558 :: 		p[ 5 ] = 0;               // unchanged after preamble timeout
0x1EE2	0x1D51    ADDS	R1, R2, #5
0x1EE4	0x2000    MOVS	R0, #0
0x1EE6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 561 :: 		p[ 6 ] = 0x08;
0x1EE8	0x1D91    ADDS	R1, R2, #6
0x1EEA	0x2008    MOVS	R0, #8
0x1EEC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 562 :: 		p[ 7 ] = 0x08;
0x1EEE	0x1DD1    ADDS	R1, R2, #7
0x1EF0	0x2008    MOVS	R0, #8
0x1EF2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 563 :: 		spi_write( 8, p );
0x1EF4	0x4611    MOV	R1, R2
0x1EF6	0x2008    MOVS	R0, #8
0x1EF8	0xF7FFFEB4  BL	_spi_write+0
;driverrf4463pro.c, 564 :: 		}
L_end_vRF4463RxStartTest:
0x1EFC	0xF8DDE000  LDR	LR, [SP, #0]
0x1F00	0xB003    ADD	SP, SP, #12
0x1F02	0x4770    BX	LR
0x1F04	0x02A44242  	GPIOE_ODRbits+0
0x1F08	0x10012000  	_ucRF4463FreqChannel+0
; end of _vRF4463RxStartTest
_vRF4463RxStart:
;driverrf4463pro.c, 528 :: 		void vRF4463RxStart( void ) {
0x1FB8	0xB083    SUB	SP, SP, #12
0x1FBA	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 531 :: 		p[ 0 ] = START_RX ;              // start Command
0x1FBE	0xAA01    ADD	R2, SP, #4
0x1FC0	0x2032    MOVS	R0, #50
0x1FC2	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 532 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 0
0x1FC4	0x1C51    ADDS	R1, R2, #1
0x1FC6	0x480E    LDR	R0, [PC, #56]
0x1FC8	0x7800    LDRB	R0, [R0, #0]
0x1FCA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 533 :: 		p[ 2 ] = 0x00;                   // Enter receiving mode immediately
0x1FCC	0x1C91    ADDS	R1, R2, #2
0x1FCE	0x2000    MOVS	R0, #0
0x1FD0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 534 :: 		p[ 3 ] = 0;
0x1FD2	0x1CD1    ADDS	R1, R2, #3
0x1FD4	0x2000    MOVS	R0, #0
0x1FD6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 535 :: 		p[ 4 ] = 0;                      // payload_length; // Total to receive 10 bytes
0x1FD8	0x1D11    ADDS	R1, R2, #4
0x1FDA	0x2000    MOVS	R0, #0
0x1FDC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 536 :: 		p[ 5 ] = 0;                      // unchanged after preamble timeout
0x1FDE	0x1D51    ADDS	R1, R2, #5
0x1FE0	0x2000    MOVS	R0, #0
0x1FE2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 539 :: 		p[ 6 ] = 0x08;
0x1FE4	0x1D91    ADDS	R1, R2, #6
0x1FE6	0x2008    MOVS	R0, #8
0x1FE8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 540 :: 		p[ 7 ] = 0x08;
0x1FEA	0x1DD1    ADDS	R1, R2, #7
0x1FEC	0x2008    MOVS	R0, #8
0x1FEE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 541 :: 		spi_write( 8, p );
0x1FF0	0x4611    MOV	R1, R2
0x1FF2	0x2008    MOVS	R0, #8
0x1FF4	0xF7FFFE36  BL	_spi_write+0
;driverrf4463pro.c, 542 :: 		}
L_end_vRF4463RxStart:
0x1FF8	0xF8DDE000  LDR	LR, [SP, #0]
0x1FFC	0xB003    ADD	SP, SP, #12
0x1FFE	0x4770    BX	LR
0x2000	0x10012000  	_ucRF4463FreqChannel+0
; end of _vRF4463RxStart
_vRF4463TxCont:
;driverrf4463pro.c, 627 :: 		void vRF4463TxCont( void ) {
0x4484	0xB081    SUB	SP, SP, #4
0x4486	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 630 :: 		LED_RED = 1;
0x448A	0x2101    MOVS	R1, #1
0x448C	0xB249    SXTB	R1, R1
0x448E	0x480F    LDR	R0, [PC, #60]
0x4490	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 631 :: 		vRF4463FifoReset();                     //  fifo_reset();  // Buffer empty
0x4492	0xF7FEF89D  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 632 :: 		spi_write_fifo();                       // Fill the buffer with data
0x4496	0xF7FEFF33  BL	_spi_write_fifo+0
;driverrf4463pro.c, 633 :: 		vRF4463EnableTxInterrupt();             //  enable_tx_interrupt();
0x449A	0xF7FEFFAD  BL	_vRF4463EnableTxInterrupt+0
;driverrf4463pro.c, 634 :: 		vRF4463ClearInterrupts();               //  clr_interrupt();  // Clear interrupt factor
0x449E	0xF000F87F  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 635 :: 		vRF4463TxStart();                       //  tx_start();    // Enter launch mode, start launch
0x44A2	0xF7FEFF8B  BL	_vRF4463TxStart+0
;driverrf4463pro.c, 636 :: 		rf_timeout = 0;
0x44A6	0x2100    MOVS	R1, #0
0x44A8	0x4809    LDR	R0, [PC, #36]
0x44AA	0x8001    STRH	R1, [R0, #0]
;driverrf4463pro.c, 637 :: 		Flag.rf_reach_timeout = 0;
0x44AC	0x2100    MOVS	R1, #0
0x44AE	0xB249    SXTB	R1, R1
0x44B0	0x4808    LDR	R0, [PC, #32]
0x44B2	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 639 :: 		ucRF4463IRQ = 0;
0x44B4	0x2100    MOVS	R1, #0
0x44B6	0x4808    LDR	R0, [PC, #32]
0x44B8	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 642 :: 		while( nIRQ ) {          //nIRQ ) {
L_vRF4463TxCont101:
0x44BA	0x4808    LDR	R0, [PC, #32]
0x44BC	0x6800    LDR	R0, [R0, #0]
0x44BE	0xB100    CBZ	R0, L_vRF4463TxCont102
;driverrf4463pro.c, 650 :: 		}
0x44C0	0xE7FB    B	L_vRF4463TxCont101
L_vRF4463TxCont102:
;driverrf4463pro.c, 651 :: 		}
L_end_vRF4463TxCont:
0x44C2	0xF8DDE000  LDR	LR, [SP, #0]
0x44C6	0xB001    ADD	SP, SP, #4
0x44C8	0x4770    BX	LR
0x44CA	0xBF00    NOP
0x44CC	0x02AC4242  	GPIOE_ODRbits+0
0x44D0	0x23982000  	_rf_timeout+0
0x44D4	0x6A882204  	_Flag+0
0x44D8	0x22872000  	DriverRF4463PROMain_ucRF4463IRQ+0
0x44DC	0x82004241  	GPIOD_IDRbits+0
; end of _vRF4463TxCont
_spi_read_fifo:
;driverrf4463pro.c, 915 :: 		void spi_read_fifo( void ) {
0x44E0	0xB082    SUB	SP, SP, #8
0x44E2	0xF8CDE000  STR	LR, [SP, #0]
;driverrf4463pro.c, 918 :: 		i = 0;
; i start address is: 0 (R0)
0x44E6	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 919 :: 		while ( i != 0xFF ) {
L_spi_read_fifo149:
; i start address is: 0 (R0)
0x44E8	0xF1B00FFF  CMP	R0, #255
0x44EC	0xD002    BEQ	L_spi_read_fifo150
; i end address is: 0 (R0)
;driverrf4463pro.c, 920 :: 		i = check_cts();                   // Check if you can send Command
0x44EE	0xF7FDFB9D  BL	_check_cts+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 921 :: 		}
; i end address is: 0 (R0)
0x44F2	0xE7F9    B	L_spi_read_fifo149
L_spi_read_fifo150:
;driverrf4463pro.c, 923 :: 		nSEL = 1;
0x44F4	0x2101    MOVS	R1, #1
0x44F6	0xB249    SXTB	R1, R1
0x44F8	0x480F    LDR	R0, [PC, #60]
0x44FA	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 924 :: 		nSEL = 0;
0x44FC	0x2100    MOVS	R1, #0
0x44FE	0xB249    SXTB	R1, R1
0x4500	0x480D    LDR	R0, [PC, #52]
0x4502	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 925 :: 		ucRf4463SPIByte( READ_RX_FIFO );
0x4504	0x2077    MOVS	R0, #119
0x4506	0xF7FFF809  BL	_ucRf4463SPIByte+0
;driverrf4463pro.c, 926 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 12 (R3)
0x450A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_spi_read_fifo151:
; i start address is: 12 (R3)
0x450C	0x2B42    CMP	R3, #66
0x450E	0xD20A    BCS	L_spi_read_fifo152
;driverrf4463pro.c, 927 :: 		rx_buf[ i ] = ucRf4463SPIByte( 0xFF );      // Receive 10 test data
0x4510	0x480A    LDR	R0, [PC, #40]
0x4512	0x18C0    ADDS	R0, R0, R3
0x4514	0x9001    STR	R0, [SP, #4]
0x4516	0x20FF    MOVS	R0, #255
0x4518	0xF7FFF800  BL	_ucRf4463SPIByte+0
0x451C	0x9901    LDR	R1, [SP, #4]
0x451E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 926 :: 		for ( i = 0; i < payload_length; i++ ) {
0x4520	0x1C5B    ADDS	R3, R3, #1
0x4522	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 928 :: 		}
; i end address is: 12 (R3)
0x4524	0xE7F2    B	L_spi_read_fifo151
L_spi_read_fifo152:
;driverrf4463pro.c, 929 :: 		nSEL = 1;
0x4526	0x2101    MOVS	R1, #1
0x4528	0xB249    SXTB	R1, R1
0x452A	0x4803    LDR	R0, [PC, #12]
0x452C	0x6001    STR	R1, [R0, #0]
;driverrf4463pro.c, 930 :: 		}
L_end_spi_read_fifo:
0x452E	0xF8DDE000  LDR	LR, [SP, #0]
0x4532	0xB002    ADD	SP, SP, #8
0x4534	0x4770    BX	LR
0x4536	0xBF00    NOP
0x4538	0x82884241  	GPIOD_ODRbits+0
0x453C	0x23552000  	_rx_buf+0
; end of _spi_read_fifo
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x4AC0	0xB082    SUB	SP, SP, #8
0x4AC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x4AC6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x4AC8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x4ACA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x4ACC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4ACE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x4AD0	0x2803    CMP	R0, #3
0x4AD2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x4AD6	0x4893    LDR	R0, [PC, #588]
0x4AD8	0x4281    CMP	R1, R0
0x4ADA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x4ADC	0x4892    LDR	R0, [PC, #584]
0x4ADE	0x6800    LDR	R0, [R0, #0]
0x4AE0	0xF0400105  ORR	R1, R0, #5
0x4AE4	0x4890    LDR	R0, [PC, #576]
0x4AE6	0x6001    STR	R1, [R0, #0]
0x4AE8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4AEA	0x4890    LDR	R0, [PC, #576]
0x4AEC	0x4281    CMP	R1, R0
0x4AEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x4AF0	0x488D    LDR	R0, [PC, #564]
0x4AF2	0x6800    LDR	R0, [R0, #0]
0x4AF4	0xF0400104  ORR	R1, R0, #4
0x4AF8	0x488B    LDR	R0, [PC, #556]
0x4AFA	0x6001    STR	R1, [R0, #0]
0x4AFC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4AFE	0x488C    LDR	R0, [PC, #560]
0x4B00	0x4281    CMP	R1, R0
0x4B02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x4B04	0x4888    LDR	R0, [PC, #544]
0x4B06	0x6800    LDR	R0, [R0, #0]
0x4B08	0xF0400103  ORR	R1, R0, #3
0x4B0C	0x4886    LDR	R0, [PC, #536]
0x4B0E	0x6001    STR	R1, [R0, #0]
0x4B10	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4B12	0xF64E2060  MOVW	R0, #60000
0x4B16	0x4281    CMP	R1, R0
0x4B18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x4B1A	0x4883    LDR	R0, [PC, #524]
0x4B1C	0x6800    LDR	R0, [R0, #0]
0x4B1E	0xF0400102  ORR	R1, R0, #2
0x4B22	0x4881    LDR	R0, [PC, #516]
0x4B24	0x6001    STR	R1, [R0, #0]
0x4B26	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4B28	0xF2475030  MOVW	R0, #30000
0x4B2C	0x4281    CMP	R1, R0
0x4B2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x4B30	0x487D    LDR	R0, [PC, #500]
0x4B32	0x6800    LDR	R0, [R0, #0]
0x4B34	0xF0400101  ORR	R1, R0, #1
0x4B38	0x487B    LDR	R0, [PC, #492]
0x4B3A	0x6001    STR	R1, [R0, #0]
0x4B3C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x4B3E	0x487A    LDR	R0, [PC, #488]
0x4B40	0x6801    LDR	R1, [R0, #0]
0x4B42	0xF06F0007  MVN	R0, #7
0x4B46	0x4001    ANDS	R1, R0
0x4B48	0x4877    LDR	R0, [PC, #476]
0x4B4A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x4B4C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x4B4E	0x2802    CMP	R0, #2
0x4B50	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x4B54	0x4877    LDR	R0, [PC, #476]
0x4B56	0x4281    CMP	R1, R0
0x4B58	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x4B5A	0x4873    LDR	R0, [PC, #460]
0x4B5C	0x6800    LDR	R0, [R0, #0]
0x4B5E	0xF0400106  ORR	R1, R0, #6
0x4B62	0x4871    LDR	R0, [PC, #452]
0x4B64	0x6001    STR	R1, [R0, #0]
0x4B66	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4B68	0x4870    LDR	R0, [PC, #448]
0x4B6A	0x4281    CMP	R1, R0
0x4B6C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x4B6E	0x486E    LDR	R0, [PC, #440]
0x4B70	0x6800    LDR	R0, [R0, #0]
0x4B72	0xF0400105  ORR	R1, R0, #5
0x4B76	0x486C    LDR	R0, [PC, #432]
0x4B78	0x6001    STR	R1, [R0, #0]
0x4B7A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4B7C	0x486E    LDR	R0, [PC, #440]
0x4B7E	0x4281    CMP	R1, R0
0x4B80	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x4B82	0x4869    LDR	R0, [PC, #420]
0x4B84	0x6800    LDR	R0, [R0, #0]
0x4B86	0xF0400104  ORR	R1, R0, #4
0x4B8A	0x4867    LDR	R0, [PC, #412]
0x4B8C	0x6001    STR	R1, [R0, #0]
0x4B8E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4B90	0x486A    LDR	R0, [PC, #424]
0x4B92	0x4281    CMP	R1, R0
0x4B94	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x4B96	0x4864    LDR	R0, [PC, #400]
0x4B98	0x6800    LDR	R0, [R0, #0]
0x4B9A	0xF0400103  ORR	R1, R0, #3
0x4B9E	0x4862    LDR	R0, [PC, #392]
0x4BA0	0x6001    STR	R1, [R0, #0]
0x4BA2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4BA4	0xF64B3080  MOVW	R0, #48000
0x4BA8	0x4281    CMP	R1, R0
0x4BAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x4BAC	0x485E    LDR	R0, [PC, #376]
0x4BAE	0x6800    LDR	R0, [R0, #0]
0x4BB0	0xF0400102  ORR	R1, R0, #2
0x4BB4	0x485C    LDR	R0, [PC, #368]
0x4BB6	0x6001    STR	R1, [R0, #0]
0x4BB8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4BBA	0xF64550C0  MOVW	R0, #24000
0x4BBE	0x4281    CMP	R1, R0
0x4BC0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x4BC2	0x4859    LDR	R0, [PC, #356]
0x4BC4	0x6800    LDR	R0, [R0, #0]
0x4BC6	0xF0400101  ORR	R1, R0, #1
0x4BCA	0x4857    LDR	R0, [PC, #348]
0x4BCC	0x6001    STR	R1, [R0, #0]
0x4BCE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x4BD0	0x4855    LDR	R0, [PC, #340]
0x4BD2	0x6801    LDR	R1, [R0, #0]
0x4BD4	0xF06F0007  MVN	R0, #7
0x4BD8	0x4001    ANDS	R1, R0
0x4BDA	0x4853    LDR	R0, [PC, #332]
0x4BDC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x4BDE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x4BE0	0x2801    CMP	R0, #1
0x4BE2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x4BE6	0x4851    LDR	R0, [PC, #324]
0x4BE8	0x4281    CMP	R1, R0
0x4BEA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x4BEC	0x484E    LDR	R0, [PC, #312]
0x4BEE	0x6800    LDR	R0, [R0, #0]
0x4BF0	0xF0400107  ORR	R1, R0, #7
0x4BF4	0x484C    LDR	R0, [PC, #304]
0x4BF6	0x6001    STR	R1, [R0, #0]
0x4BF8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4BFA	0x4851    LDR	R0, [PC, #324]
0x4BFC	0x4281    CMP	R1, R0
0x4BFE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x4C00	0x4849    LDR	R0, [PC, #292]
0x4C02	0x6800    LDR	R0, [R0, #0]
0x4C04	0xF0400106  ORR	R1, R0, #6
0x4C08	0x4847    LDR	R0, [PC, #284]
0x4C0A	0x6001    STR	R1, [R0, #0]
0x4C0C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4C0E	0x4848    LDR	R0, [PC, #288]
0x4C10	0x4281    CMP	R1, R0
0x4C12	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x4C14	0x4844    LDR	R0, [PC, #272]
0x4C16	0x6800    LDR	R0, [R0, #0]
0x4C18	0xF0400105  ORR	R1, R0, #5
0x4C1C	0x4842    LDR	R0, [PC, #264]
0x4C1E	0x6001    STR	R1, [R0, #0]
0x4C20	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4C22	0x4846    LDR	R0, [PC, #280]
0x4C24	0x4281    CMP	R1, R0
0x4C26	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x4C28	0x483F    LDR	R0, [PC, #252]
0x4C2A	0x6800    LDR	R0, [R0, #0]
0x4C2C	0xF0400104  ORR	R1, R0, #4
0x4C30	0x483D    LDR	R0, [PC, #244]
0x4C32	0x6001    STR	R1, [R0, #0]
0x4C34	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4C36	0xF24D20F0  MOVW	R0, #54000
0x4C3A	0x4281    CMP	R1, R0
0x4C3C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x4C3E	0x483A    LDR	R0, [PC, #232]
0x4C40	0x6800    LDR	R0, [R0, #0]
0x4C42	0xF0400103  ORR	R1, R0, #3
0x4C46	0x4838    LDR	R0, [PC, #224]
0x4C48	0x6001    STR	R1, [R0, #0]
0x4C4A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4C4C	0xF64840A0  MOVW	R0, #36000
0x4C50	0x4281    CMP	R1, R0
0x4C52	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x4C54	0x4834    LDR	R0, [PC, #208]
0x4C56	0x6800    LDR	R0, [R0, #0]
0x4C58	0xF0400102  ORR	R1, R0, #2
0x4C5C	0x4832    LDR	R0, [PC, #200]
0x4C5E	0x6001    STR	R1, [R0, #0]
0x4C60	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4C62	0xF2446050  MOVW	R0, #18000
0x4C66	0x4281    CMP	R1, R0
0x4C68	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x4C6A	0x482F    LDR	R0, [PC, #188]
0x4C6C	0x6800    LDR	R0, [R0, #0]
0x4C6E	0xF0400101  ORR	R1, R0, #1
0x4C72	0x482D    LDR	R0, [PC, #180]
0x4C74	0x6001    STR	R1, [R0, #0]
0x4C76	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x4C78	0x482B    LDR	R0, [PC, #172]
0x4C7A	0x6801    LDR	R1, [R0, #0]
0x4C7C	0xF06F0007  MVN	R0, #7
0x4C80	0x4001    ANDS	R1, R0
0x4C82	0x4829    LDR	R0, [PC, #164]
0x4C84	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x4C86	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x4C88	0x2800    CMP	R0, #0
0x4C8A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x4C8E	0x482D    LDR	R0, [PC, #180]
0x4C90	0x4281    CMP	R1, R0
0x4C92	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x4C94	0x4824    LDR	R0, [PC, #144]
0x4C96	0x6800    LDR	R0, [R0, #0]
0x4C98	0xF0400107  ORR	R1, R0, #7
0x4C9C	0x4822    LDR	R0, [PC, #136]
0x4C9E	0x6001    STR	R1, [R0, #0]
0x4CA0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4CA2	0x4825    LDR	R0, [PC, #148]
0x4CA4	0x4281    CMP	R1, R0
0x4CA6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x4CA8	0x481F    LDR	R0, [PC, #124]
0x4CAA	0x6800    LDR	R0, [R0, #0]
0x4CAC	0xF0400106  ORR	R1, R0, #6
0x4CB0	0x481D    LDR	R0, [PC, #116]
0x4CB2	0x6001    STR	R1, [R0, #0]
0x4CB4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4CB6	0x4824    LDR	R0, [PC, #144]
0x4CB8	0x4281    CMP	R1, R0
0x4CBA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x4CBC	0x481A    LDR	R0, [PC, #104]
0x4CBE	0x6800    LDR	R0, [R0, #0]
0x4CC0	0xF0400105  ORR	R1, R0, #5
0x4CC4	0x4818    LDR	R0, [PC, #96]
0x4CC6	0x6001    STR	R1, [R0, #0]
0x4CC8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4CCA	0xF5B14F7A  CMP	R1, #64000
0x4CCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x4CD0	0x4815    LDR	R0, [PC, #84]
0x4CD2	0x6800    LDR	R0, [R0, #0]
0x4CD4	0xF0400104  ORR	R1, R0, #4
0x4CD8	0x4813    LDR	R0, [PC, #76]
0x4CDA	0x6001    STR	R1, [R0, #0]
0x4CDC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4CDE	0xF64B3080  MOVW	R0, #48000
0x4CE2	0x4281    CMP	R1, R0
0x4CE4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x4CE6	0x4810    LDR	R0, [PC, #64]
0x4CE8	0x6800    LDR	R0, [R0, #0]
0x4CEA	0xF0400103  ORR	R1, R0, #3
0x4CEE	0x480E    LDR	R0, [PC, #56]
0x4CF0	0x6001    STR	R1, [R0, #0]
0x4CF2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4CF4	0xF5B14FFA  CMP	R1, #32000
0x4CF8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x4CFA	0x480B    LDR	R0, [PC, #44]
0x4CFC	0x6800    LDR	R0, [R0, #0]
0x4CFE	0xF0400102  ORR	R1, R0, #2
0x4D02	0x4809    LDR	R0, [PC, #36]
0x4D04	0x6001    STR	R1, [R0, #0]
0x4D06	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4D08	0xF5B15F7A  CMP	R1, #16000
0x4D0C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x4D0E	0xE01D    B	#58
0x4D10	0x00800101  	#16842880
0x4D14	0x54190440  	#71324697
0x4D18	0x94020060  	#6329346
0x4D1C	0x00030000  	#3
0x4D20	0x90400002  	#168000
0x4D24	0x49F00002  	#150000
0x4D28	0x3C004002  	FLASH_ACR+0
0x4D2C	0xD4C00001  	#120000
0x4D30	0x5F900001  	#90000
0x4D34	0x32800002  	#144000
0x4D38	0x77000001  	#96000
0x4D3C	0x19400001  	#72000
0x4D40	0xA5E00001  	#108000
0x4D44	0xB5800001  	#112000
0x4D48	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x4D4C	0x482D    LDR	R0, [PC, #180]
0x4D4E	0x6800    LDR	R0, [R0, #0]
0x4D50	0xF0400101  ORR	R1, R0, #1
0x4D54	0x482B    LDR	R0, [PC, #172]
0x4D56	0x6001    STR	R1, [R0, #0]
0x4D58	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x4D5A	0x482A    LDR	R0, [PC, #168]
0x4D5C	0x6801    LDR	R1, [R0, #0]
0x4D5E	0xF06F0007  MVN	R0, #7
0x4D62	0x4001    ANDS	R1, R0
0x4D64	0x4827    LDR	R0, [PC, #156]
0x4D66	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x4D68	0x2101    MOVS	R1, #1
0x4D6A	0xB249    SXTB	R1, R1
0x4D6C	0x4826    LDR	R0, [PC, #152]
0x4D6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x4D70	0x4826    LDR	R0, [PC, #152]
0x4D72	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x4D74	0xF7FFFBE4  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x4D78	0x4825    LDR	R0, [PC, #148]
0x4D7A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x4D7C	0x4825    LDR	R0, [PC, #148]
0x4D7E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x4D80	0x4825    LDR	R0, [PC, #148]
0x4D82	0xEA020100  AND	R1, R2, R0, LSL #0
0x4D86	0x4825    LDR	R0, [PC, #148]
0x4D88	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x4D8A	0xF0020001  AND	R0, R2, #1
0x4D8E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x4D90	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4D92	0x4822    LDR	R0, [PC, #136]
0x4D94	0x6800    LDR	R0, [R0, #0]
0x4D96	0xF0000002  AND	R0, R0, #2
0x4D9A	0x2800    CMP	R0, #0
0x4D9C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x4D9E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x4DA0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x4DA2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4DA4	0xF4023080  AND	R0, R2, #65536
0x4DA8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x4DAA	0x481C    LDR	R0, [PC, #112]
0x4DAC	0x6800    LDR	R0, [R0, #0]
0x4DAE	0xF4003000  AND	R0, R0, #131072
0x4DB2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x4DB4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x4DB6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x4DB8	0x460A    MOV	R2, R1
0x4DBA	0x9901    LDR	R1, [SP, #4]
0x4DBC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x4DBE	0x9101    STR	R1, [SP, #4]
0x4DC0	0x4611    MOV	R1, R2
0x4DC2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x4DC4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4DC8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x4DCA	0x4814    LDR	R0, [PC, #80]
0x4DCC	0x6800    LDR	R0, [R0, #0]
0x4DCE	0xF0407180  ORR	R1, R0, #16777216
0x4DD2	0x4812    LDR	R0, [PC, #72]
0x4DD4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x4DD6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x4DD8	0x4810    LDR	R0, [PC, #64]
0x4DDA	0x6800    LDR	R0, [R0, #0]
0x4DDC	0xF0007000  AND	R0, R0, #33554432
0x4DE0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x4DE2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x4DE4	0x460A    MOV	R2, R1
0x4DE6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x4DE8	0x480A    LDR	R0, [PC, #40]
0x4DEA	0x6800    LDR	R0, [R0, #0]
0x4DEC	0xF000010C  AND	R1, R0, #12
0x4DF0	0x0090    LSLS	R0, R2, #2
0x4DF2	0xF000000C  AND	R0, R0, #12
0x4DF6	0x4281    CMP	R1, R0
0x4DF8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x4DFA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x4DFC	0xF8DDE000  LDR	LR, [SP, #0]
0x4E00	0xB002    ADD	SP, SP, #8
0x4E02	0x4770    BX	LR
0x4E04	0x3C004002  	FLASH_ACR+0
0x4E08	0x80204247  	FLASH_ACR+0
0x4E0C	0x80244247  	FLASH_ACR+0
0x4E10	0x38044002  	RCC_PLLCFGR+0
0x4E14	0x38084002  	RCC_CFGR+0
0x4E18	0xFFFF000F  	#1048575
0x4E1C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x4540	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x4542	0x480D    LDR	R0, [PC, #52]
0x4544	0x6800    LDR	R0, [R0, #0]
0x4546	0xF0400101  ORR	R1, R0, #1
0x454A	0x480B    LDR	R0, [PC, #44]
0x454C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x454E	0x2100    MOVS	R1, #0
0x4550	0x480A    LDR	R0, [PC, #40]
0x4552	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x4554	0x4808    LDR	R0, [PC, #32]
0x4556	0x6801    LDR	R1, [R0, #0]
0x4558	0x4809    LDR	R0, [PC, #36]
0x455A	0x4001    ANDS	R1, R0
0x455C	0x4806    LDR	R0, [PC, #24]
0x455E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x4560	0x4908    LDR	R1, [PC, #32]
0x4562	0x4809    LDR	R0, [PC, #36]
0x4564	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x4566	0x4804    LDR	R0, [PC, #16]
0x4568	0x6801    LDR	R1, [R0, #0]
0x456A	0xF46F2080  MVN	R0, #262144
0x456E	0x4001    ANDS	R1, R0
0x4570	0x4801    LDR	R0, [PC, #4]
0x4572	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x4574	0xB001    ADD	SP, SP, #4
0x4576	0x4770    BX	LR
0x4578	0x38004002  	RCC_CR+0
0x457C	0x38084002  	RCC_CFGR+0
0x4580	0xFFFFFEF6  	#-17367041
0x4584	0x30102400  	#603992080
0x4588	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x51A8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x51AA	0x4904    LDR	R1, [PC, #16]
0x51AC	0x4804    LDR	R0, [PC, #16]
0x51AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x51B0	0x4904    LDR	R1, [PC, #16]
0x51B2	0x4805    LDR	R0, [PC, #20]
0x51B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x51B6	0xB001    ADD	SP, SP, #4
0x51B8	0x4770    BX	LR
0x51BA	0xBF00    NOP
0x51BC	0x90400002  	#168000
0x51C0	0x23A02000  	___System_CLOCK_IN_KHZ+0
0x51C4	0x00030000  	#3
0x51C8	0x23AC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x51A0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x51A2	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x51A4	0xB001    ADD	SP, SP, #4
0x51A6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x4A94	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x4A96	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x4A9A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x4A9E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x4AA0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x4AA4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x4AA6	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x4AA8	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x4AAA	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x4AAC	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x4AAE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x4AB2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x4AB6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x4ABA	0xB001    ADD	SP, SP, #4
0x4ABC	0x4770    BX	LR
; end of ___EnableFPU
0x8070	0xB500    PUSH	(R14)
0x8072	0xF8DFB024  LDR	R11, [PC, #36]
0x8076	0xF8DFA024  LDR	R10, [PC, #36]
0x807A	0xF8DFC024  LDR	R12, [PC, #36]
0x807E	0xF7FCFA85  BL	17804
0x8082	0xF8DFB020  LDR	R11, [PC, #32]
0x8086	0xF8DFA020  LDR	R10, [PC, #32]
0x808A	0xF8DFC020  LDR	R12, [PC, #32]
0x808E	0xF7FCFA7D  BL	17804
0x8092	0xBD00    POP	(R15)
0x8094	0x4770    BX	LR
0x8096	0xBF00    NOP
0x8098	0x00002000  	#536870912
0x809C	0x23362000  	#536879926
0x80A0	0x51CC0000  	#20940
0x80A4	0x23382000  	#536879928
0x80A8	0x233C2000  	#536879932
0x80AC	0x460C0000  	#17932
0x810C	0xB500    PUSH	(R14)
0x810E	0xF8DFB010  LDR	R11, [PC, #16]
0x8112	0xF8DFA010  LDR	R10, [PC, #16]
0x8116	0xF7FCF997  BL	17480
0x811A	0xBD00    POP	(R15)
0x811C	0x4770    BX	LR
0x811E	0xBF00    NOP
0x8120	0x00002000  	#536870912
0x8124	0x23C02000  	#536880064
_vUARTISR:
;uarthandler.c, 115 :: 		void vUARTISR() iv IVT_INT_USART1 ics ICS_AUTO{
;uarthandler.c, 116 :: 		LED_BLUE =~ LED_BLUE;
0x48C0	0x4845    LDR	R0, [PC, #276]
0x48C2	0x6800    LDR	R0, [R0, #0]
0x48C4	0xF0800101  EOR	R1, R0, #1
0x48C8	0xB2C9    UXTB	R1, R1
0x48CA	0x4843    LDR	R0, [PC, #268]
0x48CC	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 118 :: 		if( USART1_SRbits.RXNE ){
0x48CE	0x4843    LDR	R0, [PC, #268]
0x48D0	0x6800    LDR	R0, [R0, #0]
0x48D2	0x2800    CMP	R0, #0
0x48D4	0xF000807F  BEQ	L_vUARTISR200
;uarthandler.c, 119 :: 		ucData1 = USART1_DR;
0x48D8	0x4841    LDR	R0, [PC, #260]
0x48DA	0x6801    LDR	R1, [R0, #0]
0x48DC	0x4841    LDR	R0, [PC, #260]
0x48DE	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 120 :: 		if ( ucData1 != CHR_CR && ucData1 != CHR_LF && ulUSART1ByteReceived < BUFFER_MAX_USART ) {
0x48E0	0x4840    LDR	R0, [PC, #256]
0x48E2	0x7800    LDRB	R0, [R0, #0]
0x48E4	0x280D    CMP	R0, #13
0x48E6	0xF000804A  BEQ	L__vUARTISR459
0x48EA	0x483E    LDR	R0, [PC, #248]
0x48EC	0x7800    LDRB	R0, [R0, #0]
0x48EE	0x280A    CMP	R0, #10
0x48F0	0xF0008045  BEQ	L__vUARTISR458
0x48F4	0x483C    LDR	R0, [PC, #240]
0x48F6	0x6800    LDR	R0, [R0, #0]
0x48F8	0xF5B05F80  CMP	R0, #4096
0x48FC	0xF080803F  BCS	L__vUARTISR457
L__vUARTISR447:
;uarthandler.c, 123 :: 		ucData1 == CHR_s ||
0x4900	0x4838    LDR	R0, [PC, #224]
0x4902	0x7800    LDRB	R0, [R0, #0]
0x4904	0x2853    CMP	R0, #83
0x4906	0xD00C    BEQ	L__vUARTISR451
0x4908	0x4836    LDR	R0, [PC, #216]
0x490A	0x7800    LDRB	R0, [R0, #0]
0x490C	0x2873    CMP	R0, #115
0x490E	0xD008    BEQ	L__vUARTISR450
;uarthandler.c, 124 :: 		ucData1 == CHR_U ||
0x4910	0x4834    LDR	R0, [PC, #208]
0x4912	0x7800    LDRB	R0, [R0, #0]
0x4914	0x2855    CMP	R0, #85
0x4916	0xD004    BEQ	L__vUARTISR449
;uarthandler.c, 125 :: 		ucData1 == CHR_u ) &&
0x4918	0x4832    LDR	R0, [PC, #200]
0x491A	0x7800    LDRB	R0, [R0, #0]
0x491C	0x2875    CMP	R0, #117
0x491E	0xD000    BEQ	L__vUARTISR448
0x4920	0xE00F    B	L_vUARTISR208
;uarthandler.c, 123 :: 		ucData1 == CHR_s ||
L__vUARTISR451:
L__vUARTISR450:
;uarthandler.c, 124 :: 		ucData1 == CHR_U ||
L__vUARTISR449:
;uarthandler.c, 125 :: 		ucData1 == CHR_u ) &&
L__vUARTISR448:
;uarthandler.c, 126 :: 		ulUSART1ByteReceived == 0 ) {
0x4922	0x4831    LDR	R0, [PC, #196]
0x4924	0x6800    LDR	R0, [R0, #0]
0x4926	0xB960    CBNZ	R0, L__vUARTISR452
L__vUARTISR445:
;uarthandler.c, 127 :: 		ucUSART1RXBuffer[ ulUSART1ByteReceived++ ] = ucData1;
0x4928	0x482F    LDR	R0, [PC, #188]
0x492A	0x6801    LDR	R1, [R0, #0]
0x492C	0x482F    LDR	R0, [PC, #188]
0x492E	0x1841    ADDS	R1, R0, R1
0x4930	0x482C    LDR	R0, [PC, #176]
0x4932	0x7800    LDRB	R0, [R0, #0]
0x4934	0x7008    STRB	R0, [R1, #0]
0x4936	0x482C    LDR	R0, [PC, #176]
0x4938	0x6800    LDR	R0, [R0, #0]
0x493A	0x1C41    ADDS	R1, R0, #1
0x493C	0x482A    LDR	R0, [PC, #168]
0x493E	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 128 :: 		}
0x4940	0xE01C    B	L_vUARTISR209
L_vUARTISR208:
;uarthandler.c, 126 :: 		ulUSART1ByteReceived == 0 ) {
L__vUARTISR452:
;uarthandler.c, 131 :: 		ucUSART1RXBuffer[ 0 ] == CHR_s ||
0x4942	0x482A    LDR	R0, [PC, #168]
0x4944	0x7800    LDRB	R0, [R0, #0]
0x4946	0x2853    CMP	R0, #83
0x4948	0xD00C    BEQ	L__vUARTISR456
0x494A	0x4828    LDR	R0, [PC, #160]
0x494C	0x7800    LDRB	R0, [R0, #0]
0x494E	0x2873    CMP	R0, #115
0x4950	0xD008    BEQ	L__vUARTISR455
;uarthandler.c, 132 :: 		ucUSART1RXBuffer[ 0 ] == CHR_U ||
0x4952	0x4826    LDR	R0, [PC, #152]
0x4954	0x7800    LDRB	R0, [R0, #0]
0x4956	0x2855    CMP	R0, #85
0x4958	0xD004    BEQ	L__vUARTISR454
;uarthandler.c, 133 :: 		ucUSART1RXBuffer[ 0 ] == CHR_u ) {
0x495A	0x4824    LDR	R0, [PC, #144]
0x495C	0x7800    LDRB	R0, [R0, #0]
0x495E	0x2875    CMP	R0, #117
0x4960	0xD000    BEQ	L__vUARTISR453
0x4962	0xE00B    B	L_vUARTISR212
;uarthandler.c, 131 :: 		ucUSART1RXBuffer[ 0 ] == CHR_s ||
L__vUARTISR456:
L__vUARTISR455:
;uarthandler.c, 132 :: 		ucUSART1RXBuffer[ 0 ] == CHR_U ||
L__vUARTISR454:
;uarthandler.c, 133 :: 		ucUSART1RXBuffer[ 0 ] == CHR_u ) {
L__vUARTISR453:
;uarthandler.c, 134 :: 		ucUSART1RXBuffer[ ulUSART1ByteReceived++ ] = ucData1;
0x4964	0x4820    LDR	R0, [PC, #128]
0x4966	0x6801    LDR	R1, [R0, #0]
0x4968	0x4820    LDR	R0, [PC, #128]
0x496A	0x1841    ADDS	R1, R0, R1
0x496C	0x481D    LDR	R0, [PC, #116]
0x496E	0x7800    LDRB	R0, [R0, #0]
0x4970	0x7008    STRB	R0, [R1, #0]
0x4972	0x481D    LDR	R0, [PC, #116]
0x4974	0x6800    LDR	R0, [R0, #0]
0x4976	0x1C41    ADDS	R1, R0, #1
0x4978	0x481B    LDR	R0, [PC, #108]
0x497A	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 135 :: 		}
L_vUARTISR212:
L_vUARTISR209:
;uarthandler.c, 136 :: 		}
0x497C	0xE02B    B	L_vUARTISR213
;uarthandler.c, 120 :: 		if ( ucData1 != CHR_CR && ucData1 != CHR_LF && ulUSART1ByteReceived < BUFFER_MAX_USART ) {
L__vUARTISR459:
L__vUARTISR458:
L__vUARTISR457:
;uarthandler.c, 138 :: 		else if ( ucData1 == CHR_CR ) {
0x497E	0x4819    LDR	R0, [PC, #100]
0x4980	0x7800    LDRB	R0, [R0, #0]
0x4982	0x280D    CMP	R0, #13
0x4984	0xD10C    BNE	L_vUARTISR214
;uarthandler.c, 139 :: 		ucUSART1RXBuffer[ ulUSART1ByteReceived++ ] = ucData1;
0x4986	0x4818    LDR	R0, [PC, #96]
0x4988	0x6801    LDR	R1, [R0, #0]
0x498A	0x4818    LDR	R0, [PC, #96]
0x498C	0x1841    ADDS	R1, R0, R1
0x498E	0x4815    LDR	R0, [PC, #84]
0x4990	0x7800    LDRB	R0, [R0, #0]
0x4992	0x7008    STRB	R0, [R1, #0]
0x4994	0x4814    LDR	R0, [PC, #80]
0x4996	0x6800    LDR	R0, [R0, #0]
0x4998	0x1C41    ADDS	R1, R0, #1
0x499A	0x4813    LDR	R0, [PC, #76]
0x499C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 140 :: 		}
0x499E	0xE01A    B	L_vUARTISR215
L_vUARTISR214:
;uarthandler.c, 142 :: 		else if ( ucData1 == CHR_LF && ucUSART1RXBuffer[ ulUSART1ByteReceived - 1 ] == CHR_CR ) {
0x49A0	0x4810    LDR	R0, [PC, #64]
0x49A2	0x7800    LDRB	R0, [R0, #0]
0x49A4	0x280A    CMP	R0, #10
0x49A6	0xD116    BNE	L__vUARTISR461
0x49A8	0x480F    LDR	R0, [PC, #60]
0x49AA	0x6800    LDR	R0, [R0, #0]
0x49AC	0x1E41    SUBS	R1, R0, #1
0x49AE	0x480F    LDR	R0, [PC, #60]
0x49B0	0x1840    ADDS	R0, R0, R1
0x49B2	0x7800    LDRB	R0, [R0, #0]
0x49B4	0x280D    CMP	R0, #13
0x49B6	0xD10E    BNE	L__vUARTISR460
L__vUARTISR443:
;uarthandler.c, 143 :: 		ucUSART1RXBuffer[ ulUSART1ByteReceived++ ] = ucData1;
0x49B8	0x480B    LDR	R0, [PC, #44]
0x49BA	0x6801    LDR	R1, [R0, #0]
0x49BC	0x480B    LDR	R0, [PC, #44]
0x49BE	0x1841    ADDS	R1, R0, R1
0x49C0	0x4808    LDR	R0, [PC, #32]
0x49C2	0x7800    LDRB	R0, [R0, #0]
0x49C4	0x7008    STRB	R0, [R1, #0]
0x49C6	0x4808    LDR	R0, [PC, #32]
0x49C8	0x6800    LDR	R0, [R0, #0]
0x49CA	0x1C41    ADDS	R1, R0, #1
0x49CC	0x4806    LDR	R0, [PC, #24]
0x49CE	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 144 :: 		fUSART1Buffer = READY_TO_READ;
0x49D0	0x2101    MOVS	R1, #1
0x49D2	0x4807    LDR	R0, [PC, #28]
0x49D4	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 142 :: 		else if ( ucData1 == CHR_LF && ucUSART1RXBuffer[ ulUSART1ByteReceived - 1 ] == CHR_CR ) {
L__vUARTISR461:
L__vUARTISR460:
;uarthandler.c, 145 :: 		}
L_vUARTISR215:
L_vUARTISR213:
;uarthandler.c, 146 :: 		}
L_vUARTISR200:
;uarthandler.c, 147 :: 		}
L_end_vUARTISR:
0x49D6	0x4770    BX	LR
0x49D8	0x02B44242  	GPIOE_ODRbits+0
0x49DC	0x00144222  	USART1_SRbits+0
0x49E0	0x10044001  	USART1_DR+0
0x49E4	0x23352000  	_ucData1+0
0x49E8	0x20082000  	_ulUSART1ByteReceived+0
0x49EC	0x10082000  	_ucUSART1RXBuffer+0
0x49F0	0x200C2000  	_fUSART1Buffer+0
; end of _vUARTISR
_Timer2_interrupt:
;DriverRF4463PROMain.c, 113 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;DriverRF4463PROMain.c, 114 :: 		TIM2_SR.UIF = 0;
0x489C	0x2100    MOVS	R1, #0
0x489E	0xB249    SXTB	R1, R1
0x48A0	0x4804    LDR	R0, [PC, #16]
0x48A2	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 115 :: 		Flag.rf_reach_timeout = 1; //Enter your code here
0x48A4	0x2101    MOVS	R1, #1
0x48A6	0xB249    SXTB	R1, R1
0x48A8	0x4803    LDR	R0, [PC, #12]
0x48AA	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 116 :: 		Flag.reach_1s = 1;
0x48AC	0x4803    LDR	R0, [PC, #12]
0x48AE	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 117 :: 		}
L_end_Timer2_interrupt:
0x48B0	0x4770    BX	LR
0x48B2	0xBF00    NOP
0x48B4	0x02004200  	TIM2_SR+0
0x48B8	0x6A882204  	_Flag+0
0x48BC	0x6A802204  	_Flag+0
; end of _Timer2_interrupt
_Int_SPI1:
;driverspi.c, 11 :: 		void Int_SPI1() iv IVT_INT_SPI1 ics ICS_AUTO {
;driverspi.c, 13 :: 		if ( SPI1_SRbits.RXNE ) {
0x49F4	0x4803    LDR	R0, [PC, #12]
0x49F6	0x6800    LDR	R0, [R0, #0]
0x49F8	0xB118    CBZ	R0, L_Int_SPI10
;driverspi.c, 14 :: 		ucSPI1ByteReceived = ( unsigned char )SPI1_DR;      // lee el Byte recibido
0x49FA	0x4803    LDR	R0, [PC, #12]
0x49FC	0x6801    LDR	R1, [R0, #0]
0x49FE	0x4803    LDR	R0, [PC, #12]
0x4A00	0x7001    STRB	R1, [R0, #0]
;driverspi.c, 17 :: 		}
L_Int_SPI10:
;driverspi.c, 18 :: 		}
L_end_Int_SPI1:
0x4A02	0x4770    BX	LR
0x4A04	0x01004226  	SPI1_SRbits+0
0x4A08	0x300C4001  	SPI1_DR+0
0x4A0C	0x22902000  	_ucSPI1ByteReceived+0
; end of _Int_SPI1
_DMA2Strm7_interrupt:
;uarthandler.c, 89 :: 		void DMA2Strm7_interrupt() iv IVT_INT_DMA2_Stream7 ics ICS_AUTO {
;uarthandler.c, 91 :: 		if ( DMA2_HISRbits.FEIF7 ) {
0x4A10	0x4815    LDR	R0, [PC, #84]
0x4A12	0x6800    LDR	R0, [R0, #0]
0x4A14	0xB120    CBZ	R0, L_DMA2Strm7_interrupt191
;uarthandler.c, 92 :: 		DMA2_HIFCRbits.CFEIF7 = 1;
0x4A16	0x2101    MOVS	R1, #1
0x4A18	0xB249    SXTB	R1, R1
0x4A1A	0x4814    LDR	R0, [PC, #80]
0x4A1C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 93 :: 		}
0x4A1E	0xE022    B	L_DMA2Strm7_interrupt192
L_DMA2Strm7_interrupt191:
;uarthandler.c, 94 :: 		else if ( DMA2_HISRbits.DMEIF7 ) {
0x4A20	0x4813    LDR	R0, [PC, #76]
0x4A22	0x6800    LDR	R0, [R0, #0]
0x4A24	0xB120    CBZ	R0, L_DMA2Strm7_interrupt193
;uarthandler.c, 95 :: 		DMA2_HIFCRbits.CDMEIF7 = 1;
0x4A26	0x2101    MOVS	R1, #1
0x4A28	0xB249    SXTB	R1, R1
0x4A2A	0x4812    LDR	R0, [PC, #72]
0x4A2C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 96 :: 		}
0x4A2E	0xE01A    B	L_DMA2Strm7_interrupt194
L_DMA2Strm7_interrupt193:
;uarthandler.c, 97 :: 		else if ( DMA2_HISRbits.TEIF7 ) {     // TRANSFER ERROR INTERRUPT FLAG
0x4A30	0x4811    LDR	R0, [PC, #68]
0x4A32	0x6800    LDR	R0, [R0, #0]
0x4A34	0xB120    CBZ	R0, L_DMA2Strm7_interrupt195
;uarthandler.c, 98 :: 		DMA2_HIFCRbits.CTEIF7 = 1;       // limpia el flag de error
0x4A36	0x2101    MOVS	R1, #1
0x4A38	0xB249    SXTB	R1, R1
0x4A3A	0x4810    LDR	R0, [PC, #64]
0x4A3C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 100 :: 		}
0x4A3E	0xE012    B	L_DMA2Strm7_interrupt196
L_DMA2Strm7_interrupt195:
;uarthandler.c, 101 :: 		else if ( DMA2_HISRbits.HTIF7 ) {
0x4A40	0x480F    LDR	R0, [PC, #60]
0x4A42	0x6800    LDR	R0, [R0, #0]
0x4A44	0xB120    CBZ	R0, L_DMA2Strm7_interrupt197
;uarthandler.c, 102 :: 		DMA2_HIFCRbits.CHTIF7 = 1;
0x4A46	0x2101    MOVS	R1, #1
0x4A48	0xB249    SXTB	R1, R1
0x4A4A	0x480E    LDR	R0, [PC, #56]
0x4A4C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 103 :: 		}
0x4A4E	0xE00A    B	L_DMA2Strm7_interrupt198
L_DMA2Strm7_interrupt197:
;uarthandler.c, 104 :: 		else if ( DMA2_HISRbits.TCIF7 ) {     // TRANSFER COMPLETE INTERRUPT FLAG = envio el frame completo
0x4A50	0x480D    LDR	R0, [PC, #52]
0x4A52	0x6800    LDR	R0, [R0, #0]
0x4A54	0xB138    CBZ	R0, L_DMA2Strm7_interrupt199
;uarthandler.c, 105 :: 		DMA2_HIFCRbits.CTCIF7 = 1;       // limpia TODOS LOS FLAGS DE DMA2 CANAL 2
0x4A56	0x2101    MOVS	R1, #1
0x4A58	0xB249    SXTB	R1, R1
0x4A5A	0x480C    LDR	R0, [PC, #48]
0x4A5C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 106 :: 		DMA2_S7CRbits.EN = 0;            // EXPERIMENTAL PARA CAMBIAR EL VALOR DEL CONTADOR
0x4A5E	0x2100    MOVS	R1, #0
0x4A60	0xB249    SXTB	R1, R1
0x4A62	0x480B    LDR	R0, [PC, #44]
0x4A64	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 108 :: 		}
L_DMA2Strm7_interrupt199:
L_DMA2Strm7_interrupt198:
L_DMA2Strm7_interrupt196:
L_DMA2Strm7_interrupt194:
L_DMA2Strm7_interrupt192:
;uarthandler.c, 109 :: 		}
L_end_DMA2Strm7_interrupt:
0x4A66	0x4770    BX	LR
0x4A68	0x80D8424C  	DMA2_HISRbits+0
0x4A6C	0x81D8424C  	DMA2_HIFCRbits+0
0x4A70	0x80E0424C  	DMA2_HISRbits+0
0x4A74	0x81E0424C  	DMA2_HIFCRbits+0
0x4A78	0x80E4424C  	DMA2_HISRbits+0
0x4A7C	0x81E4424C  	DMA2_HIFCRbits+0
0x4A80	0x80E8424C  	DMA2_HISRbits+0
0x4A84	0x81E8424C  	DMA2_HIFCRbits+0
0x4A88	0x80EC424C  	DMA2_HISRbits+0
0x4A8C	0x81EC424C  	DMA2_HIFCRbits+0
0x4A90	0x9700424C  	DMA2_S7CRbits+0
; end of _DMA2Strm7_interrupt
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ulArgument_L0 [4]
0x460C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ulArgument_L0+0
; end of ?ICSvRF4463MainCommandProcessor_ulArgument_L0
;,0 :: _initBlock_1 [4098]
; Containing: ?ICS_ucUSARTNull [1]
;             ?ICS_ucUSARTActiveBuffer1 [4096]
;             ?ICS_ucRF4463FreqChannel [1]
0x51CC	0x00000000 ;_initBlock_1+0 : ?ICS_ucUSARTNull at 0x51CC : ?ICS_ucUSARTActiveBuffer1 at 0x51CD
0x51D0	0x00000000 ;_initBlock_1+4
0x51D4	0x00000000 ;_initBlock_1+8
0x51D8	0x00000000 ;_initBlock_1+12
0x51DC	0x00000000 ;_initBlock_1+16
0x51E0	0x00000000 ;_initBlock_1+20
0x51E4	0x00000000 ;_initBlock_1+24
0x51E8	0x00000000 ;_initBlock_1+28
0x51EC	0x00000000 ;_initBlock_1+32
0x51F0	0x00000000 ;_initBlock_1+36
0x51F4	0x00000000 ;_initBlock_1+40
0x51F8	0x00000000 ;_initBlock_1+44
0x51FC	0x00000000 ;_initBlock_1+48
0x5200	0x00000000 ;_initBlock_1+52
0x5204	0x00000000 ;_initBlock_1+56
0x5208	0x00000000 ;_initBlock_1+60
0x520C	0x00000000 ;_initBlock_1+64
0x5210	0x00000000 ;_initBlock_1+68
0x5214	0x00000000 ;_initBlock_1+72
0x5218	0x00000000 ;_initBlock_1+76
0x521C	0x00000000 ;_initBlock_1+80
0x5220	0x00000000 ;_initBlock_1+84
0x5224	0x00000000 ;_initBlock_1+88
0x5228	0x00000000 ;_initBlock_1+92
0x522C	0x00000000 ;_initBlock_1+96
0x5230	0x00000000 ;_initBlock_1+100
0x5234	0x00000000 ;_initBlock_1+104
0x5238	0x00000000 ;_initBlock_1+108
0x523C	0x00000000 ;_initBlock_1+112
0x5240	0x00000000 ;_initBlock_1+116
0x5244	0x00000000 ;_initBlock_1+120
0x5248	0x00000000 ;_initBlock_1+124
0x524C	0x00000000 ;_initBlock_1+128
0x5250	0x00000000 ;_initBlock_1+132
0x5254	0x00000000 ;_initBlock_1+136
0x5258	0x00000000 ;_initBlock_1+140
0x525C	0x00000000 ;_initBlock_1+144
0x5260	0x00000000 ;_initBlock_1+148
0x5264	0x00000000 ;_initBlock_1+152
0x5268	0x00000000 ;_initBlock_1+156
0x526C	0x00000000 ;_initBlock_1+160
0x5270	0x00000000 ;_initBlock_1+164
0x5274	0x00000000 ;_initBlock_1+168
0x5278	0x00000000 ;_initBlock_1+172
0x527C	0x00000000 ;_initBlock_1+176
0x5280	0x00000000 ;_initBlock_1+180
0x5284	0x00000000 ;_initBlock_1+184
0x5288	0x00000000 ;_initBlock_1+188
0x528C	0x00000000 ;_initBlock_1+192
0x5290	0x00000000 ;_initBlock_1+196
0x5294	0x00000000 ;_initBlock_1+200
0x5298	0x00000000 ;_initBlock_1+204
0x529C	0x00000000 ;_initBlock_1+208
0x52A0	0x00000000 ;_initBlock_1+212
0x52A4	0x00000000 ;_initBlock_1+216
0x52A8	0x00000000 ;_initBlock_1+220
0x52AC	0x00000000 ;_initBlock_1+224
0x52B0	0x00000000 ;_initBlock_1+228
0x52B4	0x00000000 ;_initBlock_1+232
0x52B8	0x00000000 ;_initBlock_1+236
0x52BC	0x00000000 ;_initBlock_1+240
0x52C0	0x00000000 ;_initBlock_1+244
0x52C4	0x00000000 ;_initBlock_1+248
0x52C8	0x00000000 ;_initBlock_1+252
0x52CC	0x00000000 ;_initBlock_1+256
0x52D0	0x00000000 ;_initBlock_1+260
0x52D4	0x00000000 ;_initBlock_1+264
0x52D8	0x00000000 ;_initBlock_1+268
0x52DC	0x00000000 ;_initBlock_1+272
0x52E0	0x00000000 ;_initBlock_1+276
0x52E4	0x00000000 ;_initBlock_1+280
0x52E8	0x00000000 ;_initBlock_1+284
0x52EC	0x00000000 ;_initBlock_1+288
0x52F0	0x00000000 ;_initBlock_1+292
0x52F4	0x00000000 ;_initBlock_1+296
0x52F8	0x00000000 ;_initBlock_1+300
0x52FC	0x00000000 ;_initBlock_1+304
0x5300	0x00000000 ;_initBlock_1+308
0x5304	0x00000000 ;_initBlock_1+312
0x5308	0x00000000 ;_initBlock_1+316
0x530C	0x00000000 ;_initBlock_1+320
0x5310	0x00000000 ;_initBlock_1+324
0x5314	0x00000000 ;_initBlock_1+328
0x5318	0x00000000 ;_initBlock_1+332
0x531C	0x00000000 ;_initBlock_1+336
0x5320	0x00000000 ;_initBlock_1+340
0x5324	0x00000000 ;_initBlock_1+344
0x5328	0x00000000 ;_initBlock_1+348
0x532C	0x00000000 ;_initBlock_1+352
0x5330	0x00000000 ;_initBlock_1+356
0x5334	0x00000000 ;_initBlock_1+360
0x5338	0x00000000 ;_initBlock_1+364
0x533C	0x00000000 ;_initBlock_1+368
0x5340	0x00000000 ;_initBlock_1+372
0x5344	0x00000000 ;_initBlock_1+376
0x5348	0x00000000 ;_initBlock_1+380
0x534C	0x00000000 ;_initBlock_1+384
0x5350	0x00000000 ;_initBlock_1+388
0x5354	0x00000000 ;_initBlock_1+392
0x5358	0x00000000 ;_initBlock_1+396
0x535C	0x00000000 ;_initBlock_1+400
0x5360	0x00000000 ;_initBlock_1+404
0x5364	0x00000000 ;_initBlock_1+408
0x5368	0x00000000 ;_initBlock_1+412
0x536C	0x00000000 ;_initBlock_1+416
0x5370	0x00000000 ;_initBlock_1+420
0x5374	0x00000000 ;_initBlock_1+424
0x5378	0x00000000 ;_initBlock_1+428
0x537C	0x00000000 ;_initBlock_1+432
0x5380	0x00000000 ;_initBlock_1+436
0x5384	0x00000000 ;_initBlock_1+440
0x5388	0x00000000 ;_initBlock_1+444
0x538C	0x00000000 ;_initBlock_1+448
0x5390	0x00000000 ;_initBlock_1+452
0x5394	0x00000000 ;_initBlock_1+456
0x5398	0x00000000 ;_initBlock_1+460
0x539C	0x00000000 ;_initBlock_1+464
0x53A0	0x00000000 ;_initBlock_1+468
0x53A4	0x00000000 ;_initBlock_1+472
0x53A8	0x00000000 ;_initBlock_1+476
0x53AC	0x00000000 ;_initBlock_1+480
0x53B0	0x00000000 ;_initBlock_1+484
0x53B4	0x00000000 ;_initBlock_1+488
0x53B8	0x00000000 ;_initBlock_1+492
0x53BC	0x00000000 ;_initBlock_1+496
0x53C0	0x00000000 ;_initBlock_1+500
0x53C4	0x00000000 ;_initBlock_1+504
0x53C8	0x00000000 ;_initBlock_1+508
0x53CC	0x00000000 ;_initBlock_1+512
0x53D0	0x00000000 ;_initBlock_1+516
0x53D4	0x00000000 ;_initBlock_1+520
0x53D8	0x00000000 ;_initBlock_1+524
0x53DC	0x00000000 ;_initBlock_1+528
0x53E0	0x00000000 ;_initBlock_1+532
0x53E4	0x00000000 ;_initBlock_1+536
0x53E8	0x00000000 ;_initBlock_1+540
0x53EC	0x00000000 ;_initBlock_1+544
0x53F0	0x00000000 ;_initBlock_1+548
0x53F4	0x00000000 ;_initBlock_1+552
0x53F8	0x00000000 ;_initBlock_1+556
0x53FC	0x00000000 ;_initBlock_1+560
0x5400	0x00000000 ;_initBlock_1+564
0x5404	0x00000000 ;_initBlock_1+568
0x5408	0x00000000 ;_initBlock_1+572
0x540C	0x00000000 ;_initBlock_1+576
0x5410	0x00000000 ;_initBlock_1+580
0x5414	0x00000000 ;_initBlock_1+584
0x5418	0x00000000 ;_initBlock_1+588
0x541C	0x00000000 ;_initBlock_1+592
0x5420	0x00000000 ;_initBlock_1+596
0x5424	0x00000000 ;_initBlock_1+600
0x5428	0x00000000 ;_initBlock_1+604
0x542C	0x00000000 ;_initBlock_1+608
0x5430	0x00000000 ;_initBlock_1+612
0x5434	0x00000000 ;_initBlock_1+616
0x5438	0x00000000 ;_initBlock_1+620
0x543C	0x00000000 ;_initBlock_1+624
0x5440	0x00000000 ;_initBlock_1+628
0x5444	0x00000000 ;_initBlock_1+632
0x5448	0x00000000 ;_initBlock_1+636
0x544C	0x00000000 ;_initBlock_1+640
0x5450	0x00000000 ;_initBlock_1+644
0x5454	0x00000000 ;_initBlock_1+648
0x5458	0x00000000 ;_initBlock_1+652
0x545C	0x00000000 ;_initBlock_1+656
0x5460	0x00000000 ;_initBlock_1+660
0x5464	0x00000000 ;_initBlock_1+664
0x5468	0x00000000 ;_initBlock_1+668
0x546C	0x00000000 ;_initBlock_1+672
0x5470	0x00000000 ;_initBlock_1+676
0x5474	0x00000000 ;_initBlock_1+680
0x5478	0x00000000 ;_initBlock_1+684
0x547C	0x00000000 ;_initBlock_1+688
0x5480	0x00000000 ;_initBlock_1+692
0x5484	0x00000000 ;_initBlock_1+696
0x5488	0x00000000 ;_initBlock_1+700
0x548C	0x00000000 ;_initBlock_1+704
0x5490	0x00000000 ;_initBlock_1+708
0x5494	0x00000000 ;_initBlock_1+712
0x5498	0x00000000 ;_initBlock_1+716
0x549C	0x00000000 ;_initBlock_1+720
0x54A0	0x00000000 ;_initBlock_1+724
0x54A4	0x00000000 ;_initBlock_1+728
0x54A8	0x00000000 ;_initBlock_1+732
0x54AC	0x00000000 ;_initBlock_1+736
0x54B0	0x00000000 ;_initBlock_1+740
0x54B4	0x00000000 ;_initBlock_1+744
0x54B8	0x00000000 ;_initBlock_1+748
0x54BC	0x00000000 ;_initBlock_1+752
0x54C0	0x00000000 ;_initBlock_1+756
0x54C4	0x00000000 ;_initBlock_1+760
0x54C8	0x00000000 ;_initBlock_1+764
0x54CC	0x00000000 ;_initBlock_1+768
0x54D0	0x00000000 ;_initBlock_1+772
0x54D4	0x00000000 ;_initBlock_1+776
0x54D8	0x00000000 ;_initBlock_1+780
0x54DC	0x00000000 ;_initBlock_1+784
0x54E0	0x00000000 ;_initBlock_1+788
0x54E4	0x00000000 ;_initBlock_1+792
0x54E8	0x00000000 ;_initBlock_1+796
0x54EC	0x00000000 ;_initBlock_1+800
0x54F0	0x00000000 ;_initBlock_1+804
0x54F4	0x00000000 ;_initBlock_1+808
0x54F8	0x00000000 ;_initBlock_1+812
0x54FC	0x00000000 ;_initBlock_1+816
0x5500	0x00000000 ;_initBlock_1+820
0x5504	0x00000000 ;_initBlock_1+824
0x5508	0x00000000 ;_initBlock_1+828
0x550C	0x00000000 ;_initBlock_1+832
0x5510	0x00000000 ;_initBlock_1+836
0x5514	0x00000000 ;_initBlock_1+840
0x5518	0x00000000 ;_initBlock_1+844
0x551C	0x00000000 ;_initBlock_1+848
0x5520	0x00000000 ;_initBlock_1+852
0x5524	0x00000000 ;_initBlock_1+856
0x5528	0x00000000 ;_initBlock_1+860
0x552C	0x00000000 ;_initBlock_1+864
0x5530	0x00000000 ;_initBlock_1+868
0x5534	0x00000000 ;_initBlock_1+872
0x5538	0x00000000 ;_initBlock_1+876
0x553C	0x00000000 ;_initBlock_1+880
0x5540	0x00000000 ;_initBlock_1+884
0x5544	0x00000000 ;_initBlock_1+888
0x5548	0x00000000 ;_initBlock_1+892
0x554C	0x00000000 ;_initBlock_1+896
0x5550	0x00000000 ;_initBlock_1+900
0x5554	0x00000000 ;_initBlock_1+904
0x5558	0x00000000 ;_initBlock_1+908
0x555C	0x00000000 ;_initBlock_1+912
0x5560	0x00000000 ;_initBlock_1+916
0x5564	0x00000000 ;_initBlock_1+920
0x5568	0x00000000 ;_initBlock_1+924
0x556C	0x00000000 ;_initBlock_1+928
0x5570	0x00000000 ;_initBlock_1+932
0x5574	0x00000000 ;_initBlock_1+936
0x5578	0x00000000 ;_initBlock_1+940
0x557C	0x00000000 ;_initBlock_1+944
0x5580	0x00000000 ;_initBlock_1+948
0x5584	0x00000000 ;_initBlock_1+952
0x5588	0x00000000 ;_initBlock_1+956
0x558C	0x00000000 ;_initBlock_1+960
0x5590	0x00000000 ;_initBlock_1+964
0x5594	0x00000000 ;_initBlock_1+968
0x5598	0x00000000 ;_initBlock_1+972
0x559C	0x00000000 ;_initBlock_1+976
0x55A0	0x00000000 ;_initBlock_1+980
0x55A4	0x00000000 ;_initBlock_1+984
0x55A8	0x00000000 ;_initBlock_1+988
0x55AC	0x00000000 ;_initBlock_1+992
0x55B0	0x00000000 ;_initBlock_1+996
0x55B4	0x00000000 ;_initBlock_1+1000
0x55B8	0x00000000 ;_initBlock_1+1004
0x55BC	0x00000000 ;_initBlock_1+1008
0x55C0	0x00000000 ;_initBlock_1+1012
0x55C4	0x00000000 ;_initBlock_1+1016
0x55C8	0x00000000 ;_initBlock_1+1020
0x55CC	0x00000000 ;_initBlock_1+1024
0x55D0	0x00000000 ;_initBlock_1+1028
0x55D4	0x00000000 ;_initBlock_1+1032
0x55D8	0x00000000 ;_initBlock_1+1036
0x55DC	0x00000000 ;_initBlock_1+1040
0x55E0	0x00000000 ;_initBlock_1+1044
0x55E4	0x00000000 ;_initBlock_1+1048
0x55E8	0x00000000 ;_initBlock_1+1052
0x55EC	0x00000000 ;_initBlock_1+1056
0x55F0	0x00000000 ;_initBlock_1+1060
0x55F4	0x00000000 ;_initBlock_1+1064
0x55F8	0x00000000 ;_initBlock_1+1068
0x55FC	0x00000000 ;_initBlock_1+1072
0x5600	0x00000000 ;_initBlock_1+1076
0x5604	0x00000000 ;_initBlock_1+1080
0x5608	0x00000000 ;_initBlock_1+1084
0x560C	0x00000000 ;_initBlock_1+1088
0x5610	0x00000000 ;_initBlock_1+1092
0x5614	0x00000000 ;_initBlock_1+1096
0x5618	0x00000000 ;_initBlock_1+1100
0x561C	0x00000000 ;_initBlock_1+1104
0x5620	0x00000000 ;_initBlock_1+1108
0x5624	0x00000000 ;_initBlock_1+1112
0x5628	0x00000000 ;_initBlock_1+1116
0x562C	0x00000000 ;_initBlock_1+1120
0x5630	0x00000000 ;_initBlock_1+1124
0x5634	0x00000000 ;_initBlock_1+1128
0x5638	0x00000000 ;_initBlock_1+1132
0x563C	0x00000000 ;_initBlock_1+1136
0x5640	0x00000000 ;_initBlock_1+1140
0x5644	0x00000000 ;_initBlock_1+1144
0x5648	0x00000000 ;_initBlock_1+1148
0x564C	0x00000000 ;_initBlock_1+1152
0x5650	0x00000000 ;_initBlock_1+1156
0x5654	0x00000000 ;_initBlock_1+1160
0x5658	0x00000000 ;_initBlock_1+1164
0x565C	0x00000000 ;_initBlock_1+1168
0x5660	0x00000000 ;_initBlock_1+1172
0x5664	0x00000000 ;_initBlock_1+1176
0x5668	0x00000000 ;_initBlock_1+1180
0x566C	0x00000000 ;_initBlock_1+1184
0x5670	0x00000000 ;_initBlock_1+1188
0x5674	0x00000000 ;_initBlock_1+1192
0x5678	0x00000000 ;_initBlock_1+1196
0x567C	0x00000000 ;_initBlock_1+1200
0x5680	0x00000000 ;_initBlock_1+1204
0x5684	0x00000000 ;_initBlock_1+1208
0x5688	0x00000000 ;_initBlock_1+1212
0x568C	0x00000000 ;_initBlock_1+1216
0x5690	0x00000000 ;_initBlock_1+1220
0x5694	0x00000000 ;_initBlock_1+1224
0x5698	0x00000000 ;_initBlock_1+1228
0x569C	0x00000000 ;_initBlock_1+1232
0x56A0	0x00000000 ;_initBlock_1+1236
0x56A4	0x00000000 ;_initBlock_1+1240
0x56A8	0x00000000 ;_initBlock_1+1244
0x56AC	0x00000000 ;_initBlock_1+1248
0x56B0	0x00000000 ;_initBlock_1+1252
0x56B4	0x00000000 ;_initBlock_1+1256
0x56B8	0x00000000 ;_initBlock_1+1260
0x56BC	0x00000000 ;_initBlock_1+1264
0x56C0	0x00000000 ;_initBlock_1+1268
0x56C4	0x00000000 ;_initBlock_1+1272
0x56C8	0x00000000 ;_initBlock_1+1276
0x56CC	0x00000000 ;_initBlock_1+1280
0x56D0	0x00000000 ;_initBlock_1+1284
0x56D4	0x00000000 ;_initBlock_1+1288
0x56D8	0x00000000 ;_initBlock_1+1292
0x56DC	0x00000000 ;_initBlock_1+1296
0x56E0	0x00000000 ;_initBlock_1+1300
0x56E4	0x00000000 ;_initBlock_1+1304
0x56E8	0x00000000 ;_initBlock_1+1308
0x56EC	0x00000000 ;_initBlock_1+1312
0x56F0	0x00000000 ;_initBlock_1+1316
0x56F4	0x00000000 ;_initBlock_1+1320
0x56F8	0x00000000 ;_initBlock_1+1324
0x56FC	0x00000000 ;_initBlock_1+1328
0x5700	0x00000000 ;_initBlock_1+1332
0x5704	0x00000000 ;_initBlock_1+1336
0x5708	0x00000000 ;_initBlock_1+1340
0x570C	0x00000000 ;_initBlock_1+1344
0x5710	0x00000000 ;_initBlock_1+1348
0x5714	0x00000000 ;_initBlock_1+1352
0x5718	0x00000000 ;_initBlock_1+1356
0x571C	0x00000000 ;_initBlock_1+1360
0x5720	0x00000000 ;_initBlock_1+1364
0x5724	0x00000000 ;_initBlock_1+1368
0x5728	0x00000000 ;_initBlock_1+1372
0x572C	0x00000000 ;_initBlock_1+1376
0x5730	0x00000000 ;_initBlock_1+1380
0x5734	0x00000000 ;_initBlock_1+1384
0x5738	0x00000000 ;_initBlock_1+1388
0x573C	0x00000000 ;_initBlock_1+1392
0x5740	0x00000000 ;_initBlock_1+1396
0x5744	0x00000000 ;_initBlock_1+1400
0x5748	0x00000000 ;_initBlock_1+1404
0x574C	0x00000000 ;_initBlock_1+1408
0x5750	0x00000000 ;_initBlock_1+1412
0x5754	0x00000000 ;_initBlock_1+1416
0x5758	0x00000000 ;_initBlock_1+1420
0x575C	0x00000000 ;_initBlock_1+1424
0x5760	0x00000000 ;_initBlock_1+1428
0x5764	0x00000000 ;_initBlock_1+1432
0x5768	0x00000000 ;_initBlock_1+1436
0x576C	0x00000000 ;_initBlock_1+1440
0x5770	0x00000000 ;_initBlock_1+1444
0x5774	0x00000000 ;_initBlock_1+1448
0x5778	0x00000000 ;_initBlock_1+1452
0x577C	0x00000000 ;_initBlock_1+1456
0x5780	0x00000000 ;_initBlock_1+1460
0x5784	0x00000000 ;_initBlock_1+1464
0x5788	0x00000000 ;_initBlock_1+1468
0x578C	0x00000000 ;_initBlock_1+1472
0x5790	0x00000000 ;_initBlock_1+1476
0x5794	0x00000000 ;_initBlock_1+1480
0x5798	0x00000000 ;_initBlock_1+1484
0x579C	0x00000000 ;_initBlock_1+1488
0x57A0	0x00000000 ;_initBlock_1+1492
0x57A4	0x00000000 ;_initBlock_1+1496
0x57A8	0x00000000 ;_initBlock_1+1500
0x57AC	0x00000000 ;_initBlock_1+1504
0x57B0	0x00000000 ;_initBlock_1+1508
0x57B4	0x00000000 ;_initBlock_1+1512
0x57B8	0x00000000 ;_initBlock_1+1516
0x57BC	0x00000000 ;_initBlock_1+1520
0x57C0	0x00000000 ;_initBlock_1+1524
0x57C4	0x00000000 ;_initBlock_1+1528
0x57C8	0x00000000 ;_initBlock_1+1532
0x57CC	0x00000000 ;_initBlock_1+1536
0x57D0	0x00000000 ;_initBlock_1+1540
0x57D4	0x00000000 ;_initBlock_1+1544
0x57D8	0x00000000 ;_initBlock_1+1548
0x57DC	0x00000000 ;_initBlock_1+1552
0x57E0	0x00000000 ;_initBlock_1+1556
0x57E4	0x00000000 ;_initBlock_1+1560
0x57E8	0x00000000 ;_initBlock_1+1564
0x57EC	0x00000000 ;_initBlock_1+1568
0x57F0	0x00000000 ;_initBlock_1+1572
0x57F4	0x00000000 ;_initBlock_1+1576
0x57F8	0x00000000 ;_initBlock_1+1580
0x57FC	0x00000000 ;_initBlock_1+1584
0x5800	0x00000000 ;_initBlock_1+1588
0x5804	0x00000000 ;_initBlock_1+1592
0x5808	0x00000000 ;_initBlock_1+1596
0x580C	0x00000000 ;_initBlock_1+1600
0x5810	0x00000000 ;_initBlock_1+1604
0x5814	0x00000000 ;_initBlock_1+1608
0x5818	0x00000000 ;_initBlock_1+1612
0x581C	0x00000000 ;_initBlock_1+1616
0x5820	0x00000000 ;_initBlock_1+1620
0x5824	0x00000000 ;_initBlock_1+1624
0x5828	0x00000000 ;_initBlock_1+1628
0x582C	0x00000000 ;_initBlock_1+1632
0x5830	0x00000000 ;_initBlock_1+1636
0x5834	0x00000000 ;_initBlock_1+1640
0x5838	0x00000000 ;_initBlock_1+1644
0x583C	0x00000000 ;_initBlock_1+1648
0x5840	0x00000000 ;_initBlock_1+1652
0x5844	0x00000000 ;_initBlock_1+1656
0x5848	0x00000000 ;_initBlock_1+1660
0x584C	0x00000000 ;_initBlock_1+1664
0x5850	0x00000000 ;_initBlock_1+1668
0x5854	0x00000000 ;_initBlock_1+1672
0x5858	0x00000000 ;_initBlock_1+1676
0x585C	0x00000000 ;_initBlock_1+1680
0x5860	0x00000000 ;_initBlock_1+1684
0x5864	0x00000000 ;_initBlock_1+1688
0x5868	0x00000000 ;_initBlock_1+1692
0x586C	0x00000000 ;_initBlock_1+1696
0x5870	0x00000000 ;_initBlock_1+1700
0x5874	0x00000000 ;_initBlock_1+1704
0x5878	0x00000000 ;_initBlock_1+1708
0x587C	0x00000000 ;_initBlock_1+1712
0x5880	0x00000000 ;_initBlock_1+1716
0x5884	0x00000000 ;_initBlock_1+1720
0x5888	0x00000000 ;_initBlock_1+1724
0x588C	0x00000000 ;_initBlock_1+1728
0x5890	0x00000000 ;_initBlock_1+1732
0x5894	0x00000000 ;_initBlock_1+1736
0x5898	0x00000000 ;_initBlock_1+1740
0x589C	0x00000000 ;_initBlock_1+1744
0x58A0	0x00000000 ;_initBlock_1+1748
0x58A4	0x00000000 ;_initBlock_1+1752
0x58A8	0x00000000 ;_initBlock_1+1756
0x58AC	0x00000000 ;_initBlock_1+1760
0x58B0	0x00000000 ;_initBlock_1+1764
0x58B4	0x00000000 ;_initBlock_1+1768
0x58B8	0x00000000 ;_initBlock_1+1772
0x58BC	0x00000000 ;_initBlock_1+1776
0x58C0	0x00000000 ;_initBlock_1+1780
0x58C4	0x00000000 ;_initBlock_1+1784
0x58C8	0x00000000 ;_initBlock_1+1788
0x58CC	0x00000000 ;_initBlock_1+1792
0x58D0	0x00000000 ;_initBlock_1+1796
0x58D4	0x00000000 ;_initBlock_1+1800
0x58D8	0x00000000 ;_initBlock_1+1804
0x58DC	0x00000000 ;_initBlock_1+1808
0x58E0	0x00000000 ;_initBlock_1+1812
0x58E4	0x00000000 ;_initBlock_1+1816
0x58E8	0x00000000 ;_initBlock_1+1820
0x58EC	0x00000000 ;_initBlock_1+1824
0x58F0	0x00000000 ;_initBlock_1+1828
0x58F4	0x00000000 ;_initBlock_1+1832
0x58F8	0x00000000 ;_initBlock_1+1836
0x58FC	0x00000000 ;_initBlock_1+1840
0x5900	0x00000000 ;_initBlock_1+1844
0x5904	0x00000000 ;_initBlock_1+1848
0x5908	0x00000000 ;_initBlock_1+1852
0x590C	0x00000000 ;_initBlock_1+1856
0x5910	0x00000000 ;_initBlock_1+1860
0x5914	0x00000000 ;_initBlock_1+1864
0x5918	0x00000000 ;_initBlock_1+1868
0x591C	0x00000000 ;_initBlock_1+1872
0x5920	0x00000000 ;_initBlock_1+1876
0x5924	0x00000000 ;_initBlock_1+1880
0x5928	0x00000000 ;_initBlock_1+1884
0x592C	0x00000000 ;_initBlock_1+1888
0x5930	0x00000000 ;_initBlock_1+1892
0x5934	0x00000000 ;_initBlock_1+1896
0x5938	0x00000000 ;_initBlock_1+1900
0x593C	0x00000000 ;_initBlock_1+1904
0x5940	0x00000000 ;_initBlock_1+1908
0x5944	0x00000000 ;_initBlock_1+1912
0x5948	0x00000000 ;_initBlock_1+1916
0x594C	0x00000000 ;_initBlock_1+1920
0x5950	0x00000000 ;_initBlock_1+1924
0x5954	0x00000000 ;_initBlock_1+1928
0x5958	0x00000000 ;_initBlock_1+1932
0x595C	0x00000000 ;_initBlock_1+1936
0x5960	0x00000000 ;_initBlock_1+1940
0x5964	0x00000000 ;_initBlock_1+1944
0x5968	0x00000000 ;_initBlock_1+1948
0x596C	0x00000000 ;_initBlock_1+1952
0x5970	0x00000000 ;_initBlock_1+1956
0x5974	0x00000000 ;_initBlock_1+1960
0x5978	0x00000000 ;_initBlock_1+1964
0x597C	0x00000000 ;_initBlock_1+1968
0x5980	0x00000000 ;_initBlock_1+1972
0x5984	0x00000000 ;_initBlock_1+1976
0x5988	0x00000000 ;_initBlock_1+1980
0x598C	0x00000000 ;_initBlock_1+1984
0x5990	0x00000000 ;_initBlock_1+1988
0x5994	0x00000000 ;_initBlock_1+1992
0x5998	0x00000000 ;_initBlock_1+1996
0x599C	0x00000000 ;_initBlock_1+2000
0x59A0	0x00000000 ;_initBlock_1+2004
0x59A4	0x00000000 ;_initBlock_1+2008
0x59A8	0x00000000 ;_initBlock_1+2012
0x59AC	0x00000000 ;_initBlock_1+2016
0x59B0	0x00000000 ;_initBlock_1+2020
0x59B4	0x00000000 ;_initBlock_1+2024
0x59B8	0x00000000 ;_initBlock_1+2028
0x59BC	0x00000000 ;_initBlock_1+2032
0x59C0	0x00000000 ;_initBlock_1+2036
0x59C4	0x00000000 ;_initBlock_1+2040
0x59C8	0x00000000 ;_initBlock_1+2044
0x59CC	0x00000000 ;_initBlock_1+2048
0x59D0	0x00000000 ;_initBlock_1+2052
0x59D4	0x00000000 ;_initBlock_1+2056
0x59D8	0x00000000 ;_initBlock_1+2060
0x59DC	0x00000000 ;_initBlock_1+2064
0x59E0	0x00000000 ;_initBlock_1+2068
0x59E4	0x00000000 ;_initBlock_1+2072
0x59E8	0x00000000 ;_initBlock_1+2076
0x59EC	0x00000000 ;_initBlock_1+2080
0x59F0	0x00000000 ;_initBlock_1+2084
0x59F4	0x00000000 ;_initBlock_1+2088
0x59F8	0x00000000 ;_initBlock_1+2092
0x59FC	0x00000000 ;_initBlock_1+2096
0x5A00	0x00000000 ;_initBlock_1+2100
0x5A04	0x00000000 ;_initBlock_1+2104
0x5A08	0x00000000 ;_initBlock_1+2108
0x5A0C	0x00000000 ;_initBlock_1+2112
0x5A10	0x00000000 ;_initBlock_1+2116
0x5A14	0x00000000 ;_initBlock_1+2120
0x5A18	0x00000000 ;_initBlock_1+2124
0x5A1C	0x00000000 ;_initBlock_1+2128
0x5A20	0x00000000 ;_initBlock_1+2132
0x5A24	0x00000000 ;_initBlock_1+2136
0x5A28	0x00000000 ;_initBlock_1+2140
0x5A2C	0x00000000 ;_initBlock_1+2144
0x5A30	0x00000000 ;_initBlock_1+2148
0x5A34	0x00000000 ;_initBlock_1+2152
0x5A38	0x00000000 ;_initBlock_1+2156
0x5A3C	0x00000000 ;_initBlock_1+2160
0x5A40	0x00000000 ;_initBlock_1+2164
0x5A44	0x00000000 ;_initBlock_1+2168
0x5A48	0x00000000 ;_initBlock_1+2172
0x5A4C	0x00000000 ;_initBlock_1+2176
0x5A50	0x00000000 ;_initBlock_1+2180
0x5A54	0x00000000 ;_initBlock_1+2184
0x5A58	0x00000000 ;_initBlock_1+2188
0x5A5C	0x00000000 ;_initBlock_1+2192
0x5A60	0x00000000 ;_initBlock_1+2196
0x5A64	0x00000000 ;_initBlock_1+2200
0x5A68	0x00000000 ;_initBlock_1+2204
0x5A6C	0x00000000 ;_initBlock_1+2208
0x5A70	0x00000000 ;_initBlock_1+2212
0x5A74	0x00000000 ;_initBlock_1+2216
0x5A78	0x00000000 ;_initBlock_1+2220
0x5A7C	0x00000000 ;_initBlock_1+2224
0x5A80	0x00000000 ;_initBlock_1+2228
0x5A84	0x00000000 ;_initBlock_1+2232
0x5A88	0x00000000 ;_initBlock_1+2236
0x5A8C	0x00000000 ;_initBlock_1+2240
0x5A90	0x00000000 ;_initBlock_1+2244
0x5A94	0x00000000 ;_initBlock_1+2248
0x5A98	0x00000000 ;_initBlock_1+2252
0x5A9C	0x00000000 ;_initBlock_1+2256
0x5AA0	0x00000000 ;_initBlock_1+2260
0x5AA4	0x00000000 ;_initBlock_1+2264
0x5AA8	0x00000000 ;_initBlock_1+2268
0x5AAC	0x00000000 ;_initBlock_1+2272
0x5AB0	0x00000000 ;_initBlock_1+2276
0x5AB4	0x00000000 ;_initBlock_1+2280
0x5AB8	0x00000000 ;_initBlock_1+2284
0x5ABC	0x00000000 ;_initBlock_1+2288
0x5AC0	0x00000000 ;_initBlock_1+2292
0x5AC4	0x00000000 ;_initBlock_1+2296
0x5AC8	0x00000000 ;_initBlock_1+2300
0x5ACC	0x00000000 ;_initBlock_1+2304
0x5AD0	0x00000000 ;_initBlock_1+2308
0x5AD4	0x00000000 ;_initBlock_1+2312
0x5AD8	0x00000000 ;_initBlock_1+2316
0x5ADC	0x00000000 ;_initBlock_1+2320
0x5AE0	0x00000000 ;_initBlock_1+2324
0x5AE4	0x00000000 ;_initBlock_1+2328
0x5AE8	0x00000000 ;_initBlock_1+2332
0x5AEC	0x00000000 ;_initBlock_1+2336
0x5AF0	0x00000000 ;_initBlock_1+2340
0x5AF4	0x00000000 ;_initBlock_1+2344
0x5AF8	0x00000000 ;_initBlock_1+2348
0x5AFC	0x00000000 ;_initBlock_1+2352
0x5B00	0x00000000 ;_initBlock_1+2356
0x5B04	0x00000000 ;_initBlock_1+2360
0x5B08	0x00000000 ;_initBlock_1+2364
0x5B0C	0x00000000 ;_initBlock_1+2368
0x5B10	0x00000000 ;_initBlock_1+2372
0x5B14	0x00000000 ;_initBlock_1+2376
0x5B18	0x00000000 ;_initBlock_1+2380
0x5B1C	0x00000000 ;_initBlock_1+2384
0x5B20	0x00000000 ;_initBlock_1+2388
0x5B24	0x00000000 ;_initBlock_1+2392
0x5B28	0x00000000 ;_initBlock_1+2396
0x5B2C	0x00000000 ;_initBlock_1+2400
0x5B30	0x00000000 ;_initBlock_1+2404
0x5B34	0x00000000 ;_initBlock_1+2408
0x5B38	0x00000000 ;_initBlock_1+2412
0x5B3C	0x00000000 ;_initBlock_1+2416
0x5B40	0x00000000 ;_initBlock_1+2420
0x5B44	0x00000000 ;_initBlock_1+2424
0x5B48	0x00000000 ;_initBlock_1+2428
0x5B4C	0x00000000 ;_initBlock_1+2432
0x5B50	0x00000000 ;_initBlock_1+2436
0x5B54	0x00000000 ;_initBlock_1+2440
0x5B58	0x00000000 ;_initBlock_1+2444
0x5B5C	0x00000000 ;_initBlock_1+2448
0x5B60	0x00000000 ;_initBlock_1+2452
0x5B64	0x00000000 ;_initBlock_1+2456
0x5B68	0x00000000 ;_initBlock_1+2460
0x5B6C	0x00000000 ;_initBlock_1+2464
0x5B70	0x00000000 ;_initBlock_1+2468
0x5B74	0x00000000 ;_initBlock_1+2472
0x5B78	0x00000000 ;_initBlock_1+2476
0x5B7C	0x00000000 ;_initBlock_1+2480
0x5B80	0x00000000 ;_initBlock_1+2484
0x5B84	0x00000000 ;_initBlock_1+2488
0x5B88	0x00000000 ;_initBlock_1+2492
0x5B8C	0x00000000 ;_initBlock_1+2496
0x5B90	0x00000000 ;_initBlock_1+2500
0x5B94	0x00000000 ;_initBlock_1+2504
0x5B98	0x00000000 ;_initBlock_1+2508
0x5B9C	0x00000000 ;_initBlock_1+2512
0x5BA0	0x00000000 ;_initBlock_1+2516
0x5BA4	0x00000000 ;_initBlock_1+2520
0x5BA8	0x00000000 ;_initBlock_1+2524
0x5BAC	0x00000000 ;_initBlock_1+2528
0x5BB0	0x00000000 ;_initBlock_1+2532
0x5BB4	0x00000000 ;_initBlock_1+2536
0x5BB8	0x00000000 ;_initBlock_1+2540
0x5BBC	0x00000000 ;_initBlock_1+2544
0x5BC0	0x00000000 ;_initBlock_1+2548
0x5BC4	0x00000000 ;_initBlock_1+2552
0x5BC8	0x00000000 ;_initBlock_1+2556
0x5BCC	0x00000000 ;_initBlock_1+2560
0x5BD0	0x00000000 ;_initBlock_1+2564
0x5BD4	0x00000000 ;_initBlock_1+2568
0x5BD8	0x00000000 ;_initBlock_1+2572
0x5BDC	0x00000000 ;_initBlock_1+2576
0x5BE0	0x00000000 ;_initBlock_1+2580
0x5BE4	0x00000000 ;_initBlock_1+2584
0x5BE8	0x00000000 ;_initBlock_1+2588
0x5BEC	0x00000000 ;_initBlock_1+2592
0x5BF0	0x00000000 ;_initBlock_1+2596
0x5BF4	0x00000000 ;_initBlock_1+2600
0x5BF8	0x00000000 ;_initBlock_1+2604
0x5BFC	0x00000000 ;_initBlock_1+2608
0x5C00	0x00000000 ;_initBlock_1+2612
0x5C04	0x00000000 ;_initBlock_1+2616
0x5C08	0x00000000 ;_initBlock_1+2620
0x5C0C	0x00000000 ;_initBlock_1+2624
0x5C10	0x00000000 ;_initBlock_1+2628
0x5C14	0x00000000 ;_initBlock_1+2632
0x5C18	0x00000000 ;_initBlock_1+2636
0x5C1C	0x00000000 ;_initBlock_1+2640
0x5C20	0x00000000 ;_initBlock_1+2644
0x5C24	0x00000000 ;_initBlock_1+2648
0x5C28	0x00000000 ;_initBlock_1+2652
0x5C2C	0x00000000 ;_initBlock_1+2656
0x5C30	0x00000000 ;_initBlock_1+2660
0x5C34	0x00000000 ;_initBlock_1+2664
0x5C38	0x00000000 ;_initBlock_1+2668
0x5C3C	0x00000000 ;_initBlock_1+2672
0x5C40	0x00000000 ;_initBlock_1+2676
0x5C44	0x00000000 ;_initBlock_1+2680
0x5C48	0x00000000 ;_initBlock_1+2684
0x5C4C	0x00000000 ;_initBlock_1+2688
0x5C50	0x00000000 ;_initBlock_1+2692
0x5C54	0x00000000 ;_initBlock_1+2696
0x5C58	0x00000000 ;_initBlock_1+2700
0x5C5C	0x00000000 ;_initBlock_1+2704
0x5C60	0x00000000 ;_initBlock_1+2708
0x5C64	0x00000000 ;_initBlock_1+2712
0x5C68	0x00000000 ;_initBlock_1+2716
0x5C6C	0x00000000 ;_initBlock_1+2720
0x5C70	0x00000000 ;_initBlock_1+2724
0x5C74	0x00000000 ;_initBlock_1+2728
0x5C78	0x00000000 ;_initBlock_1+2732
0x5C7C	0x00000000 ;_initBlock_1+2736
0x5C80	0x00000000 ;_initBlock_1+2740
0x5C84	0x00000000 ;_initBlock_1+2744
0x5C88	0x00000000 ;_initBlock_1+2748
0x5C8C	0x00000000 ;_initBlock_1+2752
0x5C90	0x00000000 ;_initBlock_1+2756
0x5C94	0x00000000 ;_initBlock_1+2760
0x5C98	0x00000000 ;_initBlock_1+2764
0x5C9C	0x00000000 ;_initBlock_1+2768
0x5CA0	0x00000000 ;_initBlock_1+2772
0x5CA4	0x00000000 ;_initBlock_1+2776
0x5CA8	0x00000000 ;_initBlock_1+2780
0x5CAC	0x00000000 ;_initBlock_1+2784
0x5CB0	0x00000000 ;_initBlock_1+2788
0x5CB4	0x00000000 ;_initBlock_1+2792
0x5CB8	0x00000000 ;_initBlock_1+2796
0x5CBC	0x00000000 ;_initBlock_1+2800
0x5CC0	0x00000000 ;_initBlock_1+2804
0x5CC4	0x00000000 ;_initBlock_1+2808
0x5CC8	0x00000000 ;_initBlock_1+2812
0x5CCC	0x00000000 ;_initBlock_1+2816
0x5CD0	0x00000000 ;_initBlock_1+2820
0x5CD4	0x00000000 ;_initBlock_1+2824
0x5CD8	0x00000000 ;_initBlock_1+2828
0x5CDC	0x00000000 ;_initBlock_1+2832
0x5CE0	0x00000000 ;_initBlock_1+2836
0x5CE4	0x00000000 ;_initBlock_1+2840
0x5CE8	0x00000000 ;_initBlock_1+2844
0x5CEC	0x00000000 ;_initBlock_1+2848
0x5CF0	0x00000000 ;_initBlock_1+2852
0x5CF4	0x00000000 ;_initBlock_1+2856
0x5CF8	0x00000000 ;_initBlock_1+2860
0x5CFC	0x00000000 ;_initBlock_1+2864
0x5D00	0x00000000 ;_initBlock_1+2868
0x5D04	0x00000000 ;_initBlock_1+2872
0x5D08	0x00000000 ;_initBlock_1+2876
0x5D0C	0x00000000 ;_initBlock_1+2880
0x5D10	0x00000000 ;_initBlock_1+2884
0x5D14	0x00000000 ;_initBlock_1+2888
0x5D18	0x00000000 ;_initBlock_1+2892
0x5D1C	0x00000000 ;_initBlock_1+2896
0x5D20	0x00000000 ;_initBlock_1+2900
0x5D24	0x00000000 ;_initBlock_1+2904
0x5D28	0x00000000 ;_initBlock_1+2908
0x5D2C	0x00000000 ;_initBlock_1+2912
0x5D30	0x00000000 ;_initBlock_1+2916
0x5D34	0x00000000 ;_initBlock_1+2920
0x5D38	0x00000000 ;_initBlock_1+2924
0x5D3C	0x00000000 ;_initBlock_1+2928
0x5D40	0x00000000 ;_initBlock_1+2932
0x5D44	0x00000000 ;_initBlock_1+2936
0x5D48	0x00000000 ;_initBlock_1+2940
0x5D4C	0x00000000 ;_initBlock_1+2944
0x5D50	0x00000000 ;_initBlock_1+2948
0x5D54	0x00000000 ;_initBlock_1+2952
0x5D58	0x00000000 ;_initBlock_1+2956
0x5D5C	0x00000000 ;_initBlock_1+2960
0x5D60	0x00000000 ;_initBlock_1+2964
0x5D64	0x00000000 ;_initBlock_1+2968
0x5D68	0x00000000 ;_initBlock_1+2972
0x5D6C	0x00000000 ;_initBlock_1+2976
0x5D70	0x00000000 ;_initBlock_1+2980
0x5D74	0x00000000 ;_initBlock_1+2984
0x5D78	0x00000000 ;_initBlock_1+2988
0x5D7C	0x00000000 ;_initBlock_1+2992
0x5D80	0x00000000 ;_initBlock_1+2996
0x5D84	0x00000000 ;_initBlock_1+3000
0x5D88	0x00000000 ;_initBlock_1+3004
0x5D8C	0x00000000 ;_initBlock_1+3008
0x5D90	0x00000000 ;_initBlock_1+3012
0x5D94	0x00000000 ;_initBlock_1+3016
0x5D98	0x00000000 ;_initBlock_1+3020
0x5D9C	0x00000000 ;_initBlock_1+3024
0x5DA0	0x00000000 ;_initBlock_1+3028
0x5DA4	0x00000000 ;_initBlock_1+3032
0x5DA8	0x00000000 ;_initBlock_1+3036
0x5DAC	0x00000000 ;_initBlock_1+3040
0x5DB0	0x00000000 ;_initBlock_1+3044
0x5DB4	0x00000000 ;_initBlock_1+3048
0x5DB8	0x00000000 ;_initBlock_1+3052
0x5DBC	0x00000000 ;_initBlock_1+3056
0x5DC0	0x00000000 ;_initBlock_1+3060
0x5DC4	0x00000000 ;_initBlock_1+3064
0x5DC8	0x00000000 ;_initBlock_1+3068
0x5DCC	0x00000000 ;_initBlock_1+3072
0x5DD0	0x00000000 ;_initBlock_1+3076
0x5DD4	0x00000000 ;_initBlock_1+3080
0x5DD8	0x00000000 ;_initBlock_1+3084
0x5DDC	0x00000000 ;_initBlock_1+3088
0x5DE0	0x00000000 ;_initBlock_1+3092
0x5DE4	0x00000000 ;_initBlock_1+3096
0x5DE8	0x00000000 ;_initBlock_1+3100
0x5DEC	0x00000000 ;_initBlock_1+3104
0x5DF0	0x00000000 ;_initBlock_1+3108
0x5DF4	0x00000000 ;_initBlock_1+3112
0x5DF8	0x00000000 ;_initBlock_1+3116
0x5DFC	0x00000000 ;_initBlock_1+3120
0x5E00	0x00000000 ;_initBlock_1+3124
0x5E04	0x00000000 ;_initBlock_1+3128
0x5E08	0x00000000 ;_initBlock_1+3132
0x5E0C	0x00000000 ;_initBlock_1+3136
0x5E10	0x00000000 ;_initBlock_1+3140
0x5E14	0x00000000 ;_initBlock_1+3144
0x5E18	0x00000000 ;_initBlock_1+3148
0x5E1C	0x00000000 ;_initBlock_1+3152
0x5E20	0x00000000 ;_initBlock_1+3156
0x5E24	0x00000000 ;_initBlock_1+3160
0x5E28	0x00000000 ;_initBlock_1+3164
0x5E2C	0x00000000 ;_initBlock_1+3168
0x5E30	0x00000000 ;_initBlock_1+3172
0x5E34	0x00000000 ;_initBlock_1+3176
0x5E38	0x00000000 ;_initBlock_1+3180
0x5E3C	0x00000000 ;_initBlock_1+3184
0x5E40	0x00000000 ;_initBlock_1+3188
0x5E44	0x00000000 ;_initBlock_1+3192
0x5E48	0x00000000 ;_initBlock_1+3196
0x5E4C	0x00000000 ;_initBlock_1+3200
0x5E50	0x00000000 ;_initBlock_1+3204
0x5E54	0x00000000 ;_initBlock_1+3208
0x5E58	0x00000000 ;_initBlock_1+3212
0x5E5C	0x00000000 ;_initBlock_1+3216
0x5E60	0x00000000 ;_initBlock_1+3220
0x5E64	0x00000000 ;_initBlock_1+3224
0x5E68	0x00000000 ;_initBlock_1+3228
0x5E6C	0x00000000 ;_initBlock_1+3232
0x5E70	0x00000000 ;_initBlock_1+3236
0x5E74	0x00000000 ;_initBlock_1+3240
0x5E78	0x00000000 ;_initBlock_1+3244
0x5E7C	0x00000000 ;_initBlock_1+3248
0x5E80	0x00000000 ;_initBlock_1+3252
0x5E84	0x00000000 ;_initBlock_1+3256
0x5E88	0x00000000 ;_initBlock_1+3260
0x5E8C	0x00000000 ;_initBlock_1+3264
0x5E90	0x00000000 ;_initBlock_1+3268
0x5E94	0x00000000 ;_initBlock_1+3272
0x5E98	0x00000000 ;_initBlock_1+3276
0x5E9C	0x00000000 ;_initBlock_1+3280
0x5EA0	0x00000000 ;_initBlock_1+3284
0x5EA4	0x00000000 ;_initBlock_1+3288
0x5EA8	0x00000000 ;_initBlock_1+3292
0x5EAC	0x00000000 ;_initBlock_1+3296
0x5EB0	0x00000000 ;_initBlock_1+3300
0x5EB4	0x00000000 ;_initBlock_1+3304
0x5EB8	0x00000000 ;_initBlock_1+3308
0x5EBC	0x00000000 ;_initBlock_1+3312
0x5EC0	0x00000000 ;_initBlock_1+3316
0x5EC4	0x00000000 ;_initBlock_1+3320
0x5EC8	0x00000000 ;_initBlock_1+3324
0x5ECC	0x00000000 ;_initBlock_1+3328
0x5ED0	0x00000000 ;_initBlock_1+3332
0x5ED4	0x00000000 ;_initBlock_1+3336
0x5ED8	0x00000000 ;_initBlock_1+3340
0x5EDC	0x00000000 ;_initBlock_1+3344
0x5EE0	0x00000000 ;_initBlock_1+3348
0x5EE4	0x00000000 ;_initBlock_1+3352
0x5EE8	0x00000000 ;_initBlock_1+3356
0x5EEC	0x00000000 ;_initBlock_1+3360
0x5EF0	0x00000000 ;_initBlock_1+3364
0x5EF4	0x00000000 ;_initBlock_1+3368
0x5EF8	0x00000000 ;_initBlock_1+3372
0x5EFC	0x00000000 ;_initBlock_1+3376
0x5F00	0x00000000 ;_initBlock_1+3380
0x5F04	0x00000000 ;_initBlock_1+3384
0x5F08	0x00000000 ;_initBlock_1+3388
0x5F0C	0x00000000 ;_initBlock_1+3392
0x5F10	0x00000000 ;_initBlock_1+3396
0x5F14	0x00000000 ;_initBlock_1+3400
0x5F18	0x00000000 ;_initBlock_1+3404
0x5F1C	0x00000000 ;_initBlock_1+3408
0x5F20	0x00000000 ;_initBlock_1+3412
0x5F24	0x00000000 ;_initBlock_1+3416
0x5F28	0x00000000 ;_initBlock_1+3420
0x5F2C	0x00000000 ;_initBlock_1+3424
0x5F30	0x00000000 ;_initBlock_1+3428
0x5F34	0x00000000 ;_initBlock_1+3432
0x5F38	0x00000000 ;_initBlock_1+3436
0x5F3C	0x00000000 ;_initBlock_1+3440
0x5F40	0x00000000 ;_initBlock_1+3444
0x5F44	0x00000000 ;_initBlock_1+3448
0x5F48	0x00000000 ;_initBlock_1+3452
0x5F4C	0x00000000 ;_initBlock_1+3456
0x5F50	0x00000000 ;_initBlock_1+3460
0x5F54	0x00000000 ;_initBlock_1+3464
0x5F58	0x00000000 ;_initBlock_1+3468
0x5F5C	0x00000000 ;_initBlock_1+3472
0x5F60	0x00000000 ;_initBlock_1+3476
0x5F64	0x00000000 ;_initBlock_1+3480
0x5F68	0x00000000 ;_initBlock_1+3484
0x5F6C	0x00000000 ;_initBlock_1+3488
0x5F70	0x00000000 ;_initBlock_1+3492
0x5F74	0x00000000 ;_initBlock_1+3496
0x5F78	0x00000000 ;_initBlock_1+3500
0x5F7C	0x00000000 ;_initBlock_1+3504
0x5F80	0x00000000 ;_initBlock_1+3508
0x5F84	0x00000000 ;_initBlock_1+3512
0x5F88	0x00000000 ;_initBlock_1+3516
0x5F8C	0x00000000 ;_initBlock_1+3520
0x5F90	0x00000000 ;_initBlock_1+3524
0x5F94	0x00000000 ;_initBlock_1+3528
0x5F98	0x00000000 ;_initBlock_1+3532
0x5F9C	0x00000000 ;_initBlock_1+3536
0x5FA0	0x00000000 ;_initBlock_1+3540
0x5FA4	0x00000000 ;_initBlock_1+3544
0x5FA8	0x00000000 ;_initBlock_1+3548
0x5FAC	0x00000000 ;_initBlock_1+3552
0x5FB0	0x00000000 ;_initBlock_1+3556
0x5FB4	0x00000000 ;_initBlock_1+3560
0x5FB8	0x00000000 ;_initBlock_1+3564
0x5FBC	0x00000000 ;_initBlock_1+3568
0x5FC0	0x00000000 ;_initBlock_1+3572
0x5FC4	0x00000000 ;_initBlock_1+3576
0x5FC8	0x00000000 ;_initBlock_1+3580
0x5FCC	0x00000000 ;_initBlock_1+3584
0x5FD0	0x00000000 ;_initBlock_1+3588
0x5FD4	0x00000000 ;_initBlock_1+3592
0x5FD8	0x00000000 ;_initBlock_1+3596
0x5FDC	0x00000000 ;_initBlock_1+3600
0x5FE0	0x00000000 ;_initBlock_1+3604
0x5FE4	0x00000000 ;_initBlock_1+3608
0x5FE8	0x00000000 ;_initBlock_1+3612
0x5FEC	0x00000000 ;_initBlock_1+3616
0x5FF0	0x00000000 ;_initBlock_1+3620
0x5FF4	0x00000000 ;_initBlock_1+3624
0x5FF8	0x00000000 ;_initBlock_1+3628
0x5FFC	0x00000000 ;_initBlock_1+3632
0x6000	0x00000000 ;_initBlock_1+3636
0x6004	0x00000000 ;_initBlock_1+3640
0x6008	0x00000000 ;_initBlock_1+3644
0x600C	0x00000000 ;_initBlock_1+3648
0x6010	0x00000000 ;_initBlock_1+3652
0x6014	0x00000000 ;_initBlock_1+3656
0x6018	0x00000000 ;_initBlock_1+3660
0x601C	0x00000000 ;_initBlock_1+3664
0x6020	0x00000000 ;_initBlock_1+3668
0x6024	0x00000000 ;_initBlock_1+3672
0x6028	0x00000000 ;_initBlock_1+3676
0x602C	0x00000000 ;_initBlock_1+3680
0x6030	0x00000000 ;_initBlock_1+3684
0x6034	0x00000000 ;_initBlock_1+3688
0x6038	0x00000000 ;_initBlock_1+3692
0x603C	0x00000000 ;_initBlock_1+3696
0x6040	0x00000000 ;_initBlock_1+3700
0x6044	0x00000000 ;_initBlock_1+3704
0x6048	0x00000000 ;_initBlock_1+3708
0x604C	0x00000000 ;_initBlock_1+3712
0x6050	0x00000000 ;_initBlock_1+3716
0x6054	0x00000000 ;_initBlock_1+3720
0x6058	0x00000000 ;_initBlock_1+3724
0x605C	0x00000000 ;_initBlock_1+3728
0x6060	0x00000000 ;_initBlock_1+3732
0x6064	0x00000000 ;_initBlock_1+3736
0x6068	0x00000000 ;_initBlock_1+3740
0x606C	0x00000000 ;_initBlock_1+3744
0x6070	0x00000000 ;_initBlock_1+3748
0x6074	0x00000000 ;_initBlock_1+3752
0x6078	0x00000000 ;_initBlock_1+3756
0x607C	0x00000000 ;_initBlock_1+3760
0x6080	0x00000000 ;_initBlock_1+3764
0x6084	0x00000000 ;_initBlock_1+3768
0x6088	0x00000000 ;_initBlock_1+3772
0x608C	0x00000000 ;_initBlock_1+3776
0x6090	0x00000000 ;_initBlock_1+3780
0x6094	0x00000000 ;_initBlock_1+3784
0x6098	0x00000000 ;_initBlock_1+3788
0x609C	0x00000000 ;_initBlock_1+3792
0x60A0	0x00000000 ;_initBlock_1+3796
0x60A4	0x00000000 ;_initBlock_1+3800
0x60A8	0x00000000 ;_initBlock_1+3804
0x60AC	0x00000000 ;_initBlock_1+3808
0x60B0	0x00000000 ;_initBlock_1+3812
0x60B4	0x00000000 ;_initBlock_1+3816
0x60B8	0x00000000 ;_initBlock_1+3820
0x60BC	0x00000000 ;_initBlock_1+3824
0x60C0	0x00000000 ;_initBlock_1+3828
0x60C4	0x00000000 ;_initBlock_1+3832
0x60C8	0x00000000 ;_initBlock_1+3836
0x60CC	0x00000000 ;_initBlock_1+3840
0x60D0	0x00000000 ;_initBlock_1+3844
0x60D4	0x00000000 ;_initBlock_1+3848
0x60D8	0x00000000 ;_initBlock_1+3852
0x60DC	0x00000000 ;_initBlock_1+3856
0x60E0	0x00000000 ;_initBlock_1+3860
0x60E4	0x00000000 ;_initBlock_1+3864
0x60E8	0x00000000 ;_initBlock_1+3868
0x60EC	0x00000000 ;_initBlock_1+3872
0x60F0	0x00000000 ;_initBlock_1+3876
0x60F4	0x00000000 ;_initBlock_1+3880
0x60F8	0x00000000 ;_initBlock_1+3884
0x60FC	0x00000000 ;_initBlock_1+3888
0x6100	0x00000000 ;_initBlock_1+3892
0x6104	0x00000000 ;_initBlock_1+3896
0x6108	0x00000000 ;_initBlock_1+3900
0x610C	0x00000000 ;_initBlock_1+3904
0x6110	0x00000000 ;_initBlock_1+3908
0x6114	0x00000000 ;_initBlock_1+3912
0x6118	0x00000000 ;_initBlock_1+3916
0x611C	0x00000000 ;_initBlock_1+3920
0x6120	0x00000000 ;_initBlock_1+3924
0x6124	0x00000000 ;_initBlock_1+3928
0x6128	0x00000000 ;_initBlock_1+3932
0x612C	0x00000000 ;_initBlock_1+3936
0x6130	0x00000000 ;_initBlock_1+3940
0x6134	0x00000000 ;_initBlock_1+3944
0x6138	0x00000000 ;_initBlock_1+3948
0x613C	0x00000000 ;_initBlock_1+3952
0x6140	0x00000000 ;_initBlock_1+3956
0x6144	0x00000000 ;_initBlock_1+3960
0x6148	0x00000000 ;_initBlock_1+3964
0x614C	0x00000000 ;_initBlock_1+3968
0x6150	0x00000000 ;_initBlock_1+3972
0x6154	0x00000000 ;_initBlock_1+3976
0x6158	0x00000000 ;_initBlock_1+3980
0x615C	0x00000000 ;_initBlock_1+3984
0x6160	0x00000000 ;_initBlock_1+3988
0x6164	0x00000000 ;_initBlock_1+3992
0x6168	0x00000000 ;_initBlock_1+3996
0x616C	0x00000000 ;_initBlock_1+4000
0x6170	0x00000000 ;_initBlock_1+4004
0x6174	0x00000000 ;_initBlock_1+4008
0x6178	0x00000000 ;_initBlock_1+4012
0x617C	0x00000000 ;_initBlock_1+4016
0x6180	0x00000000 ;_initBlock_1+4020
0x6184	0x00000000 ;_initBlock_1+4024
0x6188	0x00000000 ;_initBlock_1+4028
0x618C	0x00000000 ;_initBlock_1+4032
0x6190	0x00000000 ;_initBlock_1+4036
0x6194	0x00000000 ;_initBlock_1+4040
0x6198	0x00000000 ;_initBlock_1+4044
0x619C	0x00000000 ;_initBlock_1+4048
0x61A0	0x00000000 ;_initBlock_1+4052
0x61A4	0x00000000 ;_initBlock_1+4056
0x61A8	0x00000000 ;_initBlock_1+4060
0x61AC	0x00000000 ;_initBlock_1+4064
0x61B0	0x00000000 ;_initBlock_1+4068
0x61B4	0x00000000 ;_initBlock_1+4072
0x61B8	0x00000000 ;_initBlock_1+4076
0x61BC	0x00000000 ;_initBlock_1+4080
0x61C0	0x00000000 ;_initBlock_1+4084
0x61C4	0x00000000 ;_initBlock_1+4088
0x61C8	0x00000000 ;_initBlock_1+4092
0x61CC	0x0100 ;_initBlock_1+4096 : ?ICS_ucRF4463FreqChannel at 0x61CD
; end of _initBlock_1
;,0 :: _initBlock_2 [2]
; Containing: ?ICS_ucRF4463SendMessage [1]
;             ?ICS_ucRF4463ByteMatch1 [1]
0x61CE	0x0100 ;_initBlock_2+0 : ?ICS_ucRF4463SendMessage at 0x61CE : ?ICS_ucRF4463ByteMatch1 at 0x61CF
; end of _initBlock_2
;DriverRF4463PROMain.c,0 :: ?ICS_ulUSARTActiveBuffer1BytesReceived [4]
0x61D0	0x00000000 ;?ICS_ulUSARTActiveBuffer1BytesReceived+0
; end of ?ICS_ulUSARTActiveBuffer1BytesReceived
;DriverRF4463PROMain.c,0 :: ?ICS_ucUSART1RXBuffer [4096]
0x61D4	0x00000000 ;?ICS_ucUSART1RXBuffer+0
0x61D8	0x00000000 ;?ICS_ucUSART1RXBuffer+4
0x61DC	0x00000000 ;?ICS_ucUSART1RXBuffer+8
0x61E0	0x00000000 ;?ICS_ucUSART1RXBuffer+12
0x61E4	0x00000000 ;?ICS_ucUSART1RXBuffer+16
0x61E8	0x00000000 ;?ICS_ucUSART1RXBuffer+20
0x61EC	0x00000000 ;?ICS_ucUSART1RXBuffer+24
0x61F0	0x00000000 ;?ICS_ucUSART1RXBuffer+28
0x61F4	0x00000000 ;?ICS_ucUSART1RXBuffer+32
0x61F8	0x00000000 ;?ICS_ucUSART1RXBuffer+36
0x61FC	0x00000000 ;?ICS_ucUSART1RXBuffer+40
0x6200	0x00000000 ;?ICS_ucUSART1RXBuffer+44
0x6204	0x00000000 ;?ICS_ucUSART1RXBuffer+48
0x6208	0x00000000 ;?ICS_ucUSART1RXBuffer+52
0x620C	0x00000000 ;?ICS_ucUSART1RXBuffer+56
0x6210	0x00000000 ;?ICS_ucUSART1RXBuffer+60
0x6214	0x00000000 ;?ICS_ucUSART1RXBuffer+64
0x6218	0x00000000 ;?ICS_ucUSART1RXBuffer+68
0x621C	0x00000000 ;?ICS_ucUSART1RXBuffer+72
0x6220	0x00000000 ;?ICS_ucUSART1RXBuffer+76
0x6224	0x00000000 ;?ICS_ucUSART1RXBuffer+80
0x6228	0x00000000 ;?ICS_ucUSART1RXBuffer+84
0x622C	0x00000000 ;?ICS_ucUSART1RXBuffer+88
0x6230	0x00000000 ;?ICS_ucUSART1RXBuffer+92
0x6234	0x00000000 ;?ICS_ucUSART1RXBuffer+96
0x6238	0x00000000 ;?ICS_ucUSART1RXBuffer+100
0x623C	0x00000000 ;?ICS_ucUSART1RXBuffer+104
0x6240	0x00000000 ;?ICS_ucUSART1RXBuffer+108
0x6244	0x00000000 ;?ICS_ucUSART1RXBuffer+112
0x6248	0x00000000 ;?ICS_ucUSART1RXBuffer+116
0x624C	0x00000000 ;?ICS_ucUSART1RXBuffer+120
0x6250	0x00000000 ;?ICS_ucUSART1RXBuffer+124
0x6254	0x00000000 ;?ICS_ucUSART1RXBuffer+128
0x6258	0x00000000 ;?ICS_ucUSART1RXBuffer+132
0x625C	0x00000000 ;?ICS_ucUSART1RXBuffer+136
0x6260	0x00000000 ;?ICS_ucUSART1RXBuffer+140
0x6264	0x00000000 ;?ICS_ucUSART1RXBuffer+144
0x6268	0x00000000 ;?ICS_ucUSART1RXBuffer+148
0x626C	0x00000000 ;?ICS_ucUSART1RXBuffer+152
0x6270	0x00000000 ;?ICS_ucUSART1RXBuffer+156
0x6274	0x00000000 ;?ICS_ucUSART1RXBuffer+160
0x6278	0x00000000 ;?ICS_ucUSART1RXBuffer+164
0x627C	0x00000000 ;?ICS_ucUSART1RXBuffer+168
0x6280	0x00000000 ;?ICS_ucUSART1RXBuffer+172
0x6284	0x00000000 ;?ICS_ucUSART1RXBuffer+176
0x6288	0x00000000 ;?ICS_ucUSART1RXBuffer+180
0x628C	0x00000000 ;?ICS_ucUSART1RXBuffer+184
0x6290	0x00000000 ;?ICS_ucUSART1RXBuffer+188
0x6294	0x00000000 ;?ICS_ucUSART1RXBuffer+192
0x6298	0x00000000 ;?ICS_ucUSART1RXBuffer+196
0x629C	0x00000000 ;?ICS_ucUSART1RXBuffer+200
0x62A0	0x00000000 ;?ICS_ucUSART1RXBuffer+204
0x62A4	0x00000000 ;?ICS_ucUSART1RXBuffer+208
0x62A8	0x00000000 ;?ICS_ucUSART1RXBuffer+212
0x62AC	0x00000000 ;?ICS_ucUSART1RXBuffer+216
0x62B0	0x00000000 ;?ICS_ucUSART1RXBuffer+220
0x62B4	0x00000000 ;?ICS_ucUSART1RXBuffer+224
0x62B8	0x00000000 ;?ICS_ucUSART1RXBuffer+228
0x62BC	0x00000000 ;?ICS_ucUSART1RXBuffer+232
0x62C0	0x00000000 ;?ICS_ucUSART1RXBuffer+236
0x62C4	0x00000000 ;?ICS_ucUSART1RXBuffer+240
0x62C8	0x00000000 ;?ICS_ucUSART1RXBuffer+244
0x62CC	0x00000000 ;?ICS_ucUSART1RXBuffer+248
0x62D0	0x00000000 ;?ICS_ucUSART1RXBuffer+252
0x62D4	0x00000000 ;?ICS_ucUSART1RXBuffer+256
0x62D8	0x00000000 ;?ICS_ucUSART1RXBuffer+260
0x62DC	0x00000000 ;?ICS_ucUSART1RXBuffer+264
0x62E0	0x00000000 ;?ICS_ucUSART1RXBuffer+268
0x62E4	0x00000000 ;?ICS_ucUSART1RXBuffer+272
0x62E8	0x00000000 ;?ICS_ucUSART1RXBuffer+276
0x62EC	0x00000000 ;?ICS_ucUSART1RXBuffer+280
0x62F0	0x00000000 ;?ICS_ucUSART1RXBuffer+284
0x62F4	0x00000000 ;?ICS_ucUSART1RXBuffer+288
0x62F8	0x00000000 ;?ICS_ucUSART1RXBuffer+292
0x62FC	0x00000000 ;?ICS_ucUSART1RXBuffer+296
0x6300	0x00000000 ;?ICS_ucUSART1RXBuffer+300
0x6304	0x00000000 ;?ICS_ucUSART1RXBuffer+304
0x6308	0x00000000 ;?ICS_ucUSART1RXBuffer+308
0x630C	0x00000000 ;?ICS_ucUSART1RXBuffer+312
0x6310	0x00000000 ;?ICS_ucUSART1RXBuffer+316
0x6314	0x00000000 ;?ICS_ucUSART1RXBuffer+320
0x6318	0x00000000 ;?ICS_ucUSART1RXBuffer+324
0x631C	0x00000000 ;?ICS_ucUSART1RXBuffer+328
0x6320	0x00000000 ;?ICS_ucUSART1RXBuffer+332
0x6324	0x00000000 ;?ICS_ucUSART1RXBuffer+336
0x6328	0x00000000 ;?ICS_ucUSART1RXBuffer+340
0x632C	0x00000000 ;?ICS_ucUSART1RXBuffer+344
0x6330	0x00000000 ;?ICS_ucUSART1RXBuffer+348
0x6334	0x00000000 ;?ICS_ucUSART1RXBuffer+352
0x6338	0x00000000 ;?ICS_ucUSART1RXBuffer+356
0x633C	0x00000000 ;?ICS_ucUSART1RXBuffer+360
0x6340	0x00000000 ;?ICS_ucUSART1RXBuffer+364
0x6344	0x00000000 ;?ICS_ucUSART1RXBuffer+368
0x6348	0x00000000 ;?ICS_ucUSART1RXBuffer+372
0x634C	0x00000000 ;?ICS_ucUSART1RXBuffer+376
0x6350	0x00000000 ;?ICS_ucUSART1RXBuffer+380
0x6354	0x00000000 ;?ICS_ucUSART1RXBuffer+384
0x6358	0x00000000 ;?ICS_ucUSART1RXBuffer+388
0x635C	0x00000000 ;?ICS_ucUSART1RXBuffer+392
0x6360	0x00000000 ;?ICS_ucUSART1RXBuffer+396
0x6364	0x00000000 ;?ICS_ucUSART1RXBuffer+400
0x6368	0x00000000 ;?ICS_ucUSART1RXBuffer+404
0x636C	0x00000000 ;?ICS_ucUSART1RXBuffer+408
0x6370	0x00000000 ;?ICS_ucUSART1RXBuffer+412
0x6374	0x00000000 ;?ICS_ucUSART1RXBuffer+416
0x6378	0x00000000 ;?ICS_ucUSART1RXBuffer+420
0x637C	0x00000000 ;?ICS_ucUSART1RXBuffer+424
0x6380	0x00000000 ;?ICS_ucUSART1RXBuffer+428
0x6384	0x00000000 ;?ICS_ucUSART1RXBuffer+432
0x6388	0x00000000 ;?ICS_ucUSART1RXBuffer+436
0x638C	0x00000000 ;?ICS_ucUSART1RXBuffer+440
0x6390	0x00000000 ;?ICS_ucUSART1RXBuffer+444
0x6394	0x00000000 ;?ICS_ucUSART1RXBuffer+448
0x6398	0x00000000 ;?ICS_ucUSART1RXBuffer+452
0x639C	0x00000000 ;?ICS_ucUSART1RXBuffer+456
0x63A0	0x00000000 ;?ICS_ucUSART1RXBuffer+460
0x63A4	0x00000000 ;?ICS_ucUSART1RXBuffer+464
0x63A8	0x00000000 ;?ICS_ucUSART1RXBuffer+468
0x63AC	0x00000000 ;?ICS_ucUSART1RXBuffer+472
0x63B0	0x00000000 ;?ICS_ucUSART1RXBuffer+476
0x63B4	0x00000000 ;?ICS_ucUSART1RXBuffer+480
0x63B8	0x00000000 ;?ICS_ucUSART1RXBuffer+484
0x63BC	0x00000000 ;?ICS_ucUSART1RXBuffer+488
0x63C0	0x00000000 ;?ICS_ucUSART1RXBuffer+492
0x63C4	0x00000000 ;?ICS_ucUSART1RXBuffer+496
0x63C8	0x00000000 ;?ICS_ucUSART1RXBuffer+500
0x63CC	0x00000000 ;?ICS_ucUSART1RXBuffer+504
0x63D0	0x00000000 ;?ICS_ucUSART1RXBuffer+508
0x63D4	0x00000000 ;?ICS_ucUSART1RXBuffer+512
0x63D8	0x00000000 ;?ICS_ucUSART1RXBuffer+516
0x63DC	0x00000000 ;?ICS_ucUSART1RXBuffer+520
0x63E0	0x00000000 ;?ICS_ucUSART1RXBuffer+524
0x63E4	0x00000000 ;?ICS_ucUSART1RXBuffer+528
0x63E8	0x00000000 ;?ICS_ucUSART1RXBuffer+532
0x63EC	0x00000000 ;?ICS_ucUSART1RXBuffer+536
0x63F0	0x00000000 ;?ICS_ucUSART1RXBuffer+540
0x63F4	0x00000000 ;?ICS_ucUSART1RXBuffer+544
0x63F8	0x00000000 ;?ICS_ucUSART1RXBuffer+548
0x63FC	0x00000000 ;?ICS_ucUSART1RXBuffer+552
0x6400	0x00000000 ;?ICS_ucUSART1RXBuffer+556
0x6404	0x00000000 ;?ICS_ucUSART1RXBuffer+560
0x6408	0x00000000 ;?ICS_ucUSART1RXBuffer+564
0x640C	0x00000000 ;?ICS_ucUSART1RXBuffer+568
0x6410	0x00000000 ;?ICS_ucUSART1RXBuffer+572
0x6414	0x00000000 ;?ICS_ucUSART1RXBuffer+576
0x6418	0x00000000 ;?ICS_ucUSART1RXBuffer+580
0x641C	0x00000000 ;?ICS_ucUSART1RXBuffer+584
0x6420	0x00000000 ;?ICS_ucUSART1RXBuffer+588
0x6424	0x00000000 ;?ICS_ucUSART1RXBuffer+592
0x6428	0x00000000 ;?ICS_ucUSART1RXBuffer+596
0x642C	0x00000000 ;?ICS_ucUSART1RXBuffer+600
0x6430	0x00000000 ;?ICS_ucUSART1RXBuffer+604
0x6434	0x00000000 ;?ICS_ucUSART1RXBuffer+608
0x6438	0x00000000 ;?ICS_ucUSART1RXBuffer+612
0x643C	0x00000000 ;?ICS_ucUSART1RXBuffer+616
0x6440	0x00000000 ;?ICS_ucUSART1RXBuffer+620
0x6444	0x00000000 ;?ICS_ucUSART1RXBuffer+624
0x6448	0x00000000 ;?ICS_ucUSART1RXBuffer+628
0x644C	0x00000000 ;?ICS_ucUSART1RXBuffer+632
0x6450	0x00000000 ;?ICS_ucUSART1RXBuffer+636
0x6454	0x00000000 ;?ICS_ucUSART1RXBuffer+640
0x6458	0x00000000 ;?ICS_ucUSART1RXBuffer+644
0x645C	0x00000000 ;?ICS_ucUSART1RXBuffer+648
0x6460	0x00000000 ;?ICS_ucUSART1RXBuffer+652
0x6464	0x00000000 ;?ICS_ucUSART1RXBuffer+656
0x6468	0x00000000 ;?ICS_ucUSART1RXBuffer+660
0x646C	0x00000000 ;?ICS_ucUSART1RXBuffer+664
0x6470	0x00000000 ;?ICS_ucUSART1RXBuffer+668
0x6474	0x00000000 ;?ICS_ucUSART1RXBuffer+672
0x6478	0x00000000 ;?ICS_ucUSART1RXBuffer+676
0x647C	0x00000000 ;?ICS_ucUSART1RXBuffer+680
0x6480	0x00000000 ;?ICS_ucUSART1RXBuffer+684
0x6484	0x00000000 ;?ICS_ucUSART1RXBuffer+688
0x6488	0x00000000 ;?ICS_ucUSART1RXBuffer+692
0x648C	0x00000000 ;?ICS_ucUSART1RXBuffer+696
0x6490	0x00000000 ;?ICS_ucUSART1RXBuffer+700
0x6494	0x00000000 ;?ICS_ucUSART1RXBuffer+704
0x6498	0x00000000 ;?ICS_ucUSART1RXBuffer+708
0x649C	0x00000000 ;?ICS_ucUSART1RXBuffer+712
0x64A0	0x00000000 ;?ICS_ucUSART1RXBuffer+716
0x64A4	0x00000000 ;?ICS_ucUSART1RXBuffer+720
0x64A8	0x00000000 ;?ICS_ucUSART1RXBuffer+724
0x64AC	0x00000000 ;?ICS_ucUSART1RXBuffer+728
0x64B0	0x00000000 ;?ICS_ucUSART1RXBuffer+732
0x64B4	0x00000000 ;?ICS_ucUSART1RXBuffer+736
0x64B8	0x00000000 ;?ICS_ucUSART1RXBuffer+740
0x64BC	0x00000000 ;?ICS_ucUSART1RXBuffer+744
0x64C0	0x00000000 ;?ICS_ucUSART1RXBuffer+748
0x64C4	0x00000000 ;?ICS_ucUSART1RXBuffer+752
0x64C8	0x00000000 ;?ICS_ucUSART1RXBuffer+756
0x64CC	0x00000000 ;?ICS_ucUSART1RXBuffer+760
0x64D0	0x00000000 ;?ICS_ucUSART1RXBuffer+764
0x64D4	0x00000000 ;?ICS_ucUSART1RXBuffer+768
0x64D8	0x00000000 ;?ICS_ucUSART1RXBuffer+772
0x64DC	0x00000000 ;?ICS_ucUSART1RXBuffer+776
0x64E0	0x00000000 ;?ICS_ucUSART1RXBuffer+780
0x64E4	0x00000000 ;?ICS_ucUSART1RXBuffer+784
0x64E8	0x00000000 ;?ICS_ucUSART1RXBuffer+788
0x64EC	0x00000000 ;?ICS_ucUSART1RXBuffer+792
0x64F0	0x00000000 ;?ICS_ucUSART1RXBuffer+796
0x64F4	0x00000000 ;?ICS_ucUSART1RXBuffer+800
0x64F8	0x00000000 ;?ICS_ucUSART1RXBuffer+804
0x64FC	0x00000000 ;?ICS_ucUSART1RXBuffer+808
0x6500	0x00000000 ;?ICS_ucUSART1RXBuffer+812
0x6504	0x00000000 ;?ICS_ucUSART1RXBuffer+816
0x6508	0x00000000 ;?ICS_ucUSART1RXBuffer+820
0x650C	0x00000000 ;?ICS_ucUSART1RXBuffer+824
0x6510	0x00000000 ;?ICS_ucUSART1RXBuffer+828
0x6514	0x00000000 ;?ICS_ucUSART1RXBuffer+832
0x6518	0x00000000 ;?ICS_ucUSART1RXBuffer+836
0x651C	0x00000000 ;?ICS_ucUSART1RXBuffer+840
0x6520	0x00000000 ;?ICS_ucUSART1RXBuffer+844
0x6524	0x00000000 ;?ICS_ucUSART1RXBuffer+848
0x6528	0x00000000 ;?ICS_ucUSART1RXBuffer+852
0x652C	0x00000000 ;?ICS_ucUSART1RXBuffer+856
0x6530	0x00000000 ;?ICS_ucUSART1RXBuffer+860
0x6534	0x00000000 ;?ICS_ucUSART1RXBuffer+864
0x6538	0x00000000 ;?ICS_ucUSART1RXBuffer+868
0x653C	0x00000000 ;?ICS_ucUSART1RXBuffer+872
0x6540	0x00000000 ;?ICS_ucUSART1RXBuffer+876
0x6544	0x00000000 ;?ICS_ucUSART1RXBuffer+880
0x6548	0x00000000 ;?ICS_ucUSART1RXBuffer+884
0x654C	0x00000000 ;?ICS_ucUSART1RXBuffer+888
0x6550	0x00000000 ;?ICS_ucUSART1RXBuffer+892
0x6554	0x00000000 ;?ICS_ucUSART1RXBuffer+896
0x6558	0x00000000 ;?ICS_ucUSART1RXBuffer+900
0x655C	0x00000000 ;?ICS_ucUSART1RXBuffer+904
0x6560	0x00000000 ;?ICS_ucUSART1RXBuffer+908
0x6564	0x00000000 ;?ICS_ucUSART1RXBuffer+912
0x6568	0x00000000 ;?ICS_ucUSART1RXBuffer+916
0x656C	0x00000000 ;?ICS_ucUSART1RXBuffer+920
0x6570	0x00000000 ;?ICS_ucUSART1RXBuffer+924
0x6574	0x00000000 ;?ICS_ucUSART1RXBuffer+928
0x6578	0x00000000 ;?ICS_ucUSART1RXBuffer+932
0x657C	0x00000000 ;?ICS_ucUSART1RXBuffer+936
0x6580	0x00000000 ;?ICS_ucUSART1RXBuffer+940
0x6584	0x00000000 ;?ICS_ucUSART1RXBuffer+944
0x6588	0x00000000 ;?ICS_ucUSART1RXBuffer+948
0x658C	0x00000000 ;?ICS_ucUSART1RXBuffer+952
0x6590	0x00000000 ;?ICS_ucUSART1RXBuffer+956
0x6594	0x00000000 ;?ICS_ucUSART1RXBuffer+960
0x6598	0x00000000 ;?ICS_ucUSART1RXBuffer+964
0x659C	0x00000000 ;?ICS_ucUSART1RXBuffer+968
0x65A0	0x00000000 ;?ICS_ucUSART1RXBuffer+972
0x65A4	0x00000000 ;?ICS_ucUSART1RXBuffer+976
0x65A8	0x00000000 ;?ICS_ucUSART1RXBuffer+980
0x65AC	0x00000000 ;?ICS_ucUSART1RXBuffer+984
0x65B0	0x00000000 ;?ICS_ucUSART1RXBuffer+988
0x65B4	0x00000000 ;?ICS_ucUSART1RXBuffer+992
0x65B8	0x00000000 ;?ICS_ucUSART1RXBuffer+996
0x65BC	0x00000000 ;?ICS_ucUSART1RXBuffer+1000
0x65C0	0x00000000 ;?ICS_ucUSART1RXBuffer+1004
0x65C4	0x00000000 ;?ICS_ucUSART1RXBuffer+1008
0x65C8	0x00000000 ;?ICS_ucUSART1RXBuffer+1012
0x65CC	0x00000000 ;?ICS_ucUSART1RXBuffer+1016
0x65D0	0x00000000 ;?ICS_ucUSART1RXBuffer+1020
0x65D4	0x00000000 ;?ICS_ucUSART1RXBuffer+1024
0x65D8	0x00000000 ;?ICS_ucUSART1RXBuffer+1028
0x65DC	0x00000000 ;?ICS_ucUSART1RXBuffer+1032
0x65E0	0x00000000 ;?ICS_ucUSART1RXBuffer+1036
0x65E4	0x00000000 ;?ICS_ucUSART1RXBuffer+1040
0x65E8	0x00000000 ;?ICS_ucUSART1RXBuffer+1044
0x65EC	0x00000000 ;?ICS_ucUSART1RXBuffer+1048
0x65F0	0x00000000 ;?ICS_ucUSART1RXBuffer+1052
0x65F4	0x00000000 ;?ICS_ucUSART1RXBuffer+1056
0x65F8	0x00000000 ;?ICS_ucUSART1RXBuffer+1060
0x65FC	0x00000000 ;?ICS_ucUSART1RXBuffer+1064
0x6600	0x00000000 ;?ICS_ucUSART1RXBuffer+1068
0x6604	0x00000000 ;?ICS_ucUSART1RXBuffer+1072
0x6608	0x00000000 ;?ICS_ucUSART1RXBuffer+1076
0x660C	0x00000000 ;?ICS_ucUSART1RXBuffer+1080
0x6610	0x00000000 ;?ICS_ucUSART1RXBuffer+1084
0x6614	0x00000000 ;?ICS_ucUSART1RXBuffer+1088
0x6618	0x00000000 ;?ICS_ucUSART1RXBuffer+1092
0x661C	0x00000000 ;?ICS_ucUSART1RXBuffer+1096
0x6620	0x00000000 ;?ICS_ucUSART1RXBuffer+1100
0x6624	0x00000000 ;?ICS_ucUSART1RXBuffer+1104
0x6628	0x00000000 ;?ICS_ucUSART1RXBuffer+1108
0x662C	0x00000000 ;?ICS_ucUSART1RXBuffer+1112
0x6630	0x00000000 ;?ICS_ucUSART1RXBuffer+1116
0x6634	0x00000000 ;?ICS_ucUSART1RXBuffer+1120
0x6638	0x00000000 ;?ICS_ucUSART1RXBuffer+1124
0x663C	0x00000000 ;?ICS_ucUSART1RXBuffer+1128
0x6640	0x00000000 ;?ICS_ucUSART1RXBuffer+1132
0x6644	0x00000000 ;?ICS_ucUSART1RXBuffer+1136
0x6648	0x00000000 ;?ICS_ucUSART1RXBuffer+1140
0x664C	0x00000000 ;?ICS_ucUSART1RXBuffer+1144
0x6650	0x00000000 ;?ICS_ucUSART1RXBuffer+1148
0x6654	0x00000000 ;?ICS_ucUSART1RXBuffer+1152
0x6658	0x00000000 ;?ICS_ucUSART1RXBuffer+1156
0x665C	0x00000000 ;?ICS_ucUSART1RXBuffer+1160
0x6660	0x00000000 ;?ICS_ucUSART1RXBuffer+1164
0x6664	0x00000000 ;?ICS_ucUSART1RXBuffer+1168
0x6668	0x00000000 ;?ICS_ucUSART1RXBuffer+1172
0x666C	0x00000000 ;?ICS_ucUSART1RXBuffer+1176
0x6670	0x00000000 ;?ICS_ucUSART1RXBuffer+1180
0x6674	0x00000000 ;?ICS_ucUSART1RXBuffer+1184
0x6678	0x00000000 ;?ICS_ucUSART1RXBuffer+1188
0x667C	0x00000000 ;?ICS_ucUSART1RXBuffer+1192
0x6680	0x00000000 ;?ICS_ucUSART1RXBuffer+1196
0x6684	0x00000000 ;?ICS_ucUSART1RXBuffer+1200
0x6688	0x00000000 ;?ICS_ucUSART1RXBuffer+1204
0x668C	0x00000000 ;?ICS_ucUSART1RXBuffer+1208
0x6690	0x00000000 ;?ICS_ucUSART1RXBuffer+1212
0x6694	0x00000000 ;?ICS_ucUSART1RXBuffer+1216
0x6698	0x00000000 ;?ICS_ucUSART1RXBuffer+1220
0x669C	0x00000000 ;?ICS_ucUSART1RXBuffer+1224
0x66A0	0x00000000 ;?ICS_ucUSART1RXBuffer+1228
0x66A4	0x00000000 ;?ICS_ucUSART1RXBuffer+1232
0x66A8	0x00000000 ;?ICS_ucUSART1RXBuffer+1236
0x66AC	0x00000000 ;?ICS_ucUSART1RXBuffer+1240
0x66B0	0x00000000 ;?ICS_ucUSART1RXBuffer+1244
0x66B4	0x00000000 ;?ICS_ucUSART1RXBuffer+1248
0x66B8	0x00000000 ;?ICS_ucUSART1RXBuffer+1252
0x66BC	0x00000000 ;?ICS_ucUSART1RXBuffer+1256
0x66C0	0x00000000 ;?ICS_ucUSART1RXBuffer+1260
0x66C4	0x00000000 ;?ICS_ucUSART1RXBuffer+1264
0x66C8	0x00000000 ;?ICS_ucUSART1RXBuffer+1268
0x66CC	0x00000000 ;?ICS_ucUSART1RXBuffer+1272
0x66D0	0x00000000 ;?ICS_ucUSART1RXBuffer+1276
0x66D4	0x00000000 ;?ICS_ucUSART1RXBuffer+1280
0x66D8	0x00000000 ;?ICS_ucUSART1RXBuffer+1284
0x66DC	0x00000000 ;?ICS_ucUSART1RXBuffer+1288
0x66E0	0x00000000 ;?ICS_ucUSART1RXBuffer+1292
0x66E4	0x00000000 ;?ICS_ucUSART1RXBuffer+1296
0x66E8	0x00000000 ;?ICS_ucUSART1RXBuffer+1300
0x66EC	0x00000000 ;?ICS_ucUSART1RXBuffer+1304
0x66F0	0x00000000 ;?ICS_ucUSART1RXBuffer+1308
0x66F4	0x00000000 ;?ICS_ucUSART1RXBuffer+1312
0x66F8	0x00000000 ;?ICS_ucUSART1RXBuffer+1316
0x66FC	0x00000000 ;?ICS_ucUSART1RXBuffer+1320
0x6700	0x00000000 ;?ICS_ucUSART1RXBuffer+1324
0x6704	0x00000000 ;?ICS_ucUSART1RXBuffer+1328
0x6708	0x00000000 ;?ICS_ucUSART1RXBuffer+1332
0x670C	0x00000000 ;?ICS_ucUSART1RXBuffer+1336
0x6710	0x00000000 ;?ICS_ucUSART1RXBuffer+1340
0x6714	0x00000000 ;?ICS_ucUSART1RXBuffer+1344
0x6718	0x00000000 ;?ICS_ucUSART1RXBuffer+1348
0x671C	0x00000000 ;?ICS_ucUSART1RXBuffer+1352
0x6720	0x00000000 ;?ICS_ucUSART1RXBuffer+1356
0x6724	0x00000000 ;?ICS_ucUSART1RXBuffer+1360
0x6728	0x00000000 ;?ICS_ucUSART1RXBuffer+1364
0x672C	0x00000000 ;?ICS_ucUSART1RXBuffer+1368
0x6730	0x00000000 ;?ICS_ucUSART1RXBuffer+1372
0x6734	0x00000000 ;?ICS_ucUSART1RXBuffer+1376
0x6738	0x00000000 ;?ICS_ucUSART1RXBuffer+1380
0x673C	0x00000000 ;?ICS_ucUSART1RXBuffer+1384
0x6740	0x00000000 ;?ICS_ucUSART1RXBuffer+1388
0x6744	0x00000000 ;?ICS_ucUSART1RXBuffer+1392
0x6748	0x00000000 ;?ICS_ucUSART1RXBuffer+1396
0x674C	0x00000000 ;?ICS_ucUSART1RXBuffer+1400
0x6750	0x00000000 ;?ICS_ucUSART1RXBuffer+1404
0x6754	0x00000000 ;?ICS_ucUSART1RXBuffer+1408
0x6758	0x00000000 ;?ICS_ucUSART1RXBuffer+1412
0x675C	0x00000000 ;?ICS_ucUSART1RXBuffer+1416
0x6760	0x00000000 ;?ICS_ucUSART1RXBuffer+1420
0x6764	0x00000000 ;?ICS_ucUSART1RXBuffer+1424
0x6768	0x00000000 ;?ICS_ucUSART1RXBuffer+1428
0x676C	0x00000000 ;?ICS_ucUSART1RXBuffer+1432
0x6770	0x00000000 ;?ICS_ucUSART1RXBuffer+1436
0x6774	0x00000000 ;?ICS_ucUSART1RXBuffer+1440
0x6778	0x00000000 ;?ICS_ucUSART1RXBuffer+1444
0x677C	0x00000000 ;?ICS_ucUSART1RXBuffer+1448
0x6780	0x00000000 ;?ICS_ucUSART1RXBuffer+1452
0x6784	0x00000000 ;?ICS_ucUSART1RXBuffer+1456
0x6788	0x00000000 ;?ICS_ucUSART1RXBuffer+1460
0x678C	0x00000000 ;?ICS_ucUSART1RXBuffer+1464
0x6790	0x00000000 ;?ICS_ucUSART1RXBuffer+1468
0x6794	0x00000000 ;?ICS_ucUSART1RXBuffer+1472
0x6798	0x00000000 ;?ICS_ucUSART1RXBuffer+1476
0x679C	0x00000000 ;?ICS_ucUSART1RXBuffer+1480
0x67A0	0x00000000 ;?ICS_ucUSART1RXBuffer+1484
0x67A4	0x00000000 ;?ICS_ucUSART1RXBuffer+1488
0x67A8	0x00000000 ;?ICS_ucUSART1RXBuffer+1492
0x67AC	0x00000000 ;?ICS_ucUSART1RXBuffer+1496
0x67B0	0x00000000 ;?ICS_ucUSART1RXBuffer+1500
0x67B4	0x00000000 ;?ICS_ucUSART1RXBuffer+1504
0x67B8	0x00000000 ;?ICS_ucUSART1RXBuffer+1508
0x67BC	0x00000000 ;?ICS_ucUSART1RXBuffer+1512
0x67C0	0x00000000 ;?ICS_ucUSART1RXBuffer+1516
0x67C4	0x00000000 ;?ICS_ucUSART1RXBuffer+1520
0x67C8	0x00000000 ;?ICS_ucUSART1RXBuffer+1524
0x67CC	0x00000000 ;?ICS_ucUSART1RXBuffer+1528
0x67D0	0x00000000 ;?ICS_ucUSART1RXBuffer+1532
0x67D4	0x00000000 ;?ICS_ucUSART1RXBuffer+1536
0x67D8	0x00000000 ;?ICS_ucUSART1RXBuffer+1540
0x67DC	0x00000000 ;?ICS_ucUSART1RXBuffer+1544
0x67E0	0x00000000 ;?ICS_ucUSART1RXBuffer+1548
0x67E4	0x00000000 ;?ICS_ucUSART1RXBuffer+1552
0x67E8	0x00000000 ;?ICS_ucUSART1RXBuffer+1556
0x67EC	0x00000000 ;?ICS_ucUSART1RXBuffer+1560
0x67F0	0x00000000 ;?ICS_ucUSART1RXBuffer+1564
0x67F4	0x00000000 ;?ICS_ucUSART1RXBuffer+1568
0x67F8	0x00000000 ;?ICS_ucUSART1RXBuffer+1572
0x67FC	0x00000000 ;?ICS_ucUSART1RXBuffer+1576
0x6800	0x00000000 ;?ICS_ucUSART1RXBuffer+1580
0x6804	0x00000000 ;?ICS_ucUSART1RXBuffer+1584
0x6808	0x00000000 ;?ICS_ucUSART1RXBuffer+1588
0x680C	0x00000000 ;?ICS_ucUSART1RXBuffer+1592
0x6810	0x00000000 ;?ICS_ucUSART1RXBuffer+1596
0x6814	0x00000000 ;?ICS_ucUSART1RXBuffer+1600
0x6818	0x00000000 ;?ICS_ucUSART1RXBuffer+1604
0x681C	0x00000000 ;?ICS_ucUSART1RXBuffer+1608
0x6820	0x00000000 ;?ICS_ucUSART1RXBuffer+1612
0x6824	0x00000000 ;?ICS_ucUSART1RXBuffer+1616
0x6828	0x00000000 ;?ICS_ucUSART1RXBuffer+1620
0x682C	0x00000000 ;?ICS_ucUSART1RXBuffer+1624
0x6830	0x00000000 ;?ICS_ucUSART1RXBuffer+1628
0x6834	0x00000000 ;?ICS_ucUSART1RXBuffer+1632
0x6838	0x00000000 ;?ICS_ucUSART1RXBuffer+1636
0x683C	0x00000000 ;?ICS_ucUSART1RXBuffer+1640
0x6840	0x00000000 ;?ICS_ucUSART1RXBuffer+1644
0x6844	0x00000000 ;?ICS_ucUSART1RXBuffer+1648
0x6848	0x00000000 ;?ICS_ucUSART1RXBuffer+1652
0x684C	0x00000000 ;?ICS_ucUSART1RXBuffer+1656
0x6850	0x00000000 ;?ICS_ucUSART1RXBuffer+1660
0x6854	0x00000000 ;?ICS_ucUSART1RXBuffer+1664
0x6858	0x00000000 ;?ICS_ucUSART1RXBuffer+1668
0x685C	0x00000000 ;?ICS_ucUSART1RXBuffer+1672
0x6860	0x00000000 ;?ICS_ucUSART1RXBuffer+1676
0x6864	0x00000000 ;?ICS_ucUSART1RXBuffer+1680
0x6868	0x00000000 ;?ICS_ucUSART1RXBuffer+1684
0x686C	0x00000000 ;?ICS_ucUSART1RXBuffer+1688
0x6870	0x00000000 ;?ICS_ucUSART1RXBuffer+1692
0x6874	0x00000000 ;?ICS_ucUSART1RXBuffer+1696
0x6878	0x00000000 ;?ICS_ucUSART1RXBuffer+1700
0x687C	0x00000000 ;?ICS_ucUSART1RXBuffer+1704
0x6880	0x00000000 ;?ICS_ucUSART1RXBuffer+1708
0x6884	0x00000000 ;?ICS_ucUSART1RXBuffer+1712
0x6888	0x00000000 ;?ICS_ucUSART1RXBuffer+1716
0x688C	0x00000000 ;?ICS_ucUSART1RXBuffer+1720
0x6890	0x00000000 ;?ICS_ucUSART1RXBuffer+1724
0x6894	0x00000000 ;?ICS_ucUSART1RXBuffer+1728
0x6898	0x00000000 ;?ICS_ucUSART1RXBuffer+1732
0x689C	0x00000000 ;?ICS_ucUSART1RXBuffer+1736
0x68A0	0x00000000 ;?ICS_ucUSART1RXBuffer+1740
0x68A4	0x00000000 ;?ICS_ucUSART1RXBuffer+1744
0x68A8	0x00000000 ;?ICS_ucUSART1RXBuffer+1748
0x68AC	0x00000000 ;?ICS_ucUSART1RXBuffer+1752
0x68B0	0x00000000 ;?ICS_ucUSART1RXBuffer+1756
0x68B4	0x00000000 ;?ICS_ucUSART1RXBuffer+1760
0x68B8	0x00000000 ;?ICS_ucUSART1RXBuffer+1764
0x68BC	0x00000000 ;?ICS_ucUSART1RXBuffer+1768
0x68C0	0x00000000 ;?ICS_ucUSART1RXBuffer+1772
0x68C4	0x00000000 ;?ICS_ucUSART1RXBuffer+1776
0x68C8	0x00000000 ;?ICS_ucUSART1RXBuffer+1780
0x68CC	0x00000000 ;?ICS_ucUSART1RXBuffer+1784
0x68D0	0x00000000 ;?ICS_ucUSART1RXBuffer+1788
0x68D4	0x00000000 ;?ICS_ucUSART1RXBuffer+1792
0x68D8	0x00000000 ;?ICS_ucUSART1RXBuffer+1796
0x68DC	0x00000000 ;?ICS_ucUSART1RXBuffer+1800
0x68E0	0x00000000 ;?ICS_ucUSART1RXBuffer+1804
0x68E4	0x00000000 ;?ICS_ucUSART1RXBuffer+1808
0x68E8	0x00000000 ;?ICS_ucUSART1RXBuffer+1812
0x68EC	0x00000000 ;?ICS_ucUSART1RXBuffer+1816
0x68F0	0x00000000 ;?ICS_ucUSART1RXBuffer+1820
0x68F4	0x00000000 ;?ICS_ucUSART1RXBuffer+1824
0x68F8	0x00000000 ;?ICS_ucUSART1RXBuffer+1828
0x68FC	0x00000000 ;?ICS_ucUSART1RXBuffer+1832
0x6900	0x00000000 ;?ICS_ucUSART1RXBuffer+1836
0x6904	0x00000000 ;?ICS_ucUSART1RXBuffer+1840
0x6908	0x00000000 ;?ICS_ucUSART1RXBuffer+1844
0x690C	0x00000000 ;?ICS_ucUSART1RXBuffer+1848
0x6910	0x00000000 ;?ICS_ucUSART1RXBuffer+1852
0x6914	0x00000000 ;?ICS_ucUSART1RXBuffer+1856
0x6918	0x00000000 ;?ICS_ucUSART1RXBuffer+1860
0x691C	0x00000000 ;?ICS_ucUSART1RXBuffer+1864
0x6920	0x00000000 ;?ICS_ucUSART1RXBuffer+1868
0x6924	0x00000000 ;?ICS_ucUSART1RXBuffer+1872
0x6928	0x00000000 ;?ICS_ucUSART1RXBuffer+1876
0x692C	0x00000000 ;?ICS_ucUSART1RXBuffer+1880
0x6930	0x00000000 ;?ICS_ucUSART1RXBuffer+1884
0x6934	0x00000000 ;?ICS_ucUSART1RXBuffer+1888
0x6938	0x00000000 ;?ICS_ucUSART1RXBuffer+1892
0x693C	0x00000000 ;?ICS_ucUSART1RXBuffer+1896
0x6940	0x00000000 ;?ICS_ucUSART1RXBuffer+1900
0x6944	0x00000000 ;?ICS_ucUSART1RXBuffer+1904
0x6948	0x00000000 ;?ICS_ucUSART1RXBuffer+1908
0x694C	0x00000000 ;?ICS_ucUSART1RXBuffer+1912
0x6950	0x00000000 ;?ICS_ucUSART1RXBuffer+1916
0x6954	0x00000000 ;?ICS_ucUSART1RXBuffer+1920
0x6958	0x00000000 ;?ICS_ucUSART1RXBuffer+1924
0x695C	0x00000000 ;?ICS_ucUSART1RXBuffer+1928
0x6960	0x00000000 ;?ICS_ucUSART1RXBuffer+1932
0x6964	0x00000000 ;?ICS_ucUSART1RXBuffer+1936
0x6968	0x00000000 ;?ICS_ucUSART1RXBuffer+1940
0x696C	0x00000000 ;?ICS_ucUSART1RXBuffer+1944
0x6970	0x00000000 ;?ICS_ucUSART1RXBuffer+1948
0x6974	0x00000000 ;?ICS_ucUSART1RXBuffer+1952
0x6978	0x00000000 ;?ICS_ucUSART1RXBuffer+1956
0x697C	0x00000000 ;?ICS_ucUSART1RXBuffer+1960
0x6980	0x00000000 ;?ICS_ucUSART1RXBuffer+1964
0x6984	0x00000000 ;?ICS_ucUSART1RXBuffer+1968
0x6988	0x00000000 ;?ICS_ucUSART1RXBuffer+1972
0x698C	0x00000000 ;?ICS_ucUSART1RXBuffer+1976
0x6990	0x00000000 ;?ICS_ucUSART1RXBuffer+1980
0x6994	0x00000000 ;?ICS_ucUSART1RXBuffer+1984
0x6998	0x00000000 ;?ICS_ucUSART1RXBuffer+1988
0x699C	0x00000000 ;?ICS_ucUSART1RXBuffer+1992
0x69A0	0x00000000 ;?ICS_ucUSART1RXBuffer+1996
0x69A4	0x00000000 ;?ICS_ucUSART1RXBuffer+2000
0x69A8	0x00000000 ;?ICS_ucUSART1RXBuffer+2004
0x69AC	0x00000000 ;?ICS_ucUSART1RXBuffer+2008
0x69B0	0x00000000 ;?ICS_ucUSART1RXBuffer+2012
0x69B4	0x00000000 ;?ICS_ucUSART1RXBuffer+2016
0x69B8	0x00000000 ;?ICS_ucUSART1RXBuffer+2020
0x69BC	0x00000000 ;?ICS_ucUSART1RXBuffer+2024
0x69C0	0x00000000 ;?ICS_ucUSART1RXBuffer+2028
0x69C4	0x00000000 ;?ICS_ucUSART1RXBuffer+2032
0x69C8	0x00000000 ;?ICS_ucUSART1RXBuffer+2036
0x69CC	0x00000000 ;?ICS_ucUSART1RXBuffer+2040
0x69D0	0x00000000 ;?ICS_ucUSART1RXBuffer+2044
0x69D4	0x00000000 ;?ICS_ucUSART1RXBuffer+2048
0x69D8	0x00000000 ;?ICS_ucUSART1RXBuffer+2052
0x69DC	0x00000000 ;?ICS_ucUSART1RXBuffer+2056
0x69E0	0x00000000 ;?ICS_ucUSART1RXBuffer+2060
0x69E4	0x00000000 ;?ICS_ucUSART1RXBuffer+2064
0x69E8	0x00000000 ;?ICS_ucUSART1RXBuffer+2068
0x69EC	0x00000000 ;?ICS_ucUSART1RXBuffer+2072
0x69F0	0x00000000 ;?ICS_ucUSART1RXBuffer+2076
0x69F4	0x00000000 ;?ICS_ucUSART1RXBuffer+2080
0x69F8	0x00000000 ;?ICS_ucUSART1RXBuffer+2084
0x69FC	0x00000000 ;?ICS_ucUSART1RXBuffer+2088
0x6A00	0x00000000 ;?ICS_ucUSART1RXBuffer+2092
0x6A04	0x00000000 ;?ICS_ucUSART1RXBuffer+2096
0x6A08	0x00000000 ;?ICS_ucUSART1RXBuffer+2100
0x6A0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2104
0x6A10	0x00000000 ;?ICS_ucUSART1RXBuffer+2108
0x6A14	0x00000000 ;?ICS_ucUSART1RXBuffer+2112
0x6A18	0x00000000 ;?ICS_ucUSART1RXBuffer+2116
0x6A1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2120
0x6A20	0x00000000 ;?ICS_ucUSART1RXBuffer+2124
0x6A24	0x00000000 ;?ICS_ucUSART1RXBuffer+2128
0x6A28	0x00000000 ;?ICS_ucUSART1RXBuffer+2132
0x6A2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2136
0x6A30	0x00000000 ;?ICS_ucUSART1RXBuffer+2140
0x6A34	0x00000000 ;?ICS_ucUSART1RXBuffer+2144
0x6A38	0x00000000 ;?ICS_ucUSART1RXBuffer+2148
0x6A3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2152
0x6A40	0x00000000 ;?ICS_ucUSART1RXBuffer+2156
0x6A44	0x00000000 ;?ICS_ucUSART1RXBuffer+2160
0x6A48	0x00000000 ;?ICS_ucUSART1RXBuffer+2164
0x6A4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2168
0x6A50	0x00000000 ;?ICS_ucUSART1RXBuffer+2172
0x6A54	0x00000000 ;?ICS_ucUSART1RXBuffer+2176
0x6A58	0x00000000 ;?ICS_ucUSART1RXBuffer+2180
0x6A5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2184
0x6A60	0x00000000 ;?ICS_ucUSART1RXBuffer+2188
0x6A64	0x00000000 ;?ICS_ucUSART1RXBuffer+2192
0x6A68	0x00000000 ;?ICS_ucUSART1RXBuffer+2196
0x6A6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2200
0x6A70	0x00000000 ;?ICS_ucUSART1RXBuffer+2204
0x6A74	0x00000000 ;?ICS_ucUSART1RXBuffer+2208
0x6A78	0x00000000 ;?ICS_ucUSART1RXBuffer+2212
0x6A7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2216
0x6A80	0x00000000 ;?ICS_ucUSART1RXBuffer+2220
0x6A84	0x00000000 ;?ICS_ucUSART1RXBuffer+2224
0x6A88	0x00000000 ;?ICS_ucUSART1RXBuffer+2228
0x6A8C	0x00000000 ;?ICS_ucUSART1RXBuffer+2232
0x6A90	0x00000000 ;?ICS_ucUSART1RXBuffer+2236
0x6A94	0x00000000 ;?ICS_ucUSART1RXBuffer+2240
0x6A98	0x00000000 ;?ICS_ucUSART1RXBuffer+2244
0x6A9C	0x00000000 ;?ICS_ucUSART1RXBuffer+2248
0x6AA0	0x00000000 ;?ICS_ucUSART1RXBuffer+2252
0x6AA4	0x00000000 ;?ICS_ucUSART1RXBuffer+2256
0x6AA8	0x00000000 ;?ICS_ucUSART1RXBuffer+2260
0x6AAC	0x00000000 ;?ICS_ucUSART1RXBuffer+2264
0x6AB0	0x00000000 ;?ICS_ucUSART1RXBuffer+2268
0x6AB4	0x00000000 ;?ICS_ucUSART1RXBuffer+2272
0x6AB8	0x00000000 ;?ICS_ucUSART1RXBuffer+2276
0x6ABC	0x00000000 ;?ICS_ucUSART1RXBuffer+2280
0x6AC0	0x00000000 ;?ICS_ucUSART1RXBuffer+2284
0x6AC4	0x00000000 ;?ICS_ucUSART1RXBuffer+2288
0x6AC8	0x00000000 ;?ICS_ucUSART1RXBuffer+2292
0x6ACC	0x00000000 ;?ICS_ucUSART1RXBuffer+2296
0x6AD0	0x00000000 ;?ICS_ucUSART1RXBuffer+2300
0x6AD4	0x00000000 ;?ICS_ucUSART1RXBuffer+2304
0x6AD8	0x00000000 ;?ICS_ucUSART1RXBuffer+2308
0x6ADC	0x00000000 ;?ICS_ucUSART1RXBuffer+2312
0x6AE0	0x00000000 ;?ICS_ucUSART1RXBuffer+2316
0x6AE4	0x00000000 ;?ICS_ucUSART1RXBuffer+2320
0x6AE8	0x00000000 ;?ICS_ucUSART1RXBuffer+2324
0x6AEC	0x00000000 ;?ICS_ucUSART1RXBuffer+2328
0x6AF0	0x00000000 ;?ICS_ucUSART1RXBuffer+2332
0x6AF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2336
0x6AF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2340
0x6AFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2344
0x6B00	0x00000000 ;?ICS_ucUSART1RXBuffer+2348
0x6B04	0x00000000 ;?ICS_ucUSART1RXBuffer+2352
0x6B08	0x00000000 ;?ICS_ucUSART1RXBuffer+2356
0x6B0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2360
0x6B10	0x00000000 ;?ICS_ucUSART1RXBuffer+2364
0x6B14	0x00000000 ;?ICS_ucUSART1RXBuffer+2368
0x6B18	0x00000000 ;?ICS_ucUSART1RXBuffer+2372
0x6B1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2376
0x6B20	0x00000000 ;?ICS_ucUSART1RXBuffer+2380
0x6B24	0x00000000 ;?ICS_ucUSART1RXBuffer+2384
0x6B28	0x00000000 ;?ICS_ucUSART1RXBuffer+2388
0x6B2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2392
0x6B30	0x00000000 ;?ICS_ucUSART1RXBuffer+2396
0x6B34	0x00000000 ;?ICS_ucUSART1RXBuffer+2400
0x6B38	0x00000000 ;?ICS_ucUSART1RXBuffer+2404
0x6B3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2408
0x6B40	0x00000000 ;?ICS_ucUSART1RXBuffer+2412
0x6B44	0x00000000 ;?ICS_ucUSART1RXBuffer+2416
0x6B48	0x00000000 ;?ICS_ucUSART1RXBuffer+2420
0x6B4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2424
0x6B50	0x00000000 ;?ICS_ucUSART1RXBuffer+2428
0x6B54	0x00000000 ;?ICS_ucUSART1RXBuffer+2432
0x6B58	0x00000000 ;?ICS_ucUSART1RXBuffer+2436
0x6B5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2440
0x6B60	0x00000000 ;?ICS_ucUSART1RXBuffer+2444
0x6B64	0x00000000 ;?ICS_ucUSART1RXBuffer+2448
0x6B68	0x00000000 ;?ICS_ucUSART1RXBuffer+2452
0x6B6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2456
0x6B70	0x00000000 ;?ICS_ucUSART1RXBuffer+2460
0x6B74	0x00000000 ;?ICS_ucUSART1RXBuffer+2464
0x6B78	0x00000000 ;?ICS_ucUSART1RXBuffer+2468
0x6B7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2472
0x6B80	0x00000000 ;?ICS_ucUSART1RXBuffer+2476
0x6B84	0x00000000 ;?ICS_ucUSART1RXBuffer+2480
0x6B88	0x00000000 ;?ICS_ucUSART1RXBuffer+2484
0x6B8C	0x00000000 ;?ICS_ucUSART1RXBuffer+2488
0x6B90	0x00000000 ;?ICS_ucUSART1RXBuffer+2492
0x6B94	0x00000000 ;?ICS_ucUSART1RXBuffer+2496
0x6B98	0x00000000 ;?ICS_ucUSART1RXBuffer+2500
0x6B9C	0x00000000 ;?ICS_ucUSART1RXBuffer+2504
0x6BA0	0x00000000 ;?ICS_ucUSART1RXBuffer+2508
0x6BA4	0x00000000 ;?ICS_ucUSART1RXBuffer+2512
0x6BA8	0x00000000 ;?ICS_ucUSART1RXBuffer+2516
0x6BAC	0x00000000 ;?ICS_ucUSART1RXBuffer+2520
0x6BB0	0x00000000 ;?ICS_ucUSART1RXBuffer+2524
0x6BB4	0x00000000 ;?ICS_ucUSART1RXBuffer+2528
0x6BB8	0x00000000 ;?ICS_ucUSART1RXBuffer+2532
0x6BBC	0x00000000 ;?ICS_ucUSART1RXBuffer+2536
0x6BC0	0x00000000 ;?ICS_ucUSART1RXBuffer+2540
0x6BC4	0x00000000 ;?ICS_ucUSART1RXBuffer+2544
0x6BC8	0x00000000 ;?ICS_ucUSART1RXBuffer+2548
0x6BCC	0x00000000 ;?ICS_ucUSART1RXBuffer+2552
0x6BD0	0x00000000 ;?ICS_ucUSART1RXBuffer+2556
0x6BD4	0x00000000 ;?ICS_ucUSART1RXBuffer+2560
0x6BD8	0x00000000 ;?ICS_ucUSART1RXBuffer+2564
0x6BDC	0x00000000 ;?ICS_ucUSART1RXBuffer+2568
0x6BE0	0x00000000 ;?ICS_ucUSART1RXBuffer+2572
0x6BE4	0x00000000 ;?ICS_ucUSART1RXBuffer+2576
0x6BE8	0x00000000 ;?ICS_ucUSART1RXBuffer+2580
0x6BEC	0x00000000 ;?ICS_ucUSART1RXBuffer+2584
0x6BF0	0x00000000 ;?ICS_ucUSART1RXBuffer+2588
0x6BF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2592
0x6BF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2596
0x6BFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2600
0x6C00	0x00000000 ;?ICS_ucUSART1RXBuffer+2604
0x6C04	0x00000000 ;?ICS_ucUSART1RXBuffer+2608
0x6C08	0x00000000 ;?ICS_ucUSART1RXBuffer+2612
0x6C0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2616
0x6C10	0x00000000 ;?ICS_ucUSART1RXBuffer+2620
0x6C14	0x00000000 ;?ICS_ucUSART1RXBuffer+2624
0x6C18	0x00000000 ;?ICS_ucUSART1RXBuffer+2628
0x6C1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2632
0x6C20	0x00000000 ;?ICS_ucUSART1RXBuffer+2636
0x6C24	0x00000000 ;?ICS_ucUSART1RXBuffer+2640
0x6C28	0x00000000 ;?ICS_ucUSART1RXBuffer+2644
0x6C2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2648
0x6C30	0x00000000 ;?ICS_ucUSART1RXBuffer+2652
0x6C34	0x00000000 ;?ICS_ucUSART1RXBuffer+2656
0x6C38	0x00000000 ;?ICS_ucUSART1RXBuffer+2660
0x6C3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2664
0x6C40	0x00000000 ;?ICS_ucUSART1RXBuffer+2668
0x6C44	0x00000000 ;?ICS_ucUSART1RXBuffer+2672
0x6C48	0x00000000 ;?ICS_ucUSART1RXBuffer+2676
0x6C4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2680
0x6C50	0x00000000 ;?ICS_ucUSART1RXBuffer+2684
0x6C54	0x00000000 ;?ICS_ucUSART1RXBuffer+2688
0x6C58	0x00000000 ;?ICS_ucUSART1RXBuffer+2692
0x6C5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2696
0x6C60	0x00000000 ;?ICS_ucUSART1RXBuffer+2700
0x6C64	0x00000000 ;?ICS_ucUSART1RXBuffer+2704
0x6C68	0x00000000 ;?ICS_ucUSART1RXBuffer+2708
0x6C6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2712
0x6C70	0x00000000 ;?ICS_ucUSART1RXBuffer+2716
0x6C74	0x00000000 ;?ICS_ucUSART1RXBuffer+2720
0x6C78	0x00000000 ;?ICS_ucUSART1RXBuffer+2724
0x6C7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2728
0x6C80	0x00000000 ;?ICS_ucUSART1RXBuffer+2732
0x6C84	0x00000000 ;?ICS_ucUSART1RXBuffer+2736
0x6C88	0x00000000 ;?ICS_ucUSART1RXBuffer+2740
0x6C8C	0x00000000 ;?ICS_ucUSART1RXBuffer+2744
0x6C90	0x00000000 ;?ICS_ucUSART1RXBuffer+2748
0x6C94	0x00000000 ;?ICS_ucUSART1RXBuffer+2752
0x6C98	0x00000000 ;?ICS_ucUSART1RXBuffer+2756
0x6C9C	0x00000000 ;?ICS_ucUSART1RXBuffer+2760
0x6CA0	0x00000000 ;?ICS_ucUSART1RXBuffer+2764
0x6CA4	0x00000000 ;?ICS_ucUSART1RXBuffer+2768
0x6CA8	0x00000000 ;?ICS_ucUSART1RXBuffer+2772
0x6CAC	0x00000000 ;?ICS_ucUSART1RXBuffer+2776
0x6CB0	0x00000000 ;?ICS_ucUSART1RXBuffer+2780
0x6CB4	0x00000000 ;?ICS_ucUSART1RXBuffer+2784
0x6CB8	0x00000000 ;?ICS_ucUSART1RXBuffer+2788
0x6CBC	0x00000000 ;?ICS_ucUSART1RXBuffer+2792
0x6CC0	0x00000000 ;?ICS_ucUSART1RXBuffer+2796
0x6CC4	0x00000000 ;?ICS_ucUSART1RXBuffer+2800
0x6CC8	0x00000000 ;?ICS_ucUSART1RXBuffer+2804
0x6CCC	0x00000000 ;?ICS_ucUSART1RXBuffer+2808
0x6CD0	0x00000000 ;?ICS_ucUSART1RXBuffer+2812
0x6CD4	0x00000000 ;?ICS_ucUSART1RXBuffer+2816
0x6CD8	0x00000000 ;?ICS_ucUSART1RXBuffer+2820
0x6CDC	0x00000000 ;?ICS_ucUSART1RXBuffer+2824
0x6CE0	0x00000000 ;?ICS_ucUSART1RXBuffer+2828
0x6CE4	0x00000000 ;?ICS_ucUSART1RXBuffer+2832
0x6CE8	0x00000000 ;?ICS_ucUSART1RXBuffer+2836
0x6CEC	0x00000000 ;?ICS_ucUSART1RXBuffer+2840
0x6CF0	0x00000000 ;?ICS_ucUSART1RXBuffer+2844
0x6CF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2848
0x6CF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2852
0x6CFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2856
0x6D00	0x00000000 ;?ICS_ucUSART1RXBuffer+2860
0x6D04	0x00000000 ;?ICS_ucUSART1RXBuffer+2864
0x6D08	0x00000000 ;?ICS_ucUSART1RXBuffer+2868
0x6D0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2872
0x6D10	0x00000000 ;?ICS_ucUSART1RXBuffer+2876
0x6D14	0x00000000 ;?ICS_ucUSART1RXBuffer+2880
0x6D18	0x00000000 ;?ICS_ucUSART1RXBuffer+2884
0x6D1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2888
0x6D20	0x00000000 ;?ICS_ucUSART1RXBuffer+2892
0x6D24	0x00000000 ;?ICS_ucUSART1RXBuffer+2896
0x6D28	0x00000000 ;?ICS_ucUSART1RXBuffer+2900
0x6D2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2904
0x6D30	0x00000000 ;?ICS_ucUSART1RXBuffer+2908
0x6D34	0x00000000 ;?ICS_ucUSART1RXBuffer+2912
0x6D38	0x00000000 ;?ICS_ucUSART1RXBuffer+2916
0x6D3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2920
0x6D40	0x00000000 ;?ICS_ucUSART1RXBuffer+2924
0x6D44	0x00000000 ;?ICS_ucUSART1RXBuffer+2928
0x6D48	0x00000000 ;?ICS_ucUSART1RXBuffer+2932
0x6D4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2936
0x6D50	0x00000000 ;?ICS_ucUSART1RXBuffer+2940
0x6D54	0x00000000 ;?ICS_ucUSART1RXBuffer+2944
0x6D58	0x00000000 ;?ICS_ucUSART1RXBuffer+2948
0x6D5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2952
0x6D60	0x00000000 ;?ICS_ucUSART1RXBuffer+2956
0x6D64	0x00000000 ;?ICS_ucUSART1RXBuffer+2960
0x6D68	0x00000000 ;?ICS_ucUSART1RXBuffer+2964
0x6D6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2968
0x6D70	0x00000000 ;?ICS_ucUSART1RXBuffer+2972
0x6D74	0x00000000 ;?ICS_ucUSART1RXBuffer+2976
0x6D78	0x00000000 ;?ICS_ucUSART1RXBuffer+2980
0x6D7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2984
0x6D80	0x00000000 ;?ICS_ucUSART1RXBuffer+2988
0x6D84	0x00000000 ;?ICS_ucUSART1RXBuffer+2992
0x6D88	0x00000000 ;?ICS_ucUSART1RXBuffer+2996
0x6D8C	0x00000000 ;?ICS_ucUSART1RXBuffer+3000
0x6D90	0x00000000 ;?ICS_ucUSART1RXBuffer+3004
0x6D94	0x00000000 ;?ICS_ucUSART1RXBuffer+3008
0x6D98	0x00000000 ;?ICS_ucUSART1RXBuffer+3012
0x6D9C	0x00000000 ;?ICS_ucUSART1RXBuffer+3016
0x6DA0	0x00000000 ;?ICS_ucUSART1RXBuffer+3020
0x6DA4	0x00000000 ;?ICS_ucUSART1RXBuffer+3024
0x6DA8	0x00000000 ;?ICS_ucUSART1RXBuffer+3028
0x6DAC	0x00000000 ;?ICS_ucUSART1RXBuffer+3032
0x6DB0	0x00000000 ;?ICS_ucUSART1RXBuffer+3036
0x6DB4	0x00000000 ;?ICS_ucUSART1RXBuffer+3040
0x6DB8	0x00000000 ;?ICS_ucUSART1RXBuffer+3044
0x6DBC	0x00000000 ;?ICS_ucUSART1RXBuffer+3048
0x6DC0	0x00000000 ;?ICS_ucUSART1RXBuffer+3052
0x6DC4	0x00000000 ;?ICS_ucUSART1RXBuffer+3056
0x6DC8	0x00000000 ;?ICS_ucUSART1RXBuffer+3060
0x6DCC	0x00000000 ;?ICS_ucUSART1RXBuffer+3064
0x6DD0	0x00000000 ;?ICS_ucUSART1RXBuffer+3068
0x6DD4	0x00000000 ;?ICS_ucUSART1RXBuffer+3072
0x6DD8	0x00000000 ;?ICS_ucUSART1RXBuffer+3076
0x6DDC	0x00000000 ;?ICS_ucUSART1RXBuffer+3080
0x6DE0	0x00000000 ;?ICS_ucUSART1RXBuffer+3084
0x6DE4	0x00000000 ;?ICS_ucUSART1RXBuffer+3088
0x6DE8	0x00000000 ;?ICS_ucUSART1RXBuffer+3092
0x6DEC	0x00000000 ;?ICS_ucUSART1RXBuffer+3096
0x6DF0	0x00000000 ;?ICS_ucUSART1RXBuffer+3100
0x6DF4	0x00000000 ;?ICS_ucUSART1RXBuffer+3104
0x6DF8	0x00000000 ;?ICS_ucUSART1RXBuffer+3108
0x6DFC	0x00000000 ;?ICS_ucUSART1RXBuffer+3112
0x6E00	0x00000000 ;?ICS_ucUSART1RXBuffer+3116
0x6E04	0x00000000 ;?ICS_ucUSART1RXBuffer+3120
0x6E08	0x00000000 ;?ICS_ucUSART1RXBuffer+3124
0x6E0C	0x00000000 ;?ICS_ucUSART1RXBuffer+3128
0x6E10	0x00000000 ;?ICS_ucUSART1RXBuffer+3132
0x6E14	0x00000000 ;?ICS_ucUSART1RXBuffer+3136
0x6E18	0x00000000 ;?ICS_ucUSART1RXBuffer+3140
0x6E1C	0x00000000 ;?ICS_ucUSART1RXBuffer+3144
0x6E20	0x00000000 ;?ICS_ucUSART1RXBuffer+3148
0x6E24	0x00000000 ;?ICS_ucUSART1RXBuffer+3152
0x6E28	0x00000000 ;?ICS_ucUSART1RXBuffer+3156
0x6E2C	0x00000000 ;?ICS_ucUSART1RXBuffer+3160
0x6E30	0x00000000 ;?ICS_ucUSART1RXBuffer+3164
0x6E34	0x00000000 ;?ICS_ucUSART1RXBuffer+3168
0x6E38	0x00000000 ;?ICS_ucUSART1RXBuffer+3172
0x6E3C	0x00000000 ;?ICS_ucUSART1RXBuffer+3176
0x6E40	0x00000000 ;?ICS_ucUSART1RXBuffer+3180
0x6E44	0x00000000 ;?ICS_ucUSART1RXBuffer+3184
0x6E48	0x00000000 ;?ICS_ucUSART1RXBuffer+3188
0x6E4C	0x00000000 ;?ICS_ucUSART1RXBuffer+3192
0x6E50	0x00000000 ;?ICS_ucUSART1RXBuffer+3196
0x6E54	0x00000000 ;?ICS_ucUSART1RXBuffer+3200
0x6E58	0x00000000 ;?ICS_ucUSART1RXBuffer+3204
0x6E5C	0x00000000 ;?ICS_ucUSART1RXBuffer+3208
0x6E60	0x00000000 ;?ICS_ucUSART1RXBuffer+3212
0x6E64	0x00000000 ;?ICS_ucUSART1RXBuffer+3216
0x6E68	0x00000000 ;?ICS_ucUSART1RXBuffer+3220
0x6E6C	0x00000000 ;?ICS_ucUSART1RXBuffer+3224
0x6E70	0x00000000 ;?ICS_ucUSART1RXBuffer+3228
0x6E74	0x00000000 ;?ICS_ucUSART1RXBuffer+3232
0x6E78	0x00000000 ;?ICS_ucUSART1RXBuffer+3236
0x6E7C	0x00000000 ;?ICS_ucUSART1RXBuffer+3240
0x6E80	0x00000000 ;?ICS_ucUSART1RXBuffer+3244
0x6E84	0x00000000 ;?ICS_ucUSART1RXBuffer+3248
0x6E88	0x00000000 ;?ICS_ucUSART1RXBuffer+3252
0x6E8C	0x00000000 ;?ICS_ucUSART1RXBuffer+3256
0x6E90	0x00000000 ;?ICS_ucUSART1RXBuffer+3260
0x6E94	0x00000000 ;?ICS_ucUSART1RXBuffer+3264
0x6E98	0x00000000 ;?ICS_ucUSART1RXBuffer+3268
0x6E9C	0x00000000 ;?ICS_ucUSART1RXBuffer+3272
0x6EA0	0x00000000 ;?ICS_ucUSART1RXBuffer+3276
0x6EA4	0x00000000 ;?ICS_ucUSART1RXBuffer+3280
0x6EA8	0x00000000 ;?ICS_ucUSART1RXBuffer+3284
0x6EAC	0x00000000 ;?ICS_ucUSART1RXBuffer+3288
0x6EB0	0x00000000 ;?ICS_ucUSART1RXBuffer+3292
0x6EB4	0x00000000 ;?ICS_ucUSART1RXBuffer+3296
0x6EB8	0x00000000 ;?ICS_ucUSART1RXBuffer+3300
0x6EBC	0x00000000 ;?ICS_ucUSART1RXBuffer+3304
0x6EC0	0x00000000 ;?ICS_ucUSART1RXBuffer+3308
0x6EC4	0x00000000 ;?ICS_ucUSART1RXBuffer+3312
0x6EC8	0x00000000 ;?ICS_ucUSART1RXBuffer+3316
0x6ECC	0x00000000 ;?ICS_ucUSART1RXBuffer+3320
0x6ED0	0x00000000 ;?ICS_ucUSART1RXBuffer+3324
0x6ED4	0x00000000 ;?ICS_ucUSART1RXBuffer+3328
0x6ED8	0x00000000 ;?ICS_ucUSART1RXBuffer+3332
0x6EDC	0x00000000 ;?ICS_ucUSART1RXBuffer+3336
0x6EE0	0x00000000 ;?ICS_ucUSART1RXBuffer+3340
0x6EE4	0x00000000 ;?ICS_ucUSART1RXBuffer+3344
0x6EE8	0x00000000 ;?ICS_ucUSART1RXBuffer+3348
0x6EEC	0x00000000 ;?ICS_ucUSART1RXBuffer+3352
0x6EF0	0x00000000 ;?ICS_ucUSART1RXBuffer+3356
0x6EF4	0x00000000 ;?ICS_ucUSART1RXBuffer+3360
0x6EF8	0x00000000 ;?ICS_ucUSART1RXBuffer+3364
0x6EFC	0x00000000 ;?ICS_ucUSART1RXBuffer+3368
0x6F00	0x00000000 ;?ICS_ucUSART1RXBuffer+3372
0x6F04	0x00000000 ;?ICS_ucUSART1RXBuffer+3376
0x6F08	0x00000000 ;?ICS_ucUSART1RXBuffer+3380
0x6F0C	0x00000000 ;?ICS_ucUSART1RXBuffer+3384
0x6F10	0x00000000 ;?ICS_ucUSART1RXBuffer+3388
0x6F14	0x00000000 ;?ICS_ucUSART1RXBuffer+3392
0x6F18	0x00000000 ;?ICS_ucUSART1RXBuffer+3396
0x6F1C	0x00000000 ;?ICS_ucUSART1RXBuffer+3400
0x6F20	0x00000000 ;?ICS_ucUSART1RXBuffer+3404
0x6F24	0x00000000 ;?ICS_ucUSART1RXBuffer+3408
0x6F28	0x00000000 ;?ICS_ucUSART1RXBuffer+3412
0x6F2C	0x00000000 ;?ICS_ucUSART1RXBuffer+3416
0x6F30	0x00000000 ;?ICS_ucUSART1RXBuffer+3420
0x6F34	0x00000000 ;?ICS_ucUSART1RXBuffer+3424
0x6F38	0x00000000 ;?ICS_ucUSART1RXBuffer+3428
0x6F3C	0x00000000 ;?ICS_ucUSART1RXBuffer+3432
0x6F40	0x00000000 ;?ICS_ucUSART1RXBuffer+3436
0x6F44	0x00000000 ;?ICS_ucUSART1RXBuffer+3440
0x6F48	0x00000000 ;?ICS_ucUSART1RXBuffer+3444
0x6F4C	0x00000000 ;?ICS_ucUSART1RXBuffer+3448
0x6F50	0x00000000 ;?ICS_ucUSART1RXBuffer+3452
0x6F54	0x00000000 ;?ICS_ucUSART1RXBuffer+3456
0x6F58	0x00000000 ;?ICS_ucUSART1RXBuffer+3460
0x6F5C	0x00000000 ;?ICS_ucUSART1RXBuffer+3464
0x6F60	0x00000000 ;?ICS_ucUSART1RXBuffer+3468
0x6F64	0x00000000 ;?ICS_ucUSART1RXBuffer+3472
0x6F68	0x00000000 ;?ICS_ucUSART1RXBuffer+3476
0x6F6C	0x00000000 ;?ICS_ucUSART1RXBuffer+3480
0x6F70	0x00000000 ;?ICS_ucUSART1RXBuffer+3484
0x6F74	0x00000000 ;?ICS_ucUSART1RXBuffer+3488
0x6F78	0x00000000 ;?ICS_ucUSART1RXBuffer+3492
0x6F7C	0x00000000 ;?ICS_ucUSART1RXBuffer+3496
0x6F80	0x00000000 ;?ICS_ucUSART1RXBuffer+3500
0x6F84	0x00000000 ;?ICS_ucUSART1RXBuffer+3504
0x6F88	0x00000000 ;?ICS_ucUSART1RXBuffer+3508
0x6F8C	0x00000000 ;?ICS_ucUSART1RXBuffer+3512
0x6F90	0x00000000 ;?ICS_ucUSART1RXBuffer+3516
0x6F94	0x00000000 ;?ICS_ucUSART1RXBuffer+3520
0x6F98	0x00000000 ;?ICS_ucUSART1RXBuffer+3524
0x6F9C	0x00000000 ;?ICS_ucUSART1RXBuffer+3528
0x6FA0	0x00000000 ;?ICS_ucUSART1RXBuffer+3532
0x6FA4	0x00000000 ;?ICS_ucUSART1RXBuffer+3536
0x6FA8	0x00000000 ;?ICS_ucUSART1RXBuffer+3540
0x6FAC	0x00000000 ;?ICS_ucUSART1RXBuffer+3544
0x6FB0	0x00000000 ;?ICS_ucUSART1RXBuffer+3548
0x6FB4	0x00000000 ;?ICS_ucUSART1RXBuffer+3552
0x6FB8	0x00000000 ;?ICS_ucUSART1RXBuffer+3556
0x6FBC	0x00000000 ;?ICS_ucUSART1RXBuffer+3560
0x6FC0	0x00000000 ;?ICS_ucUSART1RXBuffer+3564
0x6FC4	0x00000000 ;?ICS_ucUSART1RXBuffer+3568
0x6FC8	0x00000000 ;?ICS_ucUSART1RXBuffer+3572
0x6FCC	0x00000000 ;?ICS_ucUSART1RXBuffer+3576
0x6FD0	0x00000000 ;?ICS_ucUSART1RXBuffer+3580
0x6FD4	0x00000000 ;?ICS_ucUSART1RXBuffer+3584
0x6FD8	0x00000000 ;?ICS_ucUSART1RXBuffer+3588
0x6FDC	0x00000000 ;?ICS_ucUSART1RXBuffer+3592
0x6FE0	0x00000000 ;?ICS_ucUSART1RXBuffer+3596
0x6FE4	0x00000000 ;?ICS_ucUSART1RXBuffer+3600
0x6FE8	0x00000000 ;?ICS_ucUSART1RXBuffer+3604
0x6FEC	0x00000000 ;?ICS_ucUSART1RXBuffer+3608
0x6FF0	0x00000000 ;?ICS_ucUSART1RXBuffer+3612
0x6FF4	0x00000000 ;?ICS_ucUSART1RXBuffer+3616
0x6FF8	0x00000000 ;?ICS_ucUSART1RXBuffer+3620
0x6FFC	0x00000000 ;?ICS_ucUSART1RXBuffer+3624
0x7000	0x00000000 ;?ICS_ucUSART1RXBuffer+3628
0x7004	0x00000000 ;?ICS_ucUSART1RXBuffer+3632
0x7008	0x00000000 ;?ICS_ucUSART1RXBuffer+3636
0x700C	0x00000000 ;?ICS_ucUSART1RXBuffer+3640
0x7010	0x00000000 ;?ICS_ucUSART1RXBuffer+3644
0x7014	0x00000000 ;?ICS_ucUSART1RXBuffer+3648
0x7018	0x00000000 ;?ICS_ucUSART1RXBuffer+3652
0x701C	0x00000000 ;?ICS_ucUSART1RXBuffer+3656
0x7020	0x00000000 ;?ICS_ucUSART1RXBuffer+3660
0x7024	0x00000000 ;?ICS_ucUSART1RXBuffer+3664
0x7028	0x00000000 ;?ICS_ucUSART1RXBuffer+3668
0x702C	0x00000000 ;?ICS_ucUSART1RXBuffer+3672
0x7030	0x00000000 ;?ICS_ucUSART1RXBuffer+3676
0x7034	0x00000000 ;?ICS_ucUSART1RXBuffer+3680
0x7038	0x00000000 ;?ICS_ucUSART1RXBuffer+3684
0x703C	0x00000000 ;?ICS_ucUSART1RXBuffer+3688
0x7040	0x00000000 ;?ICS_ucUSART1RXBuffer+3692
0x7044	0x00000000 ;?ICS_ucUSART1RXBuffer+3696
0x7048	0x00000000 ;?ICS_ucUSART1RXBuffer+3700
0x704C	0x00000000 ;?ICS_ucUSART1RXBuffer+3704
0x7050	0x00000000 ;?ICS_ucUSART1RXBuffer+3708
0x7054	0x00000000 ;?ICS_ucUSART1RXBuffer+3712
0x7058	0x00000000 ;?ICS_ucUSART1RXBuffer+3716
0x705C	0x00000000 ;?ICS_ucUSART1RXBuffer+3720
0x7060	0x00000000 ;?ICS_ucUSART1RXBuffer+3724
0x7064	0x00000000 ;?ICS_ucUSART1RXBuffer+3728
0x7068	0x00000000 ;?ICS_ucUSART1RXBuffer+3732
0x706C	0x00000000 ;?ICS_ucUSART1RXBuffer+3736
0x7070	0x00000000 ;?ICS_ucUSART1RXBuffer+3740
0x7074	0x00000000 ;?ICS_ucUSART1RXBuffer+3744
0x7078	0x00000000 ;?ICS_ucUSART1RXBuffer+3748
0x707C	0x00000000 ;?ICS_ucUSART1RXBuffer+3752
0x7080	0x00000000 ;?ICS_ucUSART1RXBuffer+3756
0x7084	0x00000000 ;?ICS_ucUSART1RXBuffer+3760
0x7088	0x00000000 ;?ICS_ucUSART1RXBuffer+3764
0x708C	0x00000000 ;?ICS_ucUSART1RXBuffer+3768
0x7090	0x00000000 ;?ICS_ucUSART1RXBuffer+3772
0x7094	0x00000000 ;?ICS_ucUSART1RXBuffer+3776
0x7098	0x00000000 ;?ICS_ucUSART1RXBuffer+3780
0x709C	0x00000000 ;?ICS_ucUSART1RXBuffer+3784
0x70A0	0x00000000 ;?ICS_ucUSART1RXBuffer+3788
0x70A4	0x00000000 ;?ICS_ucUSART1RXBuffer+3792
0x70A8	0x00000000 ;?ICS_ucUSART1RXBuffer+3796
0x70AC	0x00000000 ;?ICS_ucUSART1RXBuffer+3800
0x70B0	0x00000000 ;?ICS_ucUSART1RXBuffer+3804
0x70B4	0x00000000 ;?ICS_ucUSART1RXBuffer+3808
0x70B8	0x00000000 ;?ICS_ucUSART1RXBuffer+3812
0x70BC	0x00000000 ;?ICS_ucUSART1RXBuffer+3816
0x70C0	0x00000000 ;?ICS_ucUSART1RXBuffer+3820
0x70C4	0x00000000 ;?ICS_ucUSART1RXBuffer+3824
0x70C8	0x00000000 ;?ICS_ucUSART1RXBuffer+3828
0x70CC	0x00000000 ;?ICS_ucUSART1RXBuffer+3832
0x70D0	0x00000000 ;?ICS_ucUSART1RXBuffer+3836
0x70D4	0x00000000 ;?ICS_ucUSART1RXBuffer+3840
0x70D8	0x00000000 ;?ICS_ucUSART1RXBuffer+3844
0x70DC	0x00000000 ;?ICS_ucUSART1RXBuffer+3848
0x70E0	0x00000000 ;?ICS_ucUSART1RXBuffer+3852
0x70E4	0x00000000 ;?ICS_ucUSART1RXBuffer+3856
0x70E8	0x00000000 ;?ICS_ucUSART1RXBuffer+3860
0x70EC	0x00000000 ;?ICS_ucUSART1RXBuffer+3864
0x70F0	0x00000000 ;?ICS_ucUSART1RXBuffer+3868
0x70F4	0x00000000 ;?ICS_ucUSART1RXBuffer+3872
0x70F8	0x00000000 ;?ICS_ucUSART1RXBuffer+3876
0x70FC	0x00000000 ;?ICS_ucUSART1RXBuffer+3880
0x7100	0x00000000 ;?ICS_ucUSART1RXBuffer+3884
0x7104	0x00000000 ;?ICS_ucUSART1RXBuffer+3888
0x7108	0x00000000 ;?ICS_ucUSART1RXBuffer+3892
0x710C	0x00000000 ;?ICS_ucUSART1RXBuffer+3896
0x7110	0x00000000 ;?ICS_ucUSART1RXBuffer+3900
0x7114	0x00000000 ;?ICS_ucUSART1RXBuffer+3904
0x7118	0x00000000 ;?ICS_ucUSART1RXBuffer+3908
0x711C	0x00000000 ;?ICS_ucUSART1RXBuffer+3912
0x7120	0x00000000 ;?ICS_ucUSART1RXBuffer+3916
0x7124	0x00000000 ;?ICS_ucUSART1RXBuffer+3920
0x7128	0x00000000 ;?ICS_ucUSART1RXBuffer+3924
0x712C	0x00000000 ;?ICS_ucUSART1RXBuffer+3928
0x7130	0x00000000 ;?ICS_ucUSART1RXBuffer+3932
0x7134	0x00000000 ;?ICS_ucUSART1RXBuffer+3936
0x7138	0x00000000 ;?ICS_ucUSART1RXBuffer+3940
0x713C	0x00000000 ;?ICS_ucUSART1RXBuffer+3944
0x7140	0x00000000 ;?ICS_ucUSART1RXBuffer+3948
0x7144	0x00000000 ;?ICS_ucUSART1RXBuffer+3952
0x7148	0x00000000 ;?ICS_ucUSART1RXBuffer+3956
0x714C	0x00000000 ;?ICS_ucUSART1RXBuffer+3960
0x7150	0x00000000 ;?ICS_ucUSART1RXBuffer+3964
0x7154	0x00000000 ;?ICS_ucUSART1RXBuffer+3968
0x7158	0x00000000 ;?ICS_ucUSART1RXBuffer+3972
0x715C	0x00000000 ;?ICS_ucUSART1RXBuffer+3976
0x7160	0x00000000 ;?ICS_ucUSART1RXBuffer+3980
0x7164	0x00000000 ;?ICS_ucUSART1RXBuffer+3984
0x7168	0x00000000 ;?ICS_ucUSART1RXBuffer+3988
0x716C	0x00000000 ;?ICS_ucUSART1RXBuffer+3992
0x7170	0x00000000 ;?ICS_ucUSART1RXBuffer+3996
0x7174	0x00000000 ;?ICS_ucUSART1RXBuffer+4000
0x7178	0x00000000 ;?ICS_ucUSART1RXBuffer+4004
0x717C	0x00000000 ;?ICS_ucUSART1RXBuffer+4008
0x7180	0x00000000 ;?ICS_ucUSART1RXBuffer+4012
0x7184	0x00000000 ;?ICS_ucUSART1RXBuffer+4016
0x7188	0x00000000 ;?ICS_ucUSART1RXBuffer+4020
0x718C	0x00000000 ;?ICS_ucUSART1RXBuffer+4024
0x7190	0x00000000 ;?ICS_ucUSART1RXBuffer+4028
0x7194	0x00000000 ;?ICS_ucUSART1RXBuffer+4032
0x7198	0x00000000 ;?ICS_ucUSART1RXBuffer+4036
0x719C	0x00000000 ;?ICS_ucUSART1RXBuffer+4040
0x71A0	0x00000000 ;?ICS_ucUSART1RXBuffer+4044
0x71A4	0x00000000 ;?ICS_ucUSART1RXBuffer+4048
0x71A8	0x00000000 ;?ICS_ucUSART1RXBuffer+4052
0x71AC	0x00000000 ;?ICS_ucUSART1RXBuffer+4056
0x71B0	0x00000000 ;?ICS_ucUSART1RXBuffer+4060
0x71B4	0x00000000 ;?ICS_ucUSART1RXBuffer+4064
0x71B8	0x00000000 ;?ICS_ucUSART1RXBuffer+4068
0x71BC	0x00000000 ;?ICS_ucUSART1RXBuffer+4072
0x71C0	0x00000000 ;?ICS_ucUSART1RXBuffer+4076
0x71C4	0x00000000 ;?ICS_ucUSART1RXBuffer+4080
0x71C8	0x00000000 ;?ICS_ucUSART1RXBuffer+4084
0x71CC	0x00000000 ;?ICS_ucUSART1RXBuffer+4088
0x71D0	0x00000000 ;?ICS_ucUSART1RXBuffer+4092
; end of ?ICS_ucUSART1RXBuffer
;DriverRF4463PROMain.c,0 :: ?ICS_ulUSART1ByteReceived [4]
0x71D4	0x00000000 ;?ICS_ulUSART1ByteReceived+0
; end of ?ICS_ulUSART1ByteReceived
;DriverRF4463PROMain.c,0 :: ?ICS_fUSART1Buffer [4]
0x71D8	0x00000000 ;?ICS_fUSART1Buffer+0
; end of ?ICS_fUSART1Buffer
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_POWER_SET [10]
0x71DC	0x5F544553 ;?ICS_CMD_RADIO_POWER_SET+0
0x71E0	0x45574F50 ;?ICS_CMD_RADIO_POWER_SET+4
0x71E4	0x0052 ;?ICS_CMD_RADIO_POWER_SET+8
; end of ?ICS_CMD_RADIO_POWER_SET
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_VALUE_ACCEPTED [40]
0x71E6	0x4F43205B ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+0
0x71EA	0x4E414D4D ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+4
0x71EE	0x205D2044 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+8
0x71F2	0x554C4156 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+12
0x71F6	0x43412045 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+16
0x71FA	0x54504543 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+20
0x71FE	0x41204445 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+24
0x7202	0x4120444E ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+28
0x7206	0x494C5050 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+32
0x720A	0x000D4445 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+36
; end of ?ICS_ANS_COMMAND_VALUE_ACCEPTED
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE [32]
0x720E	0x4F43205B ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x7212	0x4E414D4D ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+4
0x7216	0x205D2044 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+8
0x721A	0x554C4156 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+12
0x721E	0x554F2045 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+16
0x7222	0x464F2054 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+20
0x7226	0x4E415220 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+24
0x722A	0x000D4547 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+28
; end of ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE
;,0 :: _initBlock_10 [18]
; Containing: ?ICS_CMD_RADIO_BAND_SET [9]
;             ?ICS_CMD_RADIO_RATE_SET [9]
0x722E	0x5F544553 ;_initBlock_10+0 : ?ICS_CMD_RADIO_BAND_SET at 0x722E
0x7232	0x444E4142 ;_initBlock_10+4
0x7236	0x54455300 ;_initBlock_10+8 : ?ICS_CMD_RADIO_RATE_SET at 0x7237
0x723A	0x5441525F ;_initBlock_10+12
0x723E	0x0045 ;_initBlock_10+16
; end of _initBlock_10
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_CHANNEL_SET [12]
0x7240	0x5F544553 ;?ICS_CMD_RADIO_CHANNEL_SET+0
0x7244	0x4E414843 ;?ICS_CMD_RADIO_CHANNEL_SET+4
0x7248	0x004C454E ;?ICS_CMD_RADIO_CHANNEL_SET+8
; end of ?ICS_CMD_RADIO_CHANNEL_SET
;,0 :: _initBlock_12 [8]
; Containing: ?ICS_CMD_RADIO_BW_SET [7]
;             ?ICS_ucRF4463MatchEnabled [1]
0x724C	0x5F544553 ;_initBlock_12+0 : ?ICS_CMD_RADIO_BW_SET at 0x724C
0x7250	0x01005742 ;_initBlock_12+4 : ?ICS_ucRF4463MatchEnabled at 0x7253
; end of _initBlock_12
;DriverRF4463PROMain.c,0 :: ?ICS_ulRF4463Step [4]
0x7254	0x000000FA ;?ICS_ulRF4463Step+0
; end of ?ICS_ulRF4463Step
;,0 :: _initBlock_14 [14]
; Containing: ?ICS_CMD_RADIO_MODE_SET [9]
;             ?ICS_ARG_RADIO_MODE_STBY [5]
0x7258	0x5F544553 ;_initBlock_14+0 : ?ICS_CMD_RADIO_MODE_SET at 0x7258
0x725C	0x45444F4D ;_initBlock_14+4
0x7260	0x42545300 ;_initBlock_14+8 : ?ICS_ARG_RADIO_MODE_STBY at 0x7261
0x7264	0x0059 ;_initBlock_14+12
; end of _initBlock_14
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_MODE_STBY [34]
0x7266	0x4F43205B ;?ICS_ANS_COMMAND_MODE_STBY+0
0x726A	0x4E414D4D ;?ICS_ANS_COMMAND_MODE_STBY+4
0x726E	0x205D2044 ;?ICS_ANS_COMMAND_MODE_STBY+8
0x7272	0x45444F4D ;?ICS_ANS_COMMAND_MODE_STBY+12
0x7276	0x54434120 ;?ICS_ANS_COMMAND_MODE_STBY+16
0x727A	0x3A455649 ;?ICS_ANS_COMMAND_MODE_STBY+20
0x727E	0x41545320 ;?ICS_ANS_COMMAND_MODE_STBY+24
0x7282	0x5942444E ;?ICS_ANS_COMMAND_MODE_STBY+28
0x7286	0x000D ;?ICS_ANS_COMMAND_MODE_STBY+32
; end of ?ICS_ANS_COMMAND_MODE_STBY
;DriverRF4463PROMain.c,0 :: ?ICS_ARG_RADIO_MODE_TX_CONT [8]
0x7288	0x435F5854 ;?ICS_ARG_RADIO_MODE_TX_CONT+0
0x728C	0x00544E4F ;?ICS_ARG_RADIO_MODE_TX_CONT+4
; end of ?ICS_ARG_RADIO_MODE_TX_CONT
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_MODE_TX_CONT [34]
0x7290	0x4F43205B ;?ICS_ANS_COMMAND_MODE_TX_CONT+0
0x7294	0x4E414D4D ;?ICS_ANS_COMMAND_MODE_TX_CONT+4
0x7298	0x205D2044 ;?ICS_ANS_COMMAND_MODE_TX_CONT+8
0x729C	0x45444F4D ;?ICS_ANS_COMMAND_MODE_TX_CONT+12
0x72A0	0x54434120 ;?ICS_ANS_COMMAND_MODE_TX_CONT+16
0x72A4	0x3A455649 ;?ICS_ANS_COMMAND_MODE_TX_CONT+20
0x72A8	0x20585420 ;?ICS_ANS_COMMAND_MODE_TX_CONT+24
0x72AC	0x544E4F43 ;?ICS_ANS_COMMAND_MODE_TX_CONT+28
0x72B0	0x000D ;?ICS_ANS_COMMAND_MODE_TX_CONT+32
; end of ?ICS_ANS_COMMAND_MODE_TX_CONT
;DriverRF4463PROMain.c,0 :: ?ICS_ARG_RADIO_MODE_RX_CONT [8]
0x72B2	0x435F5852 ;?ICS_ARG_RADIO_MODE_RX_CONT+0
0x72B6	0x00544E4F ;?ICS_ARG_RADIO_MODE_RX_CONT+4
; end of ?ICS_ARG_RADIO_MODE_RX_CONT
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_MODE_RX_CONT [34]
0x72BA	0x4F43205B ;?ICS_ANS_COMMAND_MODE_RX_CONT+0
0x72BE	0x4E414D4D ;?ICS_ANS_COMMAND_MODE_RX_CONT+4
0x72C2	0x205D2044 ;?ICS_ANS_COMMAND_MODE_RX_CONT+8
0x72C6	0x45444F4D ;?ICS_ANS_COMMAND_MODE_RX_CONT+12
0x72CA	0x54434120 ;?ICS_ANS_COMMAND_MODE_RX_CONT+16
0x72CE	0x3A455649 ;?ICS_ANS_COMMAND_MODE_RX_CONT+20
0x72D2	0x20585220 ;?ICS_ANS_COMMAND_MODE_RX_CONT+24
0x72D6	0x544E4F43 ;?ICS_ANS_COMMAND_MODE_RX_CONT+28
0x72DA	0x000D ;?ICS_ANS_COMMAND_MODE_RX_CONT+32
; end of ?ICS_ANS_COMMAND_MODE_RX_CONT
;DriverRF4463PROMain.c,0 :: ?ICS_ARG_RADIO_MODE_TX_MASTER [10]
0x72DC	0x4D5F5854 ;?ICS_ARG_RADIO_MODE_TX_MASTER+0
0x72E0	0x45545341 ;?ICS_ARG_RADIO_MODE_TX_MASTER+4
0x72E4	0x0052 ;?ICS_ARG_RADIO_MODE_TX_MASTER+8
; end of ?ICS_ARG_RADIO_MODE_TX_MASTER
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_MODE_TX_MASTER [36]
0x72E6	0x4F43205B ;?ICS_ANS_COMMAND_MODE_TX_MASTER+0
0x72EA	0x4E414D4D ;?ICS_ANS_COMMAND_MODE_TX_MASTER+4
0x72EE	0x205D2044 ;?ICS_ANS_COMMAND_MODE_TX_MASTER+8
0x72F2	0x45444F4D ;?ICS_ANS_COMMAND_MODE_TX_MASTER+12
0x72F6	0x54434120 ;?ICS_ANS_COMMAND_MODE_TX_MASTER+16
0x72FA	0x3A455649 ;?ICS_ANS_COMMAND_MODE_TX_MASTER+20
0x72FE	0x20585420 ;?ICS_ANS_COMMAND_MODE_TX_MASTER+24
0x7302	0x5453414D ;?ICS_ANS_COMMAND_MODE_TX_MASTER+28
0x7306	0x000D5245 ;?ICS_ANS_COMMAND_MODE_TX_MASTER+32
; end of ?ICS_ANS_COMMAND_MODE_TX_MASTER
;,0 :: _initBlock_22 [44]
; Containing: ?ICS_ARG_RADIO_MODE_RX_SLAVE [9]
;             ?ICS_ANS_COMMAND_MODE_RX_SLAVE [35]
0x730A	0x535F5852 ;_initBlock_22+0 : ?ICS_ARG_RADIO_MODE_RX_SLAVE at 0x730A
0x730E	0x4556414C ;_initBlock_22+4
0x7312	0x43205B00 ;_initBlock_22+8 : ?ICS_ANS_COMMAND_MODE_RX_SLAVE at 0x7313
0x7316	0x414D4D4F ;_initBlock_22+12
0x731A	0x5D20444E ;_initBlock_22+16
0x731E	0x444F4D20 ;_initBlock_22+20
0x7322	0x43412045 ;_initBlock_22+24
0x7326	0x45564954 ;_initBlock_22+28
0x732A	0x5852203A ;_initBlock_22+32
0x732E	0x414C5320 ;_initBlock_22+36
0x7332	0x000D4556 ;_initBlock_22+40
; end of _initBlock_22
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_PACKET_SEND [12]
0x7336	0x444E4553 ;?ICS_CMD_RADIO_PACKET_SEND+0
0x733A	0x4341505F ;?ICS_CMD_RADIO_PACKET_SEND+4
0x733E	0x0054454B ;?ICS_CMD_RADIO_PACKET_SEND+8
; end of ?ICS_CMD_RADIO_PACKET_SEND
;DriverRF4463PROMain.c,0 :: ?ICS_ucRF4463TXdata [66]
0x7342	0x01010101 ;?ICS_ucRF4463TXdata+0
0x7346	0x44434241 ;?ICS_ucRF4463TXdata+4
0x734A	0x48474645 ;?ICS_ucRF4463TXdata+8
0x734E	0x4C4B4A49 ;?ICS_ucRF4463TXdata+12
0x7352	0x504F4E4D ;?ICS_ucRF4463TXdata+16
0x7356	0x54535251 ;?ICS_ucRF4463TXdata+20
0x735A	0x58575655 ;?ICS_ucRF4463TXdata+24
0x735E	0x42415A59 ;?ICS_ucRF4463TXdata+28
0x7362	0x46454443 ;?ICS_ucRF4463TXdata+32
0x7366	0x4A494847 ;?ICS_ucRF4463TXdata+36
0x736A	0x4E4D4C4B ;?ICS_ucRF4463TXdata+40
0x736E	0x5251504F ;?ICS_ucRF4463TXdata+44
0x7372	0x56555453 ;?ICS_ucRF4463TXdata+48
0x7376	0x5A595857 ;?ICS_ucRF4463TXdata+52
0x737A	0x44434241 ;?ICS_ucRF4463TXdata+56
0x737E	0x48474645 ;?ICS_ucRF4463TXdata+60
0x7382	0xF311 ;?ICS_ucRF4463TXdata+64
; end of ?ICS_ucRF4463TXdata
;,0 :: _initBlock_25 [36]
; Containing: ?ICS_ANS_COMMAND_WRONG_MODE [25]
;             ?ICS_CMD_RADIO_GET_STATUS [11]
0x7384	0x4F43205B ;_initBlock_25+0 : ?ICS_ANS_COMMAND_WRONG_MODE at 0x7384
0x7388	0x4E414D4D ;_initBlock_25+4
0x738C	0x205D2044 ;_initBlock_25+8
0x7390	0x4E4F5257 ;_initBlock_25+12
0x7394	0x4F4D2047 ;_initBlock_25+16
0x7398	0x0D214544 ;_initBlock_25+20
0x739C	0x54454700 ;_initBlock_25+24 : ?ICS_CMD_RADIO_GET_STATUS at 0x739D
0x73A0	0x4154535F ;_initBlock_25+28
0x73A4	0x00535554 ;_initBlock_25+32
; end of _initBlock_25
;,0 :: _initBlock_26 [50]
; Containing: ?ICS_ANS_STATUS_REPORT [37]
;             ?ICS_CMD_RADIO_MATCH_BYTE_1_SET [12]
;             ?ICS_ucRF4463MatchEnableReg [1]
0x73A8	0x5453205B ;_initBlock_26+0 : ?ICS_ANS_STATUS_REPORT at 0x73A8
0x73AC	0x53555441 ;_initBlock_26+4
0x73B0	0x43205D20 ;_initBlock_26+8
0x73B4	0x45525255 ;_initBlock_26+12
0x73B8	0x5320544E ;_initBlock_26+16
0x73BC	0x55544154 ;_initBlock_26+20
0x73C0	0x2D2D2D53 ;_initBlock_26+24
0x73C4	0x2D2D2D2D ;_initBlock_26+28
0x73C8	0x0D2D2D2D ;_initBlock_26+32
0x73CC	0x54455300 ;_initBlock_26+36 : ?ICS_CMD_RADIO_MATCH_BYTE_1_SET at 0x73CD
0x73D0	0x54414D5F ;_initBlock_26+40
0x73D4	0x315F4843 ;_initBlock_26+44
0x73D8	0x4000 ;_initBlock_26+48 : ?ICS_ucRF4463MatchEnableReg at 0x73D9
; end of _initBlock_26
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_MATCH_BYTE_2_SET [12]
0x73DA	0x5F544553 ;?ICS_CMD_RADIO_MATCH_BYTE_2_SET+0
0x73DE	0x4354414D ;?ICS_CMD_RADIO_MATCH_BYTE_2_SET+4
0x73E2	0x00325F48 ;?ICS_CMD_RADIO_MATCH_BYTE_2_SET+8
; end of ?ICS_CMD_RADIO_MATCH_BYTE_2_SET
;,0 :: _initBlock_28 [14]
; Containing: ?ICS_ucRF4463ByteMatch2 [1]
;             ?ICS_CMD_RADIO_MATCH_BYTE_3_SET [12]
;             ?ICS_ucRF4463ByteMatch3 [1]
0x73E6	0x54455301 ;_initBlock_28+0 : ?ICS_ucRF4463ByteMatch2 at 0x73E6 : ?ICS_CMD_RADIO_MATCH_BYTE_3_SET at 0x73E7
0x73EA	0x54414D5F ;_initBlock_28+4
0x73EE	0x335F4843 ;_initBlock_28+8
0x73F2	0x0100 ;_initBlock_28+12 : ?ICS_ucRF4463ByteMatch3 at 0x73F3
; end of _initBlock_28
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_MATCH_BYTE_4_SET [12]
0x73F4	0x5F544553 ;?ICS_CMD_RADIO_MATCH_BYTE_4_SET+0
0x73F8	0x4354414D ;?ICS_CMD_RADIO_MATCH_BYTE_4_SET+4
0x73FC	0x00345F48 ;?ICS_CMD_RADIO_MATCH_BYTE_4_SET+8
; end of ?ICS_CMD_RADIO_MATCH_BYTE_4_SET
;,0 :: _initBlock_30 [12]
; Containing: ?ICS_ucRF4463ByteMatch4 [1]
;             ?ICS_CMD_RADIO_MATCH_MASK_1_SET [11]
0x7400	0x54455301 ;_initBlock_30+0 : ?ICS_ucRF4463ByteMatch4 at 0x7400 : ?ICS_CMD_RADIO_MATCH_MASK_1_SET at 0x7401
0x7404	0x53414D5F ;_initBlock_30+4
0x7408	0x00315F4B ;_initBlock_30+8
; end of _initBlock_30
;,0 :: _initBlock_31 [12]
; Containing: ?ICS_ucRF4463ByteMask1 [1]
;             ?ICS_CMD_RADIO_MATCH_MASK_2_SET [11]
0x740C	0x544553FF ;_initBlock_31+0 : ?ICS_ucRF4463ByteMask1 at 0x740C : ?ICS_CMD_RADIO_MATCH_MASK_2_SET at 0x740D
0x7410	0x53414D5F ;_initBlock_31+4
0x7414	0x00325F4B ;_initBlock_31+8
; end of _initBlock_31
;,0 :: _initBlock_32 [12]
; Containing: ?ICS_ucRF4463ByteMask2 [1]
;             ?ICS_CMD_RADIO_MATCH_MASK_3_SET [11]
0x7418	0x544553FF ;_initBlock_32+0 : ?ICS_ucRF4463ByteMask2 at 0x7418 : ?ICS_CMD_RADIO_MATCH_MASK_3_SET at 0x7419
0x741C	0x53414D5F ;_initBlock_32+4
0x7420	0x00335F4B ;_initBlock_32+8
; end of _initBlock_32
;,0 :: _initBlock_33 [12]
; Containing: ?ICS_ucRF4463ByteMask3 [1]
;             ?ICS_CMD_RADIO_MATCH_MASK_4_SET [11]
0x7424	0x544553FF ;_initBlock_33+0 : ?ICS_ucRF4463ByteMask3 at 0x7424 : ?ICS_CMD_RADIO_MATCH_MASK_4_SET at 0x7425
0x7428	0x53414D5F ;_initBlock_33+4
0x742C	0x00345F4B ;_initBlock_33+8
; end of _initBlock_33
;,0 :: _initBlock_34 [36]
; Containing: ?ICS_ucRF4463ByteMask4 [1]
;             ?ICS_CMD_RADIO_MATCH_UNSET [12]
;             ?ICS_ANS_DEBUG_COMMAND_UNKNOWN [22]
;             ?ICSDriverRF4463PROMain_ucRF4463IRQ [1]
0x7430	0x534E55FF ;_initBlock_34+0 : ?ICS_ucRF4463ByteMask4 at 0x7430 : ?ICS_CMD_RADIO_MATCH_UNSET at 0x7431
0x7434	0x4D5F5445 ;_initBlock_34+4
0x7438	0x48435441 ;_initBlock_34+8
0x743C	0x43205B00 ;_initBlock_34+12 : ?ICS_ANS_DEBUG_COMMAND_UNKNOWN at 0x743D
0x7440	0x414D4D4F ;_initBlock_34+16
0x7444	0x5D20444E ;_initBlock_34+20
0x7448	0x4B4E5520 ;_initBlock_34+24
0x744C	0x4E574F4E ;_initBlock_34+28
0x7450	0x0000203A ;_initBlock_34+32 : ?ICSDriverRF4463PROMain_ucRF4463IRQ at 0x7453
; end of _initBlock_34
;DriverRF4463PROMain.c,0 :: ?ICS_tx_cnt [4]
0x7454	0x00000000 ;?ICS_tx_cnt+0
; end of ?ICS_tx_cnt
;DriverRF4463PROMain.c,0 :: ?ICS_rx_cnt [4]
0x7458	0x00000000 ;?ICS_rx_cnt+0
; end of ?ICS_rx_cnt
;,0 :: _initBlock_37 [42]
; Containing: ?ICS_ucSPI1ByteReceived [1]
;             ?ICS_RF_MODEM_MOD_TYPE_12_data [16]
;             ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data [12]
;             ?ICS_RF_MODEM_AFC_GEAR_7_data [13]
0x745C	0x0C201100 ;_initBlock_37+0 : ?ICS_ucSPI1ByteReceived at 0x745C : ?ICS_RF_MODEM_MOD_TYPE_12_data at 0x745D
0x7460	0x00000000 ;_initBlock_37+4
0x7464	0x00000000 ;_initBlock_37+8
0x7468	0x00000000 ;_initBlock_37+12
0x746C	0x08201100 ;_initBlock_37+16 : ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data at 0x746D
0x7470	0x00000018 ;_initBlock_37+20
0x7474	0x00000000 ;_initBlock_37+24
0x7478	0x07201100 ;_initBlock_37+28 : ?ICS_RF_MODEM_AFC_GEAR_7_data at 0x7479
0x747C	0x0000002C ;_initBlock_37+32
0x7480	0x00000000 ;_initBlock_37+36
0x7484	0x0000 ;_initBlock_37+40
; end of _initBlock_37
;,0 :: _initBlock_38 [76]
; Containing: ?ICS_RF_MODEM_OOK_CNT1_11_data [15]
;             ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data [16]
;             ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data [16]
;             ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data [16]
;             ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data [13]
0x7486	0x420B2011 ;_initBlock_38+0 : ?ICS_RF_MODEM_OOK_CNT1_11_data at 0x7486
0x748A	0x00000000 ;_initBlock_38+4
0x748E	0x00000000 ;_initBlock_38+8
0x7492	0x11000000 ;_initBlock_38+12 : ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data at 0x7495
0x7496	0x00000C21 ;_initBlock_38+16
0x749A	0x00000000 ;_initBlock_38+20
0x749E	0x00000000 ;_initBlock_38+24
0x74A2	0x11000000 ;_initBlock_38+28 : ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data at 0x74A5
0x74A6	0x000C0C21 ;_initBlock_38+32
0x74AA	0x00000000 ;_initBlock_38+36
0x74AE	0x00000000 ;_initBlock_38+40
0x74B2	0x11000000 ;_initBlock_38+44 : ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data at 0x74B5
0x74B6	0x00180C21 ;_initBlock_38+48
0x74BA	0x00000000 ;_initBlock_38+52
0x74BE	0x00000000 ;_initBlock_38+56
0x74C2	0x11000000 ;_initBlock_38+60 : ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data at 0x74C5
0x74C6	0x00380920 ;_initBlock_38+64
0x74CA	0x00000000 ;_initBlock_38+68
0x74CE	0x00000000 ;_initBlock_38+72
; end of _initBlock_38
;,0 :: _initBlock_39 [24]
; Containing: ?ICS_RF_MODEM_BCR_OSR_1_9_data [13]
;             ?ICS_RF_SYNTH_PFDCP_CPFF_7_data [11]
0x74D2	0x22092011 ;_initBlock_39+0 : ?ICS_RF_MODEM_BCR_OSR_1_9_data at 0x74D2
0x74D6	0x00000000 ;_initBlock_39+4
0x74DA	0x00000000 ;_initBlock_39+8
0x74DE	0x07231100 ;_initBlock_39+12 : ?ICS_RF_SYNTH_PFDCP_CPFF_7_data at 0x74DF
0x74E2	0x00000000 ;_initBlock_39+16
0x74E6	0x00000000 ;_initBlock_39+20
; end of _initBlock_39
;,0 :: _initBlock_40 [24]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
;             ?ICS_ucData1 [1]
0x74EA	0x6C756E28 ;_initBlock_40+0 : ?ICS?lstr1___Lib_Sprintf at 0x74EA
0x74EE	0x0000296C ;_initBlock_40+4 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x74F1
0x74F2	0x01000000 ;_initBlock_40+8
0x74F6	0x01040302 ;_initBlock_40+12
0x74FA	0x06040302 ;_initBlock_40+16
0x74FE	0x00090807 ;_initBlock_40+20 : ?ICS_ucData1 at 0x7501
; end of _initBlock_40
;DriverRF4463PROMain.c,0 :: ?ICS?lstr8_DriverRF4463PROMain [18]
0x7502	0x5453205B ;?ICS?lstr8_DriverRF4463PROMain+0
0x7506	0x53555441 ;?ICS?lstr8_DriverRF4463PROMain+4
0x750A	0x4D205D20 ;?ICS?lstr8_DriverRF4463PROMain+8
0x750E	0x3A45444F ;?ICS?lstr8_DriverRF4463PROMain+12
0x7512	0x0020 ;?ICS?lstr8_DriverRF4463PROMain+16
; end of ?ICS?lstr8_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucCommand_L0 [32]
0x7514	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+0
0x7518	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+4
0x751C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+8
0x7520	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+12
0x7524	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+16
0x7528	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+20
0x752C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+24
0x7530	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+28
; end of ?ICSvRF4463MainCommandProcessor_ucCommand_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0 [64]
0x7534	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+0
0x7538	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+4
0x753C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+8
0x7540	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+12
0x7544	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+16
0x7548	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+20
0x754C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+24
0x7550	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+28
0x7554	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+32
0x7558	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+36
0x755C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+40
0x7560	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+44
0x7564	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+48
0x7568	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+52
0x756C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+56
0x7570	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+60
; end of ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0
;,0 :: _initBlock_44 [2]
; Containing: ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0 [1]
;             ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0 [1]
0x7574	0x0000 ;_initBlock_44+0 : ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0 at 0x7574 : ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0 at 0x7575
; end of _initBlock_44
;,0 :: _initBlock_45 [1110]
; Containing: ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0 [1]
;             ?ICSvRF4463MainCommandProcessor_ucTXT_L0 [64]
;             RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 [132]
;             RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 [132]
;             RF_MODEM_MOD_TYPE_12 [132]
;             RF_MODEM_OOK_CNT1_11_433 [121]
0x7576	0x00000000 ;_initBlock_45+0 : ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0 at 0x7576 : ?ICSvRF4463MainCommandProcessor_ucTXT_L0 at 0x7577
0x757A	0x00000000 ;_initBlock_45+4
0x757E	0x00000000 ;_initBlock_45+8
0x7582	0x00000000 ;_initBlock_45+12
0x7586	0x00000000 ;_initBlock_45+16
0x758A	0x00000000 ;_initBlock_45+20
0x758E	0x00000000 ;_initBlock_45+24
0x7592	0x00000000 ;_initBlock_45+28
0x7596	0x00000000 ;_initBlock_45+32
0x759A	0x00000000 ;_initBlock_45+36
0x759E	0x00000000 ;_initBlock_45+40
0x75A2	0x00000000 ;_initBlock_45+44
0x75A6	0x00000000 ;_initBlock_45+48
0x75AA	0x00000000 ;_initBlock_45+52
0x75AE	0x00000000 ;_initBlock_45+56
0x75B2	0x00000000 ;_initBlock_45+60
0x75B6	0x05DEB800 ;_initBlock_45+64 : RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 at 0x75B7
0x75BA	0x030C1617 ;_initBlock_45+68
0x75BE	0x00FF1500 ;_initBlock_45+72
0x75C2	0x05DEB800 ;_initBlock_45+76
0x75C6	0x030C1617 ;_initBlock_45+80
0x75CA	0x00FF1500 ;_initBlock_45+84
0x75CE	0xEAC9B900 ;_initBlock_45+88
0x75D2	0x0A111205 ;_initBlock_45+92
0x75D6	0x03FC1504 ;_initBlock_45+96
0x75DA	0x05DEB800 ;_initBlock_45+100
0x75DE	0x030C1617 ;_initBlock_45+104
0x75E2	0x00FF1500 ;_initBlock_45+108
0x75E6	0xEAC9B900 ;_initBlock_45+112
0x75EA	0x0A111205 ;_initBlock_45+116
0x75EE	0x03FC1504 ;_initBlock_45+120
0x75F2	0xD6CEDD00 ;_initBlock_45+124
0x75F6	0x0300F6E6 ;_initBlock_45+128
0x75FA	0x3FF01503 ;_initBlock_45+132
0x75FE	0xD6DBF400 ;_initBlock_45+136
0x7602	0xFEF7ECDF ;_initBlock_45+140
0x7606	0xFFF01501 ;_initBlock_45+144
0x760A	0xD6DBF403 ;_initBlock_45+148
0x760E	0xFEF7ECDF ;_initBlock_45+152
0x7612	0xFFF01501 ;_initBlock_45+156
0x7616	0xDCEC0C03 ;_initBlock_45+160
0x761A	0xF6EDE3DC ;_initBlock_45+164
0x761E	0xFFC015FD ;_initBlock_45+168
0x7622	0xDBC7C80F ;_initBlock_45+172
0x7626	0x070802F2 ;_initBlock_45+176
0x762A	0x0FFC1503 ;_initBlock_45+180
0x762E	0xEAC9B900 ;_initBlock_45+184
0x7632	0x0A111205 ;_initBlock_45+188
0x7636	0x03FC1504 ;_initBlock_45+192
0x763A	0x15000300 ;_initBlock_45+196 : RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 at 0x763B
0x763E	0xFF0000FF ;_initBlock_45+200
0x7642	0xF57F30C4 ;_initBlock_45+204
0x7646	0x150003B5 ;_initBlock_45+208
0x764A	0xFF0000FF ;_initBlock_45+212
0x764E	0xF57F30C4 ;_initBlock_45+216
0x7652	0x15040AB5 ;_initBlock_45+220
0x7656	0xCC0003FC ;_initBlock_45+224
0x765A	0x21A030A1 ;_initBlock_45+228
0x765E	0x150003D1 ;_initBlock_45+232
0x7662	0xFF0000FF ;_initBlock_45+236
0x7666	0xF57F30C4 ;_initBlock_45+240
0x766A	0x15040AB5 ;_initBlock_45+244
0x766E	0xCC0003FC ;_initBlock_45+248
0x7672	0x21A030A1 ;_initBlock_45+252
0x7676	0x150303D1 ;_initBlock_45+256
0x767A	0x7E003FF0 ;_initBlock_45+260
0x767E	0x58BA1B64 ;_initBlock_45+264
0x7682	0x1501FE0B ;_initBlock_45+268
0x7686	0x5B03FFF0 ;_initBlock_45+272
0x768A	0x6DC00F47 ;_initBlock_45+276
0x768E	0x1501FE25 ;_initBlock_45+280
0x7692	0x5B03FFF0 ;_initBlock_45+284
0x7696	0x6DC00F47 ;_initBlock_45+288
0x769A	0x15FDF625 ;_initBlock_45+292
0x769E	0x390FFFC0 ;_initBlock_45+296
0x76A2	0x7FC3002B ;_initBlock_45+300
0x76A6	0x1503073F ;_initBlock_45+304
0x76AA	0xA2000FFC ;_initBlock_45+308
0x76AE	0x3FAF2681 ;_initBlock_45+312
0x76B2	0x15040AEE ;_initBlock_45+316
0x76B6	0xCC0003FC ;_initBlock_45+320
0x76BA	0x21A030A1 ;_initBlock_45+324
0x76BE	0x30C4FFD1 ;_initBlock_45+328 : RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 at 0x76BF
0x76C2	0xB8B5F57F ;_initBlock_45+332
0x76C6	0x161705DE ;_initBlock_45+336
0x76CA	0x30C4FF0C ;_initBlock_45+340
0x76CE	0xB8B5F57F ;_initBlock_45+344
0x76D2	0x161705DE ;_initBlock_45+348
0x76D6	0x30A1CC0C ;_initBlock_45+352
0x76DA	0xB9D121A0 ;_initBlock_45+356
0x76DE	0x1205EAC9 ;_initBlock_45+360
0x76E2	0x30C4FF11 ;_initBlock_45+364
0x76E6	0xB8B5F57F ;_initBlock_45+368
0x76EA	0x161705DE ;_initBlock_45+372
0x76EE	0x30A1CC0C ;_initBlock_45+376
0x76F2	0xB9D121A0 ;_initBlock_45+380
0x76F6	0x1205EAC9 ;_initBlock_45+384
0x76FA	0x1B647E11 ;_initBlock_45+388
0x76FE	0xDD0B58BA ;_initBlock_45+392
0x7702	0xF6E6D6CE ;_initBlock_45+396
0x7706	0x0F475B00 ;_initBlock_45+400
0x770A	0xF4256DC0 ;_initBlock_45+404
0x770E	0xECDFD6DB ;_initBlock_45+408
0x7712	0x0F475BF7 ;_initBlock_45+412
0x7716	0xF4256DC0 ;_initBlock_45+416
0x771A	0xECDFD6DB ;_initBlock_45+420
0x771E	0x002B39F7 ;_initBlock_45+424
0x7722	0x0C3F7FC3 ;_initBlock_45+428
0x7726	0xE3DCDCEC ;_initBlock_45+432
0x772A	0x2681A2ED ;_initBlock_45+436
0x772E	0xC8EE3FAF ;_initBlock_45+440
0x7732	0x02F2DBC7 ;_initBlock_45+444
0x7736	0x30A1CC08 ;_initBlock_45+448
0x773A	0xB9D121A0 ;_initBlock_45+452
0x773E	0x1205EAC9 ;_initBlock_45+456
0x7742	0x05DEB811 ;_initBlock_45+460 : RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 at 0x7743
0x7746	0x030C1617 ;_initBlock_45+464
0x774A	0x00FF1500 ;_initBlock_45+468
0x774E	0x05DEB800 ;_initBlock_45+472
0x7752	0x030C1617 ;_initBlock_45+476
0x7756	0x00FF1500 ;_initBlock_45+480
0x775A	0x1BFCC900 ;_initBlock_45+484
0x775E	0xFC010F1E ;_initBlock_45+488
0x7762	0x00FF15FD ;_initBlock_45+492
0x7766	0x05DEB80F ;_initBlock_45+496
0x776A	0x030C1617 ;_initBlock_45+500
0x776E	0x00FF1500 ;_initBlock_45+504
0x7772	0x1BFCC900 ;_initBlock_45+508
0x7776	0xFC010F1E ;_initBlock_45+512
0x777A	0x00FF15FD ;_initBlock_45+516
0x777E	0x05DEB80F ;_initBlock_45+520
0x7782	0x030C1617 ;_initBlock_45+524
0x7786	0x00FF1500 ;_initBlock_45+528
0x778A	0xD6CEDD00 ;_initBlock_45+532
0x778E	0x0300F6E6 ;_initBlock_45+536
0x7792	0x3FF01503 ;_initBlock_45+540
0x7796	0x15030300 ;_initBlock_45+544
0x779A	0x7E003FF0 ;_initBlock_45+548
0x779E	0x58BA1B64 ;_initBlock_45+552
0x77A2	0xDCEC0C0B ;_initBlock_45+556
0x77A6	0xF6EDE3DC ;_initBlock_45+560
0x77AA	0xFFC015FD ;_initBlock_45+564
0x77AE	0xDBC7C80F ;_initBlock_45+568
0x77B2	0x070802F2 ;_initBlock_45+572
0x77B6	0x0FFC1503 ;_initBlock_45+576
0x77BA	0xEAC9B900 ;_initBlock_45+580
0x77BE	0x0A111205 ;_initBlock_45+584
0x77C2	0x03FC1504 ;_initBlock_45+588
0x77C6	0x15000300 ;_initBlock_45+592 : RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 at 0x77C7
0x77CA	0xFF0000FF ;_initBlock_45+596
0x77CE	0xF57F30C4 ;_initBlock_45+600
0x77D2	0x150003B5 ;_initBlock_45+604
0x77D6	0xFF0000FF ;_initBlock_45+608
0x77DA	0xF57F30C4 ;_initBlock_45+612
0x77DE	0x15FDFCB5 ;_initBlock_45+616
0x77E2	0xFF0F00FF ;_initBlock_45+620
0x77E6	0xCF510FBA ;_initBlock_45+624
0x77EA	0x150003A9 ;_initBlock_45+628
0x77EE	0xFF0000FF ;_initBlock_45+632
0x77F2	0xF57F30C4 ;_initBlock_45+636
0x77F6	0x15FDFCB5 ;_initBlock_45+640
0x77FA	0xFF0F00FF ;_initBlock_45+644
0x77FE	0xCF510FBA ;_initBlock_45+648
0x7802	0x150003A9 ;_initBlock_45+652
0x7806	0xFF0000FF ;_initBlock_45+656
0x780A	0xF57F30C4 ;_initBlock_45+660
0x780E	0x150303B5 ;_initBlock_45+664
0x7812	0x7E003FF0 ;_initBlock_45+668
0x7816	0x58BA1B64 ;_initBlock_45+672
0x781A	0x15FDF60B ;_initBlock_45+676
0x781E	0x390FFFC0 ;_initBlock_45+680
0x7822	0x7FC3002B ;_initBlock_45+684
0x7826	0x1503073F ;_initBlock_45+688
0x782A	0xA2000FFC ;_initBlock_45+692
0x782E	0x3FAF2681 ;_initBlock_45+696
0x7832	0x15040AEE ;_initBlock_45+700
0x7836	0xCC0003FC ;_initBlock_45+704
0x783A	0x21A030A1 ;_initBlock_45+708
0x783E	0x000000D1 ;_initBlock_45+712
0x7842	0x00000000 ;_initBlock_45+716
0x7846	0x00000000 ;_initBlock_45+720
0x784A	0x30C4FF00 ;_initBlock_45+724 : RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 at 0x784B
0x784E	0xB8B5F57F ;_initBlock_45+728
0x7852	0x161705DE ;_initBlock_45+732
0x7856	0x30C4FF0C ;_initBlock_45+736
0x785A	0xB8B5F57F ;_initBlock_45+740
0x785E	0x161705DE ;_initBlock_45+744
0x7862	0x0FBAFF0C ;_initBlock_45+748
0x7866	0xC9A9CF51 ;_initBlock_45+752
0x786A	0x0F1E1BFC ;_initBlock_45+756
0x786E	0x30C4FF01 ;_initBlock_45+760
0x7872	0xB8B5F57F ;_initBlock_45+764
0x7876	0x161705DE ;_initBlock_45+768
0x787A	0x0FBAFF0C ;_initBlock_45+772
0x787E	0xC9A9CF51 ;_initBlock_45+776
0x7882	0x0F1E1BFC ;_initBlock_45+780
0x7886	0x30C4FF01 ;_initBlock_45+784
0x788A	0xB8B5F57F ;_initBlock_45+788
0x788E	0x161705DE ;_initBlock_45+792
0x7892	0x1B647E0C ;_initBlock_45+796
0x7896	0xDD0B58BA ;_initBlock_45+800
0x789A	0xF6E6D6CE ;_initBlock_45+804
0x789E	0x1B647E00 ;_initBlock_45+808
0x78A2	0xDD0B58BA ;_initBlock_45+812
0x78A6	0xF6E6D6CE ;_initBlock_45+816
0x78AA	0x002B3900 ;_initBlock_45+820
0x78AE	0x0C3F7FC3 ;_initBlock_45+824
0x78B2	0xE3DCDCEC ;_initBlock_45+828
0x78B6	0x2681A2ED ;_initBlock_45+832
0x78BA	0xC8EE3FAF ;_initBlock_45+836
0x78BE	0x02F2DBC7 ;_initBlock_45+840
0x78C2	0x30A1CC08 ;_initBlock_45+844
0x78C6	0xB9D121A0 ;_initBlock_45+848
0x78CA	0x1205EAC9 ;_initBlock_45+852
0x78CE	0x07000311 ;_initBlock_45+856 : RF_MODEM_MOD_TYPE_12 at 0x78CF
0x78D2	0x04C01200 ;_initBlock_45+860
0x78D6	0x00C0C62D ;_initBlock_45+864
0x78DA	0x07000300 ;_initBlock_45+868
0x78DE	0x04802500 ;_initBlock_45+872
0x78E2	0x00C0C62D ;_initBlock_45+876
0x78E6	0x07000300 ;_initBlock_45+880
0x78EA	0x04004B00 ;_initBlock_45+884
0x78EE	0x00C0C62D ;_initBlock_45+888
0x78F2	0x07000300 ;_initBlock_45+892
0x78F6	0x04009600 ;_initBlock_45+896
0x78FA	0x00C0C62D ;_initBlock_45+900
0x78FE	0x07000300 ;_initBlock_45+904
0x7902	0x04002C01 ;_initBlock_45+908
0x7906	0x00C0C62D ;_initBlock_45+912
0x790A	0x07000301 ;_initBlock_45+916
0x790E	0x08002C01 ;_initBlock_45+920
0x7912	0x00C0C62D ;_initBlock_45+924
0x7916	0x07000301 ;_initBlock_45+928
0x791A	0x08005802 ;_initBlock_45+932
0x791E	0x00C0C62D ;_initBlock_45+936
0x7922	0x07000301 ;_initBlock_45+940
0x7926	0x08008403 ;_initBlock_45+944
0x792A	0x00C0C62D ;_initBlock_45+948
0x792E	0x07000301 ;_initBlock_45+952
0x7932	0x01001027 ;_initBlock_45+956
0x7936	0x0080C3C9 ;_initBlock_45+960
0x793A	0x07000301 ;_initBlock_45+964
0x793E	0x01404B4C ;_initBlock_45+968
0x7942	0x0080C3C9 ;_initBlock_45+972
0x7946	0x0700031B ;_initBlock_45+976
0x794A	0x04D00700 ;_initBlock_45+980
0x794E	0x00C0C62D ;_initBlock_45+984
0x7952	0xD602A400 ;_initBlock_45+988 : RF_MODEM_OOK_CNT1_11_433 at 0x7953
0x7956	0x01AD0083 ;_initBlock_45+992
0x795A	0x000CFF80 ;_initBlock_45+996
0x795E	0x83D602A4 ;_initBlock_45+1000
0x7962	0x8001AD00 ;_initBlock_45+1004
0x7966	0xA4000CFF ;_initBlock_45+1008
0x796A	0x0003D603 ;_initBlock_45+1012
0x796E	0xFF8001CC ;_initBlock_45+1016
0x7972	0x03A4000C ;_initBlock_45+1020
0x7976	0xCC0003D6 ;_initBlock_45+1024
0x797A	0x0CFF8001 ;_initBlock_45+1028
0x797E	0xD603A400 ;_initBlock_45+1032
0x7982	0x01000103 ;_initBlock_45+1036
0x7986	0x000CFF80 ;_initBlock_45+1040
0x798A	0x03D603A4 ;_initBlock_45+1044
0x798E	0x80018000 ;_initBlock_45+1048
0x7992	0xA4000CFF ;_initBlock_45+1052
0x7996	0x0003D603 ;_initBlock_45+1056
0x799A	0xFF800140 ;_initBlock_45+1060
0x799E	0x03A4000C ;_initBlock_45+1064
0x79A2	0x2B0003D6 ;_initBlock_45+1068
0x79A6	0x0CFF8001 ;_initBlock_45+1072
0x79AA	0xD603A400 ;_initBlock_45+1076
0x79AE	0x01D50003 ;_initBlock_45+1080
0x79B2	0x000CFF80 ;_initBlock_45+1084
0x79B6	0x03D603A4 ;_initBlock_45+1088
0x79BA	0x8001D500 ;_initBlock_45+1092
0x79BE	0xA4000CFF ;_initBlock_45+1096
0x79C2	0x0281D602 ;_initBlock_45+1100
0x79C6	0xFF8001B4 ;_initBlock_45+1104
0x79CA	0x000C ;_initBlock_45+1108
; end of _initBlock_45
;DriverRF4463PROMain.c,229 :: _RF_MODEM_OOK_CNT1_11_850 [121]
0x79CC	0x81D602A4 ;_RF_MODEM_OOK_CNT1_11_850+0
0x79D0	0x80019B03 ;_RF_MODEM_OOK_CNT1_11_850+4
0x79D4	0xA4020CFF ;_RF_MODEM_OOK_CNT1_11_850+8
0x79D8	0x0083D602 ;_RF_MODEM_OOK_CNT1_11_850+12
0x79DC	0xFF8001E7 ;_RF_MODEM_OOK_CNT1_11_850+16
0x79E0	0x02A4020C ;_RF_MODEM_OOK_CNT1_11_850+20
0x79E4	0xE70083D6 ;_RF_MODEM_OOK_CNT1_11_850+24
0x79E8	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_850+28
0x79EC	0xD603A402 ;_RF_MODEM_OOK_CNT1_11_850+32
0x79F0	0x01110103 ;_RF_MODEM_OOK_CNT1_11_850+36
0x79F4	0x020CFF80 ;_RF_MODEM_OOK_CNT1_11_850+40
0x79F8	0x03D603A4 ;_RF_MODEM_OOK_CNT1_11_850+44
0x79FC	0x80015501 ;_RF_MODEM_OOK_CNT1_11_850+48
0x7A00	0xA4020CFF ;_RF_MODEM_OOK_CNT1_11_850+52
0x7A04	0x0103D603 ;_RF_MODEM_OOK_CNT1_11_850+56
0x7A08	0xFF800100 ;_RF_MODEM_OOK_CNT1_11_850+60
0x7A0C	0x03A4020C ;_RF_MODEM_OOK_CNT1_11_850+64
0x7A10	0x800003D6 ;_RF_MODEM_OOK_CNT1_11_850+68
0x7A14	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_850+72
0x7A18	0xD603A402 ;_RF_MODEM_OOK_CNT1_11_850+76
0x7A1C	0x01800003 ;_RF_MODEM_OOK_CNT1_11_850+80
0x7A20	0x020CFF80 ;_RF_MODEM_OOK_CNT1_11_850+84
0x7A24	0x03D603A4 ;_RF_MODEM_OOK_CNT1_11_850+88
0x7A28	0x8001D500 ;_RF_MODEM_OOK_CNT1_11_850+92
0x7A2C	0xA4020CFF ;_RF_MODEM_OOK_CNT1_11_850+96
0x7A30	0x0003D603 ;_RF_MODEM_OOK_CNT1_11_850+100
0x7A34	0xFF8001D5 ;_RF_MODEM_OOK_CNT1_11_850+104
0x7A38	0x02A4020C ;_RF_MODEM_OOK_CNT1_11_850+108
0x7A3C	0xB40281D6 ;_RF_MODEM_OOK_CNT1_11_850+112
0x7A40	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_850+116
0x7A44	0x02 ;_RF_MODEM_OOK_CNT1_11_850+120
; end of _RF_MODEM_OOK_CNT1_11_850
;__Lib_GPIO_32F4xx_Defs.c,801 :: __GPIO_MODULE_USART1_PB67 [108]
0x7A48	0x00000716 ;__GPIO_MODULE_USART1_PB67+0
0x7A4C	0x00000717 ;__GPIO_MODULE_USART1_PB67+4
0x7A50	0xFFFFFFFF ;__GPIO_MODULE_USART1_PB67+8
0x7A54	0x00000000 ;__GPIO_MODULE_USART1_PB67+12
0x7A58	0x00000000 ;__GPIO_MODULE_USART1_PB67+16
0x7A5C	0x00000000 ;__GPIO_MODULE_USART1_PB67+20
0x7A60	0x00000000 ;__GPIO_MODULE_USART1_PB67+24
0x7A64	0x00000000 ;__GPIO_MODULE_USART1_PB67+28
0x7A68	0x00000000 ;__GPIO_MODULE_USART1_PB67+32
0x7A6C	0x00000000 ;__GPIO_MODULE_USART1_PB67+36
0x7A70	0x00000000 ;__GPIO_MODULE_USART1_PB67+40
0x7A74	0x00000000 ;__GPIO_MODULE_USART1_PB67+44
0x7A78	0x00000000 ;__GPIO_MODULE_USART1_PB67+48
0x7A7C	0x00000818 ;__GPIO_MODULE_USART1_PB67+52
0x7A80	0x00000818 ;__GPIO_MODULE_USART1_PB67+56
0x7A84	0x00000000 ;__GPIO_MODULE_USART1_PB67+60
0x7A88	0x00000000 ;__GPIO_MODULE_USART1_PB67+64
0x7A8C	0x00000000 ;__GPIO_MODULE_USART1_PB67+68
0x7A90	0x00000000 ;__GPIO_MODULE_USART1_PB67+72
0x7A94	0x00000000 ;__GPIO_MODULE_USART1_PB67+76
0x7A98	0x00000000 ;__GPIO_MODULE_USART1_PB67+80
0x7A9C	0x00000000 ;__GPIO_MODULE_USART1_PB67+84
0x7AA0	0x00000000 ;__GPIO_MODULE_USART1_PB67+88
0x7AA4	0x00000000 ;__GPIO_MODULE_USART1_PB67+92
0x7AA8	0x00000000 ;__GPIO_MODULE_USART1_PB67+96
0x7AAC	0x00000000 ;__GPIO_MODULE_USART1_PB67+100
0x7AB0	0x00000000 ;__GPIO_MODULE_USART1_PB67+104
; end of __GPIO_MODULE_USART1_PB67
;__Lib_GPIO_32F4xx_Defs.c,745 :: __GPIO_MODULE_SPI1_PB345 [108]
0x7AB4	0x00000513 ;__GPIO_MODULE_SPI1_PB345+0
0x7AB8	0x00000514 ;__GPIO_MODULE_SPI1_PB345+4
0x7ABC	0x00000515 ;__GPIO_MODULE_SPI1_PB345+8
0x7AC0	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PB345+12
0x7AC4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+16
0x7AC8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+20
0x7ACC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+24
0x7AD0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+28
0x7AD4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+32
0x7AD8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+36
0x7ADC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+40
0x7AE0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+44
0x7AE4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+48
0x7AE8	0x00000818 ;__GPIO_MODULE_SPI1_PB345+52
0x7AEC	0x00000818 ;__GPIO_MODULE_SPI1_PB345+56
0x7AF0	0x00000818 ;__GPIO_MODULE_SPI1_PB345+60
0x7AF4	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PB345+64
0x7AF8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+68
0x7AFC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+72
0x7B00	0x00000000 ;__GPIO_MODULE_SPI1_PB345+76
0x7B04	0x00000000 ;__GPIO_MODULE_SPI1_PB345+80
0x7B08	0x00000000 ;__GPIO_MODULE_SPI1_PB345+84
0x7B0C	0x00000000 ;__GPIO_MODULE_SPI1_PB345+88
0x7B10	0x00000000 ;__GPIO_MODULE_SPI1_PB345+92
0x7B14	0x00000000 ;__GPIO_MODULE_SPI1_PB345+96
0x7B18	0x00000000 ;__GPIO_MODULE_SPI1_PB345+100
0x7B1C	0x00000000 ;__GPIO_MODULE_SPI1_PB345+104
; end of __GPIO_MODULE_SPI1_PB345
;,0 :: _initBlock_49 [198]
; Containing: RF_MODEM_BCR_OSR_1_9_433 [99]
;             RF_MODEM_BCR_OSR_1_9_850 [99]
0x7B20	0xA7000D03 ;_initBlock_49+0 : RF_MODEM_BCR_OSR_1_9_433 at 0x7B20
0x7B24	0x025400C6 ;_initBlock_49+4
0x7B28	0x018701C2 ;_initBlock_49+8
0x7B2C	0xA8008B4F ;_initBlock_49+12
0x7B30	0xC300C202 ;_initBlock_49+16
0x7B34	0x02179F02 ;_initBlock_49+20
0x7B38	0x0000021A ;_initBlock_49+24
0x7B3C	0x2D3E0562 ;_initBlock_49+28
0x7B40	0x0002FF07 ;_initBlock_49+32
0x7B44	0xDD074100 ;_initBlock_49+36
0x7B48	0x02FF0744 ;_initBlock_49+40
0x7B4C	0x07410000 ;_initBlock_49+44
0x7B50	0xFF0744DD ;_initBlock_49+48
0x7B54	0x41000002 ;_initBlock_49+52
0x7B58	0x0744DD07 ;_initBlock_49+56
0x7B5C	0x000002FF ;_initBlock_49+60
0x7B60	0x44DD0741 ;_initBlock_49+64
0x7B64	0x0002FF07 ;_initBlock_49+68
0x7B68	0x5E047500 ;_initBlock_49+72
0x7B6C	0x029A057B ;_initBlock_49+76
0x7B70	0x083C0000 ;_initBlock_49+80
0x7B74	0xFF078988 ;_initBlock_49+84
0x7B78	0xAA030002 ;_initBlock_49+88
0x7B7C	0x00CF8B00 ;_initBlock_49+92
0x7B80	0x03C20246 ;_initBlock_49+96 : RF_MODEM_BCR_OSR_1_9_850 at 0x7B83
0x7B84	0xC6A7000D ;_initBlock_49+100
0x7B88	0xC2025400 ;_initBlock_49+104
0x7B8C	0xA7000D03 ;_initBlock_49+108
0x7B90	0x025400C6 ;_initBlock_49+112
0x7B94	0x018701C2 ;_initBlock_49+116
0x7B98	0xA8008B4F ;_initBlock_49+120
0x7B9C	0xC300C202 ;_initBlock_49+124
0x7BA0	0x01179F02 ;_initBlock_49+128
0x7BA4	0x00000293 ;_initBlock_49+132
0x7BA8	0x2D3E0562 ;_initBlock_49+136
0x7BAC	0x00020405 ;_initBlock_49+140
0x7BB0	0xDD074100 ;_initBlock_49+144
0x7BB4	0x02FF0744 ;_initBlock_49+148
0x7BB8	0x07410000 ;_initBlock_49+152
0x7BBC	0xFF0744DD ;_initBlock_49+156
0x7BC0	0x41000002 ;_initBlock_49+160
0x7BC4	0x0744DD07 ;_initBlock_49+164
0x7BC8	0x000002FF ;_initBlock_49+168
0x7BCC	0x7B5E0475 ;_initBlock_49+172
0x7BD0	0x00029A05 ;_initBlock_49+176
0x7BD4	0x88083C00 ;_initBlock_49+180
0x7BD8	0x02FF0789 ;_initBlock_49+184
0x7BDC	0x00AA0300 ;_initBlock_49+188
0x7BE0	0x4600CF8B ;_initBlock_49+192
0x7BE4	0xC202 ;_initBlock_49+196
; end of _initBlock_49
;,0 :: _initBlock_50 [198]
; Containing: RF_MODEM_AGC_WINDOW_SIZE_9_433 [99]
;             RF_MODEM_AGC_WINDOW_SIZE_9_850 [99]
0x7BE6	0x00ABAB11 ;_initBlock_50+0 : RF_MODEM_AGC_WINDOW_SIZE_9_433 at 0x7BE6
0x7BEA	0x0000141A ;_initBlock_50+4
0x7BEE	0x5656112B ;_initBlock_50+8
0x7BF2	0x00A01A00 ;_initBlock_50+12
0x7BF6	0x2B112A00 ;_initBlock_50+16
0x7BFA	0x501A002B ;_initBlock_50+20
0x7BFE	0x11290000 ;_initBlock_50+24
0x7C02	0x1A001515 ;_initBlock_50+28
0x7C06	0x28000028 ;_initBlock_50+32
0x7C0A	0x000E0E11 ;_initBlock_50+36
0x7C0E	0x0055211A ;_initBlock_50+40
0x7C12	0x0E0E1128 ;_initBlock_50+44
0x7C16	0xAB101A00 ;_initBlock_50+48
0x7C1A	0x0E112800 ;_initBlock_50+52
0x7C1E	0x081A000E ;_initBlock_50+56
0x7C22	0x11280055 ;_initBlock_50+60
0x7C26	0x1A000E0E ;_initBlock_50+64
0x7C2A	0x28008E05 ;_initBlock_50+68
0x7C2E	0x000D0D22 ;_initBlock_50+72
0x7C32	0x0000321A ;_initBlock_50+76
0x7C36	0x07072228 ;_initBlock_50+80
0x7C3A	0x9A191A00 ;_initBlock_50+84
0x7C3E	0xCD112700 ;_initBlock_50+88
0x7C42	0x301A00CD ;_initBlock_50+92
0x7C46	0x112B0000 ;_initBlock_50+96 : RF_MODEM_AGC_WINDOW_SIZE_9_850 at 0x7C49
0x7C4A	0x0200ABAB ;_initBlock_50+100
0x7C4E	0x2B00FFFF ;_initBlock_50+104
0x7C52	0x00ABAB11 ;_initBlock_50+108
0x7C56	0x00FFFF02 ;_initBlock_50+112
0x7C5A	0x5656112B ;_initBlock_50+116
0x7C5E	0x55D50200 ;_initBlock_50+120
0x7C62	0x2B112A00 ;_initBlock_50+124
0x7C66	0x6A02002B ;_initBlock_50+128
0x7C6A	0x112900AB ;_initBlock_50+132
0x7C6E	0x02001515 ;_initBlock_50+136
0x7C72	0x2800AB42 ;_initBlock_50+140
0x7C76	0x000E0E11 ;_initBlock_50+144
0x7C7A	0x00552102 ;_initBlock_50+148
0x7C7E	0x0E0E1128 ;_initBlock_50+152
0x7C82	0xAB100200 ;_initBlock_50+156
0x7C86	0x0E112800 ;_initBlock_50+160
0x7C8A	0x1002000E ;_initBlock_50+164
0x7C8E	0x222800AB ;_initBlock_50+168
0x7C92	0x1A000D0D ;_initBlock_50+172
0x7C96	0x28000032 ;_initBlock_50+176
0x7C9A	0x00070722 ;_initBlock_50+180
0x7C9E	0x009A191A ;_initBlock_50+184
0x7CA2	0xCDCD1127 ;_initBlock_50+188
0x7CA6	0x00301A00 ;_initBlock_50+192
0x7CAA	0x2B00 ;_initBlock_50+196
; end of _initBlock_50
;DriverRF4463PROMain.c,0 :: ?ICS?lstr9_DriverRF4463PROMain [26]
0x7CAC	0x7453205B ;?ICS?lstr9_DriverRF4463PROMain+0
0x7CB0	0x20747261 ;?ICS?lstr9_DriverRF4463PROMain+4
0x7CB4	0x74737953 ;?ICS?lstr9_DriverRF4463PROMain+8
0x7CB8	0x5D206D65 ;?ICS?lstr9_DriverRF4463PROMain+12
0x7CBC	0x69724420 ;?ICS?lstr9_DriverRF4463PROMain+16
0x7CC0	0x0D726576 ;?ICS?lstr9_DriverRF4463PROMain+20
0x7CC4	0x000A ;?ICS?lstr9_DriverRF4463PROMain+24
; end of ?ICS?lstr9_DriverRF4463PROMain
;,0 :: _initBlock_52 [48]
; Containing: ?ICS?lstr10_DriverRF4463PROMain [31]
;             ?ICS?lstr11_DriverRF4463PROMain [14]
;             ?ICS?lstr12_DriverRF4463PROMain [3]
0x7CC6	0x5953205B ;_initBlock_52+0 : ?ICS?lstr10_DriverRF4463PROMain at 0x7CC6
0x7CCA	0x54532053 ;_initBlock_52+4
0x7CCE	0x4632334D ;_initBlock_52+8
0x7CD2	0x46525D20 ;_initBlock_52+12
0x7CD6	0x64615220 ;_initBlock_52+16
0x7CDA	0x72206F69 ;_initBlock_52+20
0x7CDE	0x79646165 ;_initBlock_52+24
0x7CE2	0x5B000A0D ;_initBlock_52+28 : ?ICS?lstr11_DriverRF4463PROMain at 0x7CE5
0x7CE6	0x73654D20 ;_initBlock_52+32
0x7CEA	0x65676173 ;_initBlock_52+36
0x7CEE	0x3D205D20 ;_initBlock_52+40
0x7CF2	0x000A0D00 ;_initBlock_52+44 : ?ICS?lstr12_DriverRF4463PROMain at 0x7CF3
; end of _initBlock_52
;,0 :: _initBlock_53 [268]
; Containing: ?ICS?lstr13_DriverRF4463PROMain [15]
;             RF_MODEM_TX_RAMP_DELAY_8_433 [88]
;             RF_MODEM_TX_RAMP_DELAY_8_850 [88]
;             RF_SYNTH_PFDCP_CPFF_7 [77]
0x7CF6	0x5243205B ;_initBlock_53+0 : ?ICS?lstr13_DriverRF4463PROMain at 0x7CF6
0x7CFA	0x205D2043 ;_initBlock_53+4
0x7CFE	0x6C696146 ;_initBlock_53+8
0x7D02	0x01000A0D ;_initBlock_53+12 : RF_MODEM_TX_RAMP_DELAY_8_433 at 0x7D05
0x7D06	0x80030880 ;_initBlock_53+16
0x7D0A	0x01207000 ;_initBlock_53+20
0x7D0E	0x80030880 ;_initBlock_53+24
0x7D12	0x01207000 ;_initBlock_53+28
0x7D16	0x80030800 ;_initBlock_53+32
0x7D1A	0x01207000 ;_initBlock_53+36
0x7D1E	0x80030800 ;_initBlock_53+40
0x7D22	0x01207000 ;_initBlock_53+44
0x7D26	0x80030800 ;_initBlock_53+48
0x7D2A	0x01103000 ;_initBlock_53+52
0x7D2E	0x80030800 ;_initBlock_53+56
0x7D32	0x01102000 ;_initBlock_53+60
0x7D36	0x80030800 ;_initBlock_53+64
0x7D3A	0x01101000 ;_initBlock_53+68
0x7D3E	0x80030800 ;_initBlock_53+72
0x7D42	0x01201000 ;_initBlock_53+76
0x7D46	0x80030800 ;_initBlock_53+80
0x7D4A	0x01300000 ;_initBlock_53+84
0x7D4E	0x80030800 ;_initBlock_53+88
0x7D52	0x01300000 ;_initBlock_53+92
0x7D56	0x80030880 ;_initBlock_53+96
0x7D5A	0x01217200 ;_initBlock_53+100 : RF_MODEM_TX_RAMP_DELAY_8_850 at 0x7D5D
0x7D5E	0xC0030880 ;_initBlock_53+104
0x7D62	0x01203200 ;_initBlock_53+108
0x7D66	0xC0030880 ;_initBlock_53+112
0x7D6A	0x01203000 ;_initBlock_53+116
0x7D6E	0xC0030880 ;_initBlock_53+120
0x7D72	0x01203000 ;_initBlock_53+124
0x7D76	0xC0030800 ;_initBlock_53+128
0x7D7A	0x01203000 ;_initBlock_53+132
0x7D7E	0xC0030800 ;_initBlock_53+136
0x7D82	0x01203000 ;_initBlock_53+140
0x7D86	0xC0030800 ;_initBlock_53+144
0x7D8A	0x01102000 ;_initBlock_53+148
0x7D8E	0xC0030800 ;_initBlock_53+152
0x7D92	0x01101000 ;_initBlock_53+156
0x7D96	0xC0030800 ;_initBlock_53+160
0x7D9A	0x01201000 ;_initBlock_53+164
0x7D9E	0x80030800 ;_initBlock_53+168
0x7DA2	0x01300000 ;_initBlock_53+172
0x7DA6	0x80030800 ;_initBlock_53+176
0x7DAA	0x01300000 ;_initBlock_53+180
0x7DAE	0x80030880 ;_initBlock_53+184
0x7DB2	0x2C217200 ;_initBlock_53+188 : RF_SYNTH_PFDCP_CPFF_7 at 0x7DB5
0x7DB6	0x0C040B0E ;_initBlock_53+192
0x7DBA	0x0E2C0373 ;_initBlock_53+196
0x7DBE	0x730C040B ;_initBlock_53+200
0x7DC2	0x0B0E2C03 ;_initBlock_53+204
0x7DC6	0x03730C04 ;_initBlock_53+208
0x7DCA	0x040B0E2C ;_initBlock_53+212
0x7DCE	0x2C03730C ;_initBlock_53+216
0x7DD2	0x0C040B0E ;_initBlock_53+220
0x7DD6	0x0E2C0373 ;_initBlock_53+224
0x7DDA	0x730C040B ;_initBlock_53+228
0x7DDE	0x0B043403 ;_initBlock_53+232
0x7DE2	0x03700704 ;_initBlock_53+236
0x7DE6	0x040B0434 ;_initBlock_53+240
0x7DEA	0x01037007 ;_initBlock_53+244
0x7DEE	0x02050B05 ;_initBlock_53+248
0x7DF2	0x05010300 ;_initBlock_53+252
0x7DF6	0x0002050B ;_initBlock_53+256
0x7DFA	0x0B0E2C03 ;_initBlock_53+260
0x7DFE	0x03730C04 ;_initBlock_53+264
; end of _initBlock_53
;,0 :: _initBlock_54 [154]
; Containing: RF_MODEM_AFC_GEAR_7_850 [77]
;             RF_MODEM_AFC_GEAR_7_433 [77]
0x7E02	0x01803604 ;_initBlock_54+0 : RF_MODEM_AFC_GEAR_7_850 at 0x7E02
0x7E06	0x04803052 ;_initBlock_54+4
0x7E0A	0x30038036 ;_initBlock_54+8
0x7E0E	0x3604807F ;_initBlock_54+12
0x7E12	0x10170780 ;_initBlock_54+16
0x7E16	0x80120080 ;_initBlock_54+20
0x7E1A	0xA0B1042A ;_initBlock_54+24
0x7E1E	0x54801200 ;_initBlock_54+28
0x7E22	0x00A09A02 ;_initBlock_54+32
0x7E26	0x01A88012 ;_initBlock_54+36
0x7E2A	0x1200A08F ;_initBlock_54+40
0x7E2E	0x1F015081 ;_initBlock_54+44
0x7E32	0x832300A0 ;_initBlock_54+48
0x7E36	0xA08400EF ;_initBlock_54+52
0x7E3A	0xFF8F2300 ;_initBlock_54+56
0x7E3E	0x00E0C900 ;_initBlock_54+60
0x7E42	0x01FF8F23 ;_initBlock_54+64
0x7E46	0x3604E023 ;_initBlock_54+68
0x7E4A	0x69500180 ;_initBlock_54+72
0x7E4E	0x80360480 ;_initBlock_54+76 : RF_MODEM_AFC_GEAR_7_433 at 0x7E4F
0x7E52	0x80AF3003 ;_initBlock_54+80
0x7E56	0x07803604 ;_initBlock_54+84
0x7E5A	0x0080DD14 ;_initBlock_54+88
0x7E5E	0x042A8012 ;_initBlock_54+92
0x7E62	0x1200A03A ;_initBlock_54+96
0x7E66	0x5A025480 ;_initBlock_54+100
0x7E6A	0x801200A0 ;_initBlock_54+104
0x7E6E	0xE06801A8 ;_initBlock_54+108
0x7E72	0x50811200 ;_initBlock_54+112
0x7E76	0x00E02001 ;_initBlock_54+116
0x7E7A	0x019F8212 ;_initBlock_54+120
0x7E7E	0x2300E003 ;_initBlock_54+124
0x7E82	0x7700DD87 ;_initBlock_54+128
0x7E86	0x8F2300E0 ;_initBlock_54+132
0x7E8A	0xE0C900FF ;_initBlock_54+136
0x7E8E	0xFF8F2300 ;_initBlock_54+140
0x7E92	0x04E02301 ;_initBlock_54+144
0x7E96	0x50018036 ;_initBlock_54+148
0x7E9A	0x8069 ;_initBlock_54+152
; end of _initBlock_54
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x7E9C	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x7EA0	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x7EA4	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x7EA8	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x7EAC	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x7EB0	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x7EB4	0x358637BD ;__Lib_Sprintf__npowers_+24
0x7EB8	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x7EBC	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x7EC0	0x3089705F ;__Lib_Sprintf__npowers_+36
0x7EC4	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x7EC8	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x7ECC	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x7ED0	0x3F800000 ;__Lib_Sprintf__powers_+0
0x7ED4	0x41200000 ;__Lib_Sprintf__powers_+4
0x7ED8	0x42C80000 ;__Lib_Sprintf__powers_+8
0x7EDC	0x447A0000 ;__Lib_Sprintf__powers_+12
0x7EE0	0x461C4000 ;__Lib_Sprintf__powers_+16
0x7EE4	0x47C35000 ;__Lib_Sprintf__powers_+20
0x7EE8	0x49742400 ;__Lib_Sprintf__powers_+24
0x7EEC	0x4B189680 ;__Lib_Sprintf__powers_+28
0x7EF0	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x7EF4	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x7EF8	0x501502F9 ;__Lib_Sprintf__powers_+40
0x7EFC	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x7F00	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x7F04	0x00000001 ;__Lib_Sprintf_octpowers+0
0x7F08	0x00000008 ;__Lib_Sprintf_octpowers+4
0x7F0C	0x00000040 ;__Lib_Sprintf_octpowers+8
0x7F10	0x00000200 ;__Lib_Sprintf_octpowers+12
0x7F14	0x00001000 ;__Lib_Sprintf_octpowers+16
0x7F18	0x00008000 ;__Lib_Sprintf_octpowers+20
0x7F1C	0x00040000 ;__Lib_Sprintf_octpowers+24
0x7F20	0x00200000 ;__Lib_Sprintf_octpowers+28
0x7F24	0x01000000 ;__Lib_Sprintf_octpowers+32
0x7F28	0x08000000 ;__Lib_Sprintf_octpowers+36
0x7F2C	0x40000000 ;__Lib_Sprintf_octpowers+40
0x7F30	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x7F34	0x00000001 ;__Lib_Sprintf_dpowers+0
0x7F38	0x0000000A ;__Lib_Sprintf_dpowers+4
0x7F3C	0x00000064 ;__Lib_Sprintf_dpowers+8
0x7F40	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x7F44	0x00002710 ;__Lib_Sprintf_dpowers+16
0x7F48	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x7F4C	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x7F50	0x00989680 ;__Lib_Sprintf_dpowers+28
0x7F54	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x7F58	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x7F5C	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x7F60	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x7F64	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x7F68	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x7F6C	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x7F70	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x7F74	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x7F78	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_60 [86]
; Containing: ?lstr_3_DriverRF4463PROMain [31]
;             ?lstr_5_DriverRF4463PROMain [28]
;             ?lstr_4_DriverRF4463PROMain [27]
0x7F7C	0x5453205B ;_initBlock_60+0 : ?lstr_3_DriverRF4463PROMain at 0x7F7C
0x7F80	0x53555441 ;_initBlock_60+4
0x7F84	0x44205D20 ;_initBlock_60+8
0x7F88	0x4D494345 ;_initBlock_60+12
0x7F8C	0x50204C41 ;_initBlock_60+16
0x7F90	0x5245574F ;_initBlock_60+20
0x7F94	0x6425203A ;_initBlock_60+24
0x7F98	0x5B000A0D ;_initBlock_60+28 : ?lstr_5_DriverRF4463PROMain at 0x7F9B
0x7F9C	0x41545320 ;_initBlock_60+32
0x7FA0	0x20535554 ;_initBlock_60+36
0x7FA4	0x4144205D ;_initBlock_60+40
0x7FA8	0x52204154 ;_initBlock_60+44
0x7FAC	0x3A455441 ;_initBlock_60+48
0x7FB0	0x756C2520 ;_initBlock_60+52
0x7FB4	0x5B000A0D ;_initBlock_60+56 : ?lstr_4_DriverRF4463PROMain at 0x7FB7
0x7FB8	0x41545320 ;_initBlock_60+60
0x7FBC	0x20535554 ;_initBlock_60+64
0x7FC0	0x4142205D ;_initBlock_60+68
0x7FC4	0x203A444E ;_initBlock_60+72
0x7FC8	0x20756C25 ;_initBlock_60+76
0x7FCC	0x0D7A484B ;_initBlock_60+80
0x7FD0	0x000A ;_initBlock_60+84
; end of _initBlock_60
;,0 :: _initBlock_61 [50]
; Containing: ?lstr_7_DriverRF4463PROMain [25]
;             ?lstr_6_DriverRF4463PROMain [25]
0x7FD2	0x5453205B ;_initBlock_61+0 : ?lstr_7_DriverRF4463PROMain at 0x7FD2
0x7FD6	0x53555441 ;_initBlock_61+4
0x7FDA	0x42205D20 ;_initBlock_61+8
0x7FDE	0x25203A57 ;_initBlock_61+12
0x7FE2	0x4B20756C ;_initBlock_61+16
0x7FE6	0x0A0D7A48 ;_initBlock_61+20
0x7FEA	0x53205B00 ;_initBlock_61+24 : ?lstr_6_DriverRF4463PROMain at 0x7FEB
0x7FEE	0x55544154 ;_initBlock_61+28
0x7FF2	0x205D2053 ;_initBlock_61+32
0x7FF6	0x4E414843 ;_initBlock_61+36
0x7FFA	0x3A4C454E ;_initBlock_61+40
0x7FFE	0x0D642520 ;_initBlock_61+44
0x8002	0x000A ;_initBlock_61+48
; end of _initBlock_61
;,0 :: _initBlock_62 [36]
; Containing: ?ICS?lstr1_DriverRF4463PROMain [19]
;             hexs [17]
0x8004	0x4155205B ;_initBlock_62+0 : ?ICS?lstr1_DriverRF4463PROMain at 0x8004
0x8008	0x20315452 ;_initBlock_62+4
0x800C	0x5854205D ;_initBlock_62+8
0x8010	0x544E4920 ;_initBlock_62+12
0x8014	0x30000A0D ;_initBlock_62+16 : hexs at 0x8017
0x8018	0x34333231 ;_initBlock_62+20
0x801C	0x38373635 ;_initBlock_62+24
0x8020	0x63626139 ;_initBlock_62+28
0x8024	0x00666564 ;_initBlock_62+32
; end of _initBlock_62
;,0 :: _initBlock_63 [32]
; Containing: hexb [17]
;             tx_test_aa_data [14]
;             ?ICSStrToLong_counter_L0 [1]
0x8028	0x33323130 ;_initBlock_63+0 : hexb at 0x8028
0x802C	0x37363534 ;_initBlock_63+4
0x8030	0x42413938 ;_initBlock_63+8
0x8034	0x46454443 ;_initBlock_63+12
0x8038	0xAAAAAA00 ;_initBlock_63+16 : tx_test_aa_data at 0x8039
0x803C	0xAAAAAAAA ;_initBlock_63+20
0x8040	0xAAAAAAAA ;_initBlock_63+24
0x8044	0x00AAAAAA ;_initBlock_63+28 : ?ICSStrToLong_counter_L0 at 0x8047
; end of _initBlock_63
;__Lib_Conversions.c,0 :: ?ICSStrToLong_buf_str_L0 [10]
0x8048	0x00000000 ;?ICSStrToLong_buf_str_L0+0
0x804C	0x00000000 ;?ICSStrToLong_buf_str_L0+4
0x8050	0x0000 ;?ICSStrToLong_buf_str_L0+8
; end of ?ICSStrToLong_buf_str_L0
;__Lib_Conversions.c,0 :: ?ICS__Lib_Conversions_Forward_Input_multiplier_L0 [8]
0x8054	0x00000001 ;?ICS__Lib_Conversions_Forward_Input_multiplier_L0+0
0x8058	0x00000000 ;?ICS__Lib_Conversions_Forward_Input_multiplier_L0+4
; end of ?ICS__Lib_Conversions_Forward_Input_multiplier_L0
;DriverRF4463PROMain.c,375 :: _RF_FRR_CTL_A_MODE_4_data [8]
0x805C	0x00040211 ;_RF_FRR_CTL_A_MODE_4_data+0
0x8060	0x00000000 ;_RF_FRR_CTL_A_MODE_4_data+4
; end of _RF_FRR_CTL_A_MODE_4_data
;,0 :: _initBlock_67 [12]
; Containing: RF_POWER_UP_data [7]
;             RF_MODEM_AGC_CONTROL_1_data [5]
0x8064	0x01000102 ;_initBlock_67+0 : RF_POWER_UP_data at 0x8064
0x8068	0x1180C3C9 ;_initBlock_67+4 : RF_MODEM_AGC_CONTROL_1_data at 0x806B
0x806C	0xE2350120 ;_initBlock_67+8
; end of _initBlock_67
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [248]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0280      [22]    _isdigit
0x0298      [12]    _Get_Fosc_kHz
0x02A4     [364]    __Lib_Sprintf_scale
0x0410     [192]    __Lib_Sprintf_fround
0x04D0     [506]    __Div_64x64_U
0x06CC     [120]    __Lib_Conversions_Forward_Input
0x0744      [28]    _strlen
0x0760     [132]    _RCC_GetClocksFrequency
0x07E4    [5118]    __Lib_Sprintf__doprntf
0x1BE4      [70]    _GPIO_Alternate_Function_Enable
0x1C2C      [56]    _check_cts
0x1C64      [80]    _spi_write
0x1CB4      [64]    _vRF4463EnableRxInterrupt
0x1CF4      [26]    _vRF4463MainApplyChanges
0x1D10     [288]    _StrToInt
0x1E30     [132]    _vUSART1Start_TX
0x1EB4      [88]    _vRF4463RxStartTest
0x1F0C      [30]    _toupper
0x1F2C      [88]    _vUSARTStartMEMtoMEMZero
0x1F84      [52]    _memcmp
0x1FB8      [76]    _vRF4463RxStart
0x2004     [284]    _StrToShort
0x2120      [52]    _sprintf
0x2154      [30]    __Lib_UART_123_45_6_UARTx_Write
0x2174     [168]    _GPIO_Clk_Enable
0x221C     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x24B0     [180]    _StrToLong
0x2564      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x25A8      [40]    _ucRF4463ChecksumGenerator
0x25D0      [34]    _vRF4463FifoReset
0x25F4    [3340]    _vRF4463MainCommandProcessor
0x3300     [128]    _spi_write_fifo
0x3380      [60]    _vRF4463RxInit
0x33BC      [60]    _vRF4463TxStart
0x33F8      [58]    _vRF4463EnableTxInterrupt
0x3434      [96]    _vUSARTStartMEMtoMEM
0x3494      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x34C8      [84]    _SPI1_Init_Advanced
0x351C      [48]    _ucRf4463SPIByte
0x354C     [568]    _GPIO_Config
0x3784     [120]    _NVIC_IntEnable
0x37FC      [40]    _UART1_Init_Advanced
0x3824     [140]    _vRF4463GPIO_SET
0x38B0     [156]    _spi_read
0x394C      [18]    _vUSARTCleanBuffer
0x3960     [500]    _rf_init_freq
0x3B54    [2148]    _vRF4463Init
0x43B8      [28]    _GPIO_Digital_Output
0x43D4      [92]    _InitTimer2
0x4430      [24]    _GPIO_Digital_Input
0x4448      [58]    ___FillZeros
0x4484      [92]    _vRF4463TxCont
0x44E0      [96]    _spi_read_fifo
0x4540      [76]    __Lib_System_4XX_SystemClockSetDefault
0x458C      [20]    ___CC2DW
0x45A0      [54]    _vRF4463ClearInterrupts
0x45D8      [52]    _vSPI1Init
0x4610     [132]    _VRF4463SDNReset
0x4694      [68]    _vRF4463MainSetTXString
0x46D8      [28]    _UART1_Write_Text
0x46F8     [208]    _vRF4463TxData
0x47C8     [100]    _vUSARTReceivedFromUSART1
0x482C      [76]    _vUSARTConfigUSART1
0x4878      [34]    _vRF4463PartInfo
0x489C      [36]    _Timer2_interrupt
0x48C0     [308]    _vUARTISR
0x49F4      [28]    _Int_SPI1
0x4A10     [132]    _DMA2Strm7_interrupt
0x4A94      [42]    ___EnableFPU
0x4AC0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x4E20     [896]    _main
0x51A0       [8]    ___GenExcept
0x51A8      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000       [1]    _ucUSARTNull
0x20000001    [4096]    _ucUSARTActiveBuffer1
0x20001001       [1]    _ucRF4463FreqChannel
0x20001002       [1]    _ucRF4463SendMessage
0x20001003       [1]    _ucRF4463ByteMatch1
0x20001004       [4]    _ulUSARTActiveBuffer1BytesReceived
0x20001008    [4096]    _ucUSART1RXBuffer
0x20002008       [4]    _ulUSART1ByteReceived
0x2000200C       [4]    _fUSART1Buffer
0x20002010      [10]    _CMD_RADIO_POWER_SET
0x2000201A      [40]    _ANS_COMMAND_VALUE_ACCEPTED
0x20002042      [32]    _ANS_COMMAND_VALUE_OUT_OF_RANGE
0x20002062       [9]    _CMD_RADIO_BAND_SET
0x2000206B       [9]    _CMD_RADIO_RATE_SET
0x20002074      [12]    _CMD_RADIO_CHANNEL_SET
0x20002080       [7]    _CMD_RADIO_BW_SET
0x20002087       [1]    _ucRF4463MatchEnabled
0x20002088       [4]    _ulRF4463Step
0x2000208C       [9]    _CMD_RADIO_MODE_SET
0x20002095       [5]    _ARG_RADIO_MODE_STBY
0x2000209A      [34]    _ANS_COMMAND_MODE_STBY
0x200020BC       [8]    _ARG_RADIO_MODE_TX_CONT
0x200020C4      [34]    _ANS_COMMAND_MODE_TX_CONT
0x200020E6       [8]    _ARG_RADIO_MODE_RX_CONT
0x200020EE      [34]    _ANS_COMMAND_MODE_RX_CONT
0x20002110      [10]    _ARG_RADIO_MODE_TX_MASTER
0x2000211A      [36]    _ANS_COMMAND_MODE_TX_MASTER
0x2000213E       [9]    _ARG_RADIO_MODE_RX_SLAVE
0x20002147      [35]    _ANS_COMMAND_MODE_RX_SLAVE
0x2000216A      [12]    _CMD_RADIO_PACKET_SEND
0x20002176      [66]    _ucRF4463TXdata
0x200021B8      [25]    _ANS_COMMAND_WRONG_MODE
0x200021D1      [11]    _CMD_RADIO_GET_STATUS
0x200021DC      [37]    _ANS_STATUS_REPORT
0x20002201      [12]    _CMD_RADIO_MATCH_BYTE_1_SET
0x2000220D       [1]    _ucRF4463MatchEnableReg
0x2000220E      [12]    _CMD_RADIO_MATCH_BYTE_2_SET
0x2000221A       [1]    _ucRF4463ByteMatch2
0x2000221B      [12]    _CMD_RADIO_MATCH_BYTE_3_SET
0x20002227       [1]    _ucRF4463ByteMatch3
0x20002228      [12]    _CMD_RADIO_MATCH_BYTE_4_SET
0x20002234       [1]    _ucRF4463ByteMatch4
0x20002235      [11]    _CMD_RADIO_MATCH_MASK_1_SET
0x20002240       [1]    _ucRF4463ByteMask1
0x20002241      [11]    _CMD_RADIO_MATCH_MASK_2_SET
0x2000224C       [1]    _ucRF4463ByteMask2
0x2000224D      [11]    _CMD_RADIO_MATCH_MASK_3_SET
0x20002258       [1]    _ucRF4463ByteMask3
0x20002259      [11]    _CMD_RADIO_MATCH_MASK_4_SET
0x20002264       [1]    _ucRF4463ByteMask4
0x20002265      [12]    _CMD_RADIO_MATCH_UNSET
0x20002271      [22]    _ANS_DEBUG_COMMAND_UNKNOWN
0x20002287       [1]    DriverRF4463PROMain_ucRF4463IRQ
0x20002288       [4]    _tx_cnt
0x2000228C       [4]    _rx_cnt
0x20002290       [1]    _ucSPI1ByteReceived
0x20002291      [16]    _RF_MODEM_MOD_TYPE_12_data
0x200022A1      [12]    _RF_MODEM_TX_RAMP_DELAY_8_data
0x200022AD      [13]    _RF_MODEM_AFC_GEAR_7_data
0x200022BA      [15]    _RF_MODEM_OOK_CNT1_11_data
0x200022C9      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x200022D9      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x200022E9      [16]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x200022F9      [13]    _RF_MODEM_AGC_WINDOW_SIZE_9_data
0x20002306      [13]    _RF_MODEM_BCR_OSR_1_9_data
0x20002313      [11]    _RF_SYNTH_PFDCP_CPFF_7_data
0x2000231E       [7]    ?lstr1___Lib_Sprintf
0x20002325      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20002335       [1]    _ucData1
0x20002336       [1]    _ucRF4463Power
0x20002337       [1]    _ucRF4463Freq3
0x20002338       [4]    vRF4463MainCommandProcessor_ulArgument_L0
0x2000233C       [1]    _ucRF4463Freq2
0x2000233D       [1]    _ucRF4463Freq1
0x2000233E       [1]    _ucRF4463Rate
0x2000233F       [1]    _ucRF4463Mode
0x20002340      [20]    _spi_read_buf
0x20002354       [1]    _Flag
0x20002355      [66]    _rx_buf
0x20002397       [1]    _reset_mode
0x20002398       [2]    _rf_timeout
0x2000239C       [4]    _ulClk
0x200023A0       [4]    ___System_CLOCK_IN_KHZ
0x200023A4       [4]    _SPI_Rd_Ptr
0x200023A8       [4]    _SPI_Wr_Ptr
0x200023AC       [4]    __VOLTAGE_RANGE
0x200023B0       [4]    _UART_Wr_Ptr
0x200023B4       [4]    _UART_Rd_Ptr
0x200023B8       [4]    _UART_Rdy_Ptr
0x200023BC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x460C       [4]    ?ICSvRF4463MainCommandProcessor_ulArgument_L0
0x51CC       [1]    ?ICS_ucUSARTNull
0x51CD    [4096]    ?ICS_ucUSARTActiveBuffer1
0x61CD       [1]    ?ICS_ucRF4463FreqChannel
0x61CE       [1]    ?ICS_ucRF4463SendMessage
0x61CF       [1]    ?ICS_ucRF4463ByteMatch1
0x61D0       [4]    ?ICS_ulUSARTActiveBuffer1BytesReceived
0x61D4    [4096]    ?ICS_ucUSART1RXBuffer
0x71D4       [4]    ?ICS_ulUSART1ByteReceived
0x71D8       [4]    ?ICS_fUSART1Buffer
0x71DC      [10]    ?ICS_CMD_RADIO_POWER_SET
0x71E6      [40]    ?ICS_ANS_COMMAND_VALUE_ACCEPTED
0x720E      [32]    ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE
0x722E       [9]    ?ICS_CMD_RADIO_BAND_SET
0x7237       [9]    ?ICS_CMD_RADIO_RATE_SET
0x7240      [12]    ?ICS_CMD_RADIO_CHANNEL_SET
0x724C       [7]    ?ICS_CMD_RADIO_BW_SET
0x7253       [1]    ?ICS_ucRF4463MatchEnabled
0x7254       [4]    ?ICS_ulRF4463Step
0x7258       [9]    ?ICS_CMD_RADIO_MODE_SET
0x7261       [5]    ?ICS_ARG_RADIO_MODE_STBY
0x7266      [34]    ?ICS_ANS_COMMAND_MODE_STBY
0x7288       [8]    ?ICS_ARG_RADIO_MODE_TX_CONT
0x7290      [34]    ?ICS_ANS_COMMAND_MODE_TX_CONT
0x72B2       [8]    ?ICS_ARG_RADIO_MODE_RX_CONT
0x72BA      [34]    ?ICS_ANS_COMMAND_MODE_RX_CONT
0x72DC      [10]    ?ICS_ARG_RADIO_MODE_TX_MASTER
0x72E6      [36]    ?ICS_ANS_COMMAND_MODE_TX_MASTER
0x730A       [9]    ?ICS_ARG_RADIO_MODE_RX_SLAVE
0x7313      [35]    ?ICS_ANS_COMMAND_MODE_RX_SLAVE
0x7336      [12]    ?ICS_CMD_RADIO_PACKET_SEND
0x7342      [66]    ?ICS_ucRF4463TXdata
0x7384      [25]    ?ICS_ANS_COMMAND_WRONG_MODE
0x739D      [11]    ?ICS_CMD_RADIO_GET_STATUS
0x73A8      [37]    ?ICS_ANS_STATUS_REPORT
0x73CD      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_1_SET
0x73D9       [1]    ?ICS_ucRF4463MatchEnableReg
0x73DA      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_2_SET
0x73E6       [1]    ?ICS_ucRF4463ByteMatch2
0x73E7      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_3_SET
0x73F3       [1]    ?ICS_ucRF4463ByteMatch3
0x73F4      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_4_SET
0x7400       [1]    ?ICS_ucRF4463ByteMatch4
0x7401      [11]    ?ICS_CMD_RADIO_MATCH_MASK_1_SET
0x740C       [1]    ?ICS_ucRF4463ByteMask1
0x740D      [11]    ?ICS_CMD_RADIO_MATCH_MASK_2_SET
0x7418       [1]    ?ICS_ucRF4463ByteMask2
0x7419      [11]    ?ICS_CMD_RADIO_MATCH_MASK_3_SET
0x7424       [1]    ?ICS_ucRF4463ByteMask3
0x7425      [11]    ?ICS_CMD_RADIO_MATCH_MASK_4_SET
0x7430       [1]    ?ICS_ucRF4463ByteMask4
0x7431      [12]    ?ICS_CMD_RADIO_MATCH_UNSET
0x743D      [22]    ?ICS_ANS_DEBUG_COMMAND_UNKNOWN
0x7453       [1]    ?ICSDriverRF4463PROMain_ucRF4463IRQ
0x7454       [4]    ?ICS_tx_cnt
0x7458       [4]    ?ICS_rx_cnt
0x745C       [1]    ?ICS_ucSPI1ByteReceived
0x745D      [16]    ?ICS_RF_MODEM_MOD_TYPE_12_data
0x746D      [12]    ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
0x7479      [13]    ?ICS_RF_MODEM_AFC_GEAR_7_data
0x7486      [15]    ?ICS_RF_MODEM_OOK_CNT1_11_data
0x7495      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x74A5      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x74B5      [16]    ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x74C5      [13]    ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data
0x74D2      [13]    ?ICS_RF_MODEM_BCR_OSR_1_9_data
0x74DF      [11]    ?ICS_RF_SYNTH_PFDCP_CPFF_7_data
0x74EA       [7]    ?ICS?lstr1___Lib_Sprintf
0x74F1      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x7501       [1]    ?ICS_ucData1
0x7502      [18]    ?ICS?lstr8_DriverRF4463PROMain
0x7514      [32]    ?ICSvRF4463MainCommandProcessor_ucCommand_L0
0x7534      [64]    ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0
0x7574       [1]    ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0
0x7575       [1]    ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0
0x7576       [1]    ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0
0x7577      [64]    ?ICSvRF4463MainCommandProcessor_ucTXT_L0
0x75B7     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
0x763B     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
0x76BF     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
0x7743     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
0x77C7     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
0x784B     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
0x78CF     [132]    _RF_MODEM_MOD_TYPE_12
0x7953     [121]    _RF_MODEM_OOK_CNT1_11_433
0x79CC     [121]    _RF_MODEM_OOK_CNT1_11_850
0x7A48     [108]    __GPIO_MODULE_USART1_PB67
0x7AB4     [108]    __GPIO_MODULE_SPI1_PB345
0x7B20      [99]    _RF_MODEM_BCR_OSR_1_9_433
0x7B83      [99]    _RF_MODEM_BCR_OSR_1_9_850
0x7BE6      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_433
0x7C49      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_850
0x7CAC      [26]    ?ICS?lstr9_DriverRF4463PROMain
0x7CC6      [31]    ?ICS?lstr10_DriverRF4463PROMain
0x7CE5      [14]    ?ICS?lstr11_DriverRF4463PROMain
0x7CF3       [3]    ?ICS?lstr12_DriverRF4463PROMain
0x7CF6      [15]    ?ICS?lstr13_DriverRF4463PROMain
0x7D05      [88]    _RF_MODEM_TX_RAMP_DELAY_8_433
0x7D5D      [88]    _RF_MODEM_TX_RAMP_DELAY_8_850
0x7DB5      [77]    _RF_SYNTH_PFDCP_CPFF_7
0x7E02      [77]    _RF_MODEM_AFC_GEAR_7_850
0x7E4F      [77]    _RF_MODEM_AFC_GEAR_7_433
0x7E9C      [52]    __Lib_Sprintf__npowers_
0x7ED0      [52]    __Lib_Sprintf__powers_
0x7F04      [48]    __Lib_Sprintf_octpowers
0x7F34      [40]    __Lib_Sprintf_dpowers
0x7F5C      [32]    __Lib_Sprintf_hexpowers
0x7F7C      [31]    ?lstr_3_DriverRF4463PROMain
0x7F9B      [28]    ?lstr_5_DriverRF4463PROMain
0x7FB7      [27]    ?lstr_4_DriverRF4463PROMain
0x7FD2      [25]    ?lstr_7_DriverRF4463PROMain
0x7FEB      [25]    ?lstr_6_DriverRF4463PROMain
0x8004      [19]    ?ICS?lstr1_DriverRF4463PROMain
0x8017      [17]    __Lib_Sprintf_hexs
0x8028      [17]    __Lib_Sprintf_hexb
0x8039      [14]    _tx_test_aa_data
0x8047       [1]    ?ICSStrToLong_counter_L0
0x8048      [10]    ?ICSStrToLong_buf_str_L0
0x8054       [8]    ?ICS__Lib_Conversions_Forward_Input_multiplier_L0
0x805C       [8]    _RF_FRR_CTL_A_MODE_4_data
0x8064       [7]    _RF_POWER_UP_data
0x806B       [5]    _RF_MODEM_AGC_CONTROL_1_data
