$date
	Mon Feb 24 23:03:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux $end
$var wire 4 ! addr [3:0] $end
$var wire 4 " din [3:0] $end
$var reg 1 # full $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
b1100 "
b10 !
$end
#10000
b1 "
#20000
b101 "
b110 !
#30000
b1 "
b1001 !
#40000
b1010 "
b111 !
#50000
b1110 "
b1110 !
#60000
b0 "
b1101 !
#70000
b1111 "
b1 !
#80000
b1101 "
b100 !
#90000
b1000 "
b101 !
#100000
b100 !
#110000
b1011 "
b1100 !
#120000
b100 "
b101 !
#130000
b110 "
#140000
b1011 "
b1011 !
#150000
b1 "
#160000
b100 "
b1010 !
#170000
b1110 "
b1111 !
#180000
b100 !
#190000
b1010 "
b1000 !
#200000
b110 "
b1110 !
#210000
b1000 "
b1101 !
#220000
b110 "
b1100 !
#230000
b1 "
b0 !
#240000
b110 "
b101 !
#250000
b1010 "
b11 !
#260000
b1001 "
b111 !
#270000
b1 "
b1010 !
#280000
b100 "
b111 !
#290000
b10 "
b0 !
#300000
b0 "
b1110 !
#310000
b11 "
b100 !
#320000
b100 "
b1 !
#330000
b0 "
b1100 !
#340000
b100 "
b1011 !
#350000
b1000 "
b1101 !
#360000
b1101 "
b10 !
#370000
b101 "
b1111 !
#380000
b0 "
b1101 !
#390000
b1110 "
b111 !
#400000
b1100 "
b1110 !
#410000
b1111 "
b11 !
#420000
b1001 "
b1110 !
#430000
b1101 "
b1001 !
#440000
b1001 "
b100 !
#450000
1#
#450001
