[
	{ "expression": "STM32F100[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F100xx.svd" },
	{ "expression": "STM32F101[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F101xx.svd" },
	{ "expression": "STM32F102[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F102xx.svd" },
	{ "expression": "STM32F103[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F103xx.svd" },
	{ "expression": "STM32F105[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F105xx.svd" },
	{ "expression": "STM32F107[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F107xx.svd" },
	{ "expression": "STM32F103[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F103xx.svd" },
	{ "expression": "STM32F103[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F103xx.svd" },
	{ "expression": "STM32F103[a-z0-9]{2}", "flags": "i", "path": "data/STMicro/STM32F103xx.svd" },
	{ "expression": "STM32L4[a-z0-9]1.*", "flags": "i", "path": "data/STMicro/STM32L4x1.svd" },
	{ "expression": "STM32L4[a-z0-9]2.*", "flags": "i", "path": "data/STMicro/STM32L4x2.svd" },
	{ "expression": "STM32L4[a-z0-9]3.*", "flags": "i", "path": "data/STMicro/STM32L4x3.svd" },
	{ "expression": "STM32L4[a-z0-9]5.*", "flags": "i", "path": "data/STMicro/STM32L4x5.svd" },
	{ "expression": "STM32L4[a-z0-9]6.*", "flags": "i", "path": "data/STMicro/STM32L4x6.svd" },
	{ "expression": "ATSAM[a-z0-9]4C.*", "flags": "i", "path": "data/Atmel/ATSAM3X4C.svd" },
	{ "expression": "ATSAM[a-z0-9]4E.*", "flags": "i", "path": "data/Atmel/ATSAM3X4E.svd" },
	{ "expression": "ATSAM[a-z0-9]8C.*", "flags": "i", "path": "data/Atmel/ATSAM3X8C.svd" },
	{ "expression": "ATSAM[a-z0-9]8E.*", "flags": "i", "path": "data/Atmel/ATSAM3X8E.svd" },
	{ "expression": "ATSAM[a-z0-9]8H.*", "flags": "i", "path": "data/Atmel/ATSAM3X8H.svd" }
]
