Analysis & Synthesis report for WeightOptimization
Fri Nov 17 06:28:49 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_0
 11. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_0|clk_div:clk1
 12. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_1
 13. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_1|clk_div:clk1
 14. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_2
 15. Parameter Settings for User Entity Instance: WeightRAM:getWeight1_2|clk_div:clk1
 16. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_2|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_2|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: Delta:delta1_2|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: Delta:delta1_2|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_1|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_1|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: Delta:delta1_1|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: Delta:delta1_1|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_0|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_0|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: Delta:delta1_0|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: Delta:delta1_0|lpm_divide:Div0
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "WeightRAM:getWeight1_2"
 30. Port Connectivity Checks: "WeightRAM:getWeight1_1"
 31. Port Connectivity Checks: "WeightRAM:getWeight1_0|clk_div:clk1"
 32. Port Connectivity Checks: "WeightRAM:getWeight1_0"
 33. Port Connectivity Checks: "Subtraction:sub1_2"
 34. Port Connectivity Checks: "Subtraction:sub1_1"
 35. Port Connectivity Checks: "Subtraction:sub1_0"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 17 06:28:49 2017    ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; WeightOptimization                       ;
; Top-level Entity Name              ; WeightOptimization                       ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 4,567                                    ;
;     Total combinational functions  ; 4,567                                    ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 144                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 6                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; WeightOptimization ; WeightOptimization ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; ../WeightInitiallize/clk_div.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/clk_div.sv                  ;
; ../WeightInitiallize/LFSR.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv                     ;
; ../WeightInitiallize/WeightRAM.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv                ;
; WeightOptimization.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/WeightOptimization.sv      ;
; Substraction.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/Substraction.sv            ;
; SigmoidPrime.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/SigmoidPrime.sv            ;
; Delta.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/Delta.sv                   ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_divide.tdf                                 ;
; db/lpm_divide_2gm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/lpm_divide_2gm.tdf      ;
; db/sign_div_unsign_cnh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/sign_div_unsign_cnh.tdf ;
; db/alt_u_div_q5f.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/alt_u_div_q5f.tdf       ;
; db/add_sub_lkc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/add_sub_mkc.tdf         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;
; db/mult_68t.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/mult_68t.tdf            ;
; db/lpm_divide_ofm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/lpm_divide_ofm.tdf      ;
; db/sign_div_unsign_2nh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/sign_div_unsign_2nh.tdf ;
; db/alt_u_div_65f.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/db/alt_u_div_65f.tdf       ;
+-----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,567          ;
;                                             ;                ;
; Total combinational functions               ; 4567           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 687            ;
;     -- 3 input functions                    ; 2892           ;
;     -- <=2 input functions                  ; 988            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2590           ;
;     -- arithmetic mode                      ; 1977           ;
;                                             ;                ;
; Total registers                             ; 0              ;
;     -- Dedicated logic registers            ; 0              ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 144            ;
; Embedded Multiplier 9-bit elements          ; 6              ;
; Maximum fan-out node                        ; out1_cal[2][0] ;
; Maximum fan-out                             ; 86             ;
; Total fan-out                               ; 13077          ;
; Average fan-out                             ; 2.77           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |WeightOptimization                       ; 4567 (1)          ; 0 (0)        ; 0           ; 0          ; 6            ; 0       ; 3         ; 144  ; 0            ; |WeightOptimization                                                                                                                     ;              ;
;    |Delta:delta1_0|                       ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0                                                                                                      ;              ;
;       |lpm_divide:Div0|                   ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_divide:Div0                                                                                      ;              ;
;          |lpm_divide_ofm:auto_generated|  ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_divide:Div0|lpm_divide_ofm:auto_generated                                                        ;              ;
;             |sign_div_unsign_2nh:divider| ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                            ;              ;
;                |alt_u_div_65f:divider|    ; 309 (309)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider      ;              ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_mult:Mult0                                                                                       ;              ;
;          |mult_68t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_0|lpm_mult:Mult0|mult_68t:auto_generated                                                               ;              ;
;    |Delta:delta1_1|                       ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1                                                                                                      ;              ;
;       |lpm_divide:Div0|                   ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_divide:Div0                                                                                      ;              ;
;          |lpm_divide_ofm:auto_generated|  ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_divide:Div0|lpm_divide_ofm:auto_generated                                                        ;              ;
;             |sign_div_unsign_2nh:divider| ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                            ;              ;
;                |alt_u_div_65f:divider|    ; 309 (309)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider      ;              ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_mult:Mult0                                                                                       ;              ;
;          |mult_68t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_1|lpm_mult:Mult0|mult_68t:auto_generated                                                               ;              ;
;    |Delta:delta1_2|                       ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2                                                                                                      ;              ;
;       |lpm_divide:Div0|                   ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_divide:Div0                                                                                      ;              ;
;          |lpm_divide_ofm:auto_generated|  ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_divide:Div0|lpm_divide_ofm:auto_generated                                                        ;              ;
;             |sign_div_unsign_2nh:divider| ; 309 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                            ;              ;
;                |alt_u_div_65f:divider|    ; 309 (309)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_divide:Div0|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider      ;              ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_mult:Mult0                                                                                       ;              ;
;          |mult_68t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |WeightOptimization|Delta:delta1_2|lpm_mult:Mult0|mult_68t:auto_generated                                                               ;              ;
;    |SigmoidPrime:sig1_0|                  ; 1173 (8)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 584 (584)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;       |lpm_divide:Div1|                   ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div1|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 581 (581)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_0|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;    |SigmoidPrime:sig1_1|                  ; 1173 (8)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 584 (584)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;       |lpm_divide:Div1|                   ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div1|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 581 (581)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_1|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;    |SigmoidPrime:sig1_2|                  ; 1173 (8)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 584 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 584 (584)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;       |lpm_divide:Div1|                   ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_2gm:auto_generated|  ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div1|lpm_divide_2gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_cnh:divider| ; 581 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                |alt_u_div_q5f:divider|    ; 581 (581)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|SigmoidPrime:sig1_2|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ;              ;
;    |Subtraction:sub1_0|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Subtraction:sub1_0                                                                                                  ;              ;
;    |Subtraction:sub1_1|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Subtraction:sub1_1                                                                                                  ;              ;
;    |Subtraction:sub1_2|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |WeightOptimization|Subtraction:sub1_2                                                                                                  ;              ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_0|clk_div:clk1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
; N              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_1|clk_div:clk1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
; N              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WeightRAM:getWeight1_2|clk_div:clk1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
; N              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_2|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_2|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_2|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_68t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_2|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ofm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_1|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_1|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_68t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ofm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SigmoidPrime:sig1_0|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                    ;
; LPM_WIDTHD             ; 11             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_0|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_68t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delta:delta1_0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ofm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 3                             ;
; Entity Instance                       ; Delta:delta1_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 20                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; Delta:delta1_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 20                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; Delta:delta1_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 20                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "WeightRAM:getWeight1_2" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; In            ; Input ; Info     ; Stuck at VCC    ;
; Address[5..2] ; Input ; Info     ; Stuck at VCC    ;
; Address[1..0] ; Input ; Info     ; Stuck at GND    ;
; Address[6]    ; Input ; Info     ; Stuck at GND    ;
; WE            ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+----------------------------------------------------+
; Port Connectivity Checks: "WeightRAM:getWeight1_1" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; In            ; Input ; Info     ; Stuck at VCC    ;
; Address[5..4] ; Input ; Info     ; Stuck at VCC    ;
; Address[2..0] ; Input ; Info     ; Stuck at VCC    ;
; Address[6]    ; Input ; Info     ; Stuck at GND    ;
; Address[3]    ; Input ; Info     ; Stuck at GND    ;
; WE            ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WeightRAM:getWeight1_0|clk_div:clk1"                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "WeightRAM:getWeight1_0" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; In            ; Input ; Info     ; Stuck at VCC    ;
; Address[5..4] ; Input ; Info     ; Stuck at VCC    ;
; Address[3..2] ; Input ; Info     ; Stuck at GND    ;
; Address[6]    ; Input ; Info     ; Stuck at GND    ;
; Address[1]    ; Input ; Info     ; Stuck at VCC    ;
; Address[0]    ; Input ; Info     ; Stuck at GND    ;
; WE            ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Subtraction:sub1_2"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sign ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Subtraction:sub1_1"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sign ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Subtraction:sub1_0"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sign ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Nov 17 06:28:34 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WeightOptimization -c WeightOptimization
Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/clk_div.sv
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv
    Info: Found entity 1: LFSR
Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv
    Info: Found entity 1: WeightRAM
Info: Found 1 design units, including 1 entities, in source file weightoptimization.sv
    Info: Found entity 1: WeightOptimization
Info: Found 1 design units, including 1 entities, in source file weightoptimization_tb.sv
    Info: Found entity 1: WeightOptimization_tb
Info: Found 1 design units, including 1 entities, in source file substraction.sv
    Info: Found entity 1: Subtraction
Info: Found 1 design units, including 1 entities, in source file sigmoidprime.sv
    Info: Found entity 1: SigmoidPrime
Info: Found 1 design units, including 1 entities, in source file sigmoidprime_tb.sv
    Info: Found entity 1: SigmoidPrime_tb
Info: Found 1 design units, including 1 entities, in source file delta.sv
    Info: Found entity 1: Delta
Info: Found 1 design units, including 1 entities, in source file delta_tb.sv
    Info: Found entity 1: Delta_tb
Info: Found 1 design units, including 1 entities, in source file weightupdate.sv
    Info: Found entity 1: WeightUpdate
Info: Found 1 design units, including 1 entities, in source file weightupdate_tb.sv
    Info: Found entity 1: WeightUpdate_tb
Info: Elaborating entity "WeightOptimization" for the top level hierarchy
Info: Elaborating entity "Subtraction" for hierarchy "Subtraction:sub1_0"
Info: Elaborating entity "SigmoidPrime" for hierarchy "SigmoidPrime:sig1_0"
Warning (10230): Verilog HDL assignment warning at SigmoidPrime.sv(7): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Delta" for hierarchy "Delta:delta1_0"
Warning (10230): Verilog HDL assignment warning at Delta.sv(8): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "WeightRAM" for hierarchy "WeightRAM:getWeight1_0"
Info: Elaborating entity "LFSR" for hierarchy "WeightRAM:getWeight1_0|LFSR:rndnm"
Info: Elaborating entity "clk_div" for hierarchy "WeightRAM:getWeight1_0|clk_div:clk1"
Warning (10230): Verilog HDL assignment warning at clk_div.sv(25): truncated value with size 32 to match size of target (4)
Info: Inferred 12 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_2|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delta:delta1_2|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Delta:delta1_2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_1|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_1|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delta:delta1_1|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Delta:delta1_1|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_0|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SigmoidPrime:sig1_0|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delta:delta1_0|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Delta:delta1_0|Div0"
Info: Elaborated megafunction instantiation "SigmoidPrime:sig1_2|lpm_divide:Div0"
Info: Instantiated megafunction "SigmoidPrime:sig1_2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "29"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf
    Info: Found entity 1: lpm_divide_2gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info: Found entity 1: sign_div_unsign_cnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf
    Info: Found entity 1: alt_u_div_q5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "SigmoidPrime:sig1_2|lpm_divide:Div1"
Info: Instantiated megafunction "SigmoidPrime:sig1_2|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "29"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "Delta:delta1_2|lpm_mult:Mult0"
Info: Instantiated megafunction "Delta:delta1_2|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_68t.tdf
    Info: Found entity 1: mult_68t
Info: Elaborated megafunction instantiation "Delta:delta1_2|lpm_divide:Div0"
Info: Instantiated megafunction "Delta:delta1_2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ofm.tdf
    Info: Found entity 1: lpm_divide_ofm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info: Found entity 1: sign_div_unsign_2nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_65f.tdf
    Info: Found entity 1: alt_u_div_65f
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_18_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_2|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_20_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_18_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_1|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_20_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_12_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_18_result_int[0]~24"
    Info (17048): Logic cell "SigmoidPrime:sig1_0|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_20_result_int[0]~24"
Info: Generated suppressed messages file C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/WeightOptimization.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 54 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clock"
    Warning (15610): No output dependent on input pin "Rst"
    Warning (15610): No output dependent on input pin "WE"
    Warning (15610): No output dependent on input pin "In"
    Warning (15610): No output dependent on input pin "out_cal[4][0]"
    Warning (15610): No output dependent on input pin "out_cal[4][1]"
    Warning (15610): No output dependent on input pin "out_cal[4][2]"
    Warning (15610): No output dependent on input pin "out_cal[4][3]"
    Warning (15610): No output dependent on input pin "out_cal[4][4]"
    Warning (15610): No output dependent on input pin "out_cal[4][5]"
    Warning (15610): No output dependent on input pin "out_cal[4][6]"
    Warning (15610): No output dependent on input pin "out_cal[4][7]"
    Warning (15610): No output dependent on input pin "out_cal[4][8]"
    Warning (15610): No output dependent on input pin "out_cal[4][9]"
    Warning (15610): No output dependent on input pin "out_cal[3][0]"
    Warning (15610): No output dependent on input pin "out_cal[3][1]"
    Warning (15610): No output dependent on input pin "out_cal[3][2]"
    Warning (15610): No output dependent on input pin "out_cal[3][3]"
    Warning (15610): No output dependent on input pin "out_cal[3][4]"
    Warning (15610): No output dependent on input pin "out_cal[3][5]"
    Warning (15610): No output dependent on input pin "out_cal[3][6]"
    Warning (15610): No output dependent on input pin "out_cal[3][7]"
    Warning (15610): No output dependent on input pin "out_cal[3][8]"
    Warning (15610): No output dependent on input pin "out_cal[3][9]"
    Warning (15610): No output dependent on input pin "out_cal[2][0]"
    Warning (15610): No output dependent on input pin "out_cal[2][1]"
    Warning (15610): No output dependent on input pin "out_cal[2][2]"
    Warning (15610): No output dependent on input pin "out_cal[2][3]"
    Warning (15610): No output dependent on input pin "out_cal[2][4]"
    Warning (15610): No output dependent on input pin "out_cal[2][5]"
    Warning (15610): No output dependent on input pin "out_cal[2][6]"
    Warning (15610): No output dependent on input pin "out_cal[2][7]"
    Warning (15610): No output dependent on input pin "out_cal[2][8]"
    Warning (15610): No output dependent on input pin "out_cal[2][9]"
    Warning (15610): No output dependent on input pin "out_cal[1][0]"
    Warning (15610): No output dependent on input pin "out_cal[1][1]"
    Warning (15610): No output dependent on input pin "out_cal[1][2]"
    Warning (15610): No output dependent on input pin "out_cal[1][3]"
    Warning (15610): No output dependent on input pin "out_cal[1][4]"
    Warning (15610): No output dependent on input pin "out_cal[1][5]"
    Warning (15610): No output dependent on input pin "out_cal[1][6]"
    Warning (15610): No output dependent on input pin "out_cal[1][7]"
    Warning (15610): No output dependent on input pin "out_cal[1][8]"
    Warning (15610): No output dependent on input pin "out_cal[1][9]"
    Warning (15610): No output dependent on input pin "out_cal[0][0]"
    Warning (15610): No output dependent on input pin "out_cal[0][1]"
    Warning (15610): No output dependent on input pin "out_cal[0][2]"
    Warning (15610): No output dependent on input pin "out_cal[0][3]"
    Warning (15610): No output dependent on input pin "out_cal[0][4]"
    Warning (15610): No output dependent on input pin "out_cal[0][5]"
    Warning (15610): No output dependent on input pin "out_cal[0][6]"
    Warning (15610): No output dependent on input pin "out_cal[0][7]"
    Warning (15610): No output dependent on input pin "out_cal[0][8]"
    Warning (15610): No output dependent on input pin "out_cal[0][9]"
Info: Implemented 4717 device resources after synthesis - the final resource count might be different
    Info: Implemented 114 input pins
    Info: Implemented 30 output pins
    Info: Implemented 4567 logic cells
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Fri Nov 17 06:28:49 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/WeightOptimization.map.smsg.


