-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "11/19/2019 22:15:34"

-- 
-- Device: Altera 5CSEBA6U23I7 Package UFBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lavagame2 IS
    PORT (
	clk : IN std_logic;
	hsync : OUT std_logic;
	vsync : OUT std_logic;
	VGA_R : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	LED : OUT std_logic
	);
END lavagame2;

-- Design Ports Information
-- hsync	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vsync	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[2]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[3]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[0]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[1]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[2]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[3]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[0]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[1]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[2]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[3]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LED	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- clk	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF lavagame2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_hsync : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LED : std_logic;
SIGNAL \Add5~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Add5~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Add5~8_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Add5~8_BY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Add5~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Add5~35\ : std_logic;
SIGNAL \Add5~36\ : std_logic;
SIGNAL \Add5~37\ : std_logic;
SIGNAL \Add5~38\ : std_logic;
SIGNAL \Add5~39\ : std_logic;
SIGNAL \Add5~40\ : std_logic;
SIGNAL \Add5~41\ : std_logic;
SIGNAL \Add5~42\ : std_logic;
SIGNAL \Add5~43\ : std_logic;
SIGNAL \Add5~44\ : std_logic;
SIGNAL \Add5~45\ : std_logic;
SIGNAL \Add5~46\ : std_logic;
SIGNAL \Add5~47\ : std_logic;
SIGNAL \Add5~48\ : std_logic;
SIGNAL \Add5~49\ : std_logic;
SIGNAL \Add5~50\ : std_logic;
SIGNAL \Add5~51\ : std_logic;
SIGNAL \Add5~52\ : std_logic;
SIGNAL \Add5~53\ : std_logic;
SIGNAL \Add5~54\ : std_logic;
SIGNAL \Add5~55\ : std_logic;
SIGNAL \Add5~56\ : std_logic;
SIGNAL \Add5~57\ : std_logic;
SIGNAL \Add5~58\ : std_logic;
SIGNAL \Add5~59\ : std_logic;
SIGNAL \Add5~60\ : std_logic;
SIGNAL \Add5~61\ : std_logic;
SIGNAL \Add5~62\ : std_logic;
SIGNAL \Add5~63\ : std_logic;
SIGNAL \Add5~64\ : std_logic;
SIGNAL \Add5~65\ : std_logic;
SIGNAL \Add5~66\ : std_logic;
SIGNAL \Add5~67\ : std_logic;
SIGNAL \Add5~68\ : std_logic;
SIGNAL \Add5~69\ : std_logic;
SIGNAL \Add5~70\ : std_logic;
SIGNAL \Add5~71\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \clk25~0_combout\ : std_logic;
SIGNAL \clk25~q\ : std_logic;
SIGNAL \compteur:vga_column[0]~q\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \compteur:vga_column[1]~q\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \compteur:vga_column[2]~q\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \compteur:vga_column[3]~q\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \compteur:vga_column[4]~q\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \compteur:vga_column[5]~q\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \compteur:vga_column[6]~q\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \compteur:vga_column[7]~q\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \compteur:vga_column[8]~q\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \compteur:vga_column[10]~q\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \compteur:vga_column[9]~q\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \compteur:vga_column[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \vga_column~1_combout\ : std_logic;
SIGNAL \vga_column~0_combout\ : std_logic;
SIGNAL \vga_column~2_combout\ : std_logic;
SIGNAL \compteur~0_combout\ : std_logic;
SIGNAL \compteur~1_combout\ : std_logic;
SIGNAL \hsync~reg0_q\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \compteur:vga_line[0]~q\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \compteur:vga_line[1]~q\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \compteur:vga_line[2]~q\ : std_logic;
SIGNAL \Add2~2\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \compteur:vga_line[3]~q\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \compteur:vga_line[4]~q\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \compteur:vga_line[6]~q\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \compteur:vga_line[7]~q\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \compteur:vga_line[8]~q\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \compteur:vga_line[9]~q\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \compteur:vga_line[10]~q\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \vga_line~3_combout\ : std_logic;
SIGNAL \compteur:vga_line[5]~q\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \compteur~3_combout\ : std_logic;
SIGNAL \vga_line~0_combout\ : std_logic;
SIGNAL \compteur~2_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \vga_line~1_combout\ : std_logic;
SIGNAL \compteur~4_combout\ : std_logic;
SIGNAL \vga_line~2_combout\ : std_logic;
SIGNAL \compteur~5_combout\ : std_logic;
SIGNAL \compteur~6_combout\ : std_logic;
SIGNAL \vsync~reg0_q\ : std_logic;
SIGNAL \vga_line~4_combout\ : std_logic;
SIGNAL \vga_line~5_combout\ : std_logic;
SIGNAL \vga_line~6_combout\ : std_logic;
SIGNAL \vga_line~7_combout\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Add4~2\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \Add4~18\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \LessThan2~2_combout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \vga_column~3_combout\ : std_logic;
SIGNAL \vga_column~4_combout\ : std_logic;
SIGNAL \vga_column~5_combout\ : std_logic;
SIGNAL \vga_column~6_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Add3~1_combout\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \Add3~3_combout\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \Add5~31\ : std_logic;
SIGNAL \Add5~34\ : std_logic;
SIGNAL \Add5~30\ : std_logic;
SIGNAL \Add5~29\ : std_logic;
SIGNAL \Add5~28\ : std_logic;
SIGNAL \Add5~27\ : std_logic;
SIGNAL \Add5~26\ : std_logic;
SIGNAL \Add5~33\ : std_logic;
SIGNAL \Add5~25\ : std_logic;
SIGNAL \Add5~32\ : std_logic;
SIGNAL \Add5~24\ : std_logic;
SIGNAL \Add5~23\ : std_logic;
SIGNAL \Add5~22\ : std_logic;
SIGNAL \Add5~21\ : std_logic;
SIGNAL \Add5~20\ : std_logic;
SIGNAL \Add5~19\ : std_logic;
SIGNAL \Add5~18\ : std_logic;
SIGNAL \Add5~17\ : std_logic;
SIGNAL \Add5~16\ : std_logic;
SIGNAL \Add5~15\ : std_logic;
SIGNAL \Add5~14\ : std_logic;
SIGNAL \Add5~13\ : std_logic;
SIGNAL \Add5~12\ : std_logic;
SIGNAL \Add5~11\ : std_logic;
SIGNAL \Add5~10\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~8_resulta\ : std_logic;
SIGNAL \Add6~126_cout\ : std_logic;
SIGNAL \Add6~127\ : std_logic;
SIGNAL \Add6~122\ : std_logic;
SIGNAL \Add6~123\ : std_logic;
SIGNAL \Add6~118\ : std_logic;
SIGNAL \Add6~119\ : std_logic;
SIGNAL \Add6~114\ : std_logic;
SIGNAL \Add6~115\ : std_logic;
SIGNAL \Add6~110\ : std_logic;
SIGNAL \Add6~111\ : std_logic;
SIGNAL \Add6~106\ : std_logic;
SIGNAL \Add6~107\ : std_logic;
SIGNAL \Add6~102\ : std_logic;
SIGNAL \Add6~103\ : std_logic;
SIGNAL \Add6~98\ : std_logic;
SIGNAL \Add6~99\ : std_logic;
SIGNAL \Add6~94\ : std_logic;
SIGNAL \Add6~95\ : std_logic;
SIGNAL \Add6~90\ : std_logic;
SIGNAL \Add6~91\ : std_logic;
SIGNAL \Add6~86\ : std_logic;
SIGNAL \Add6~87\ : std_logic;
SIGNAL \Add6~82\ : std_logic;
SIGNAL \Add6~83\ : std_logic;
SIGNAL \Add6~78\ : std_logic;
SIGNAL \Add6~79\ : std_logic;
SIGNAL \Add6~74\ : std_logic;
SIGNAL \Add6~75\ : std_logic;
SIGNAL \Add6~70\ : std_logic;
SIGNAL \Add6~71\ : std_logic;
SIGNAL \Add6~66\ : std_logic;
SIGNAL \Add6~67\ : std_logic;
SIGNAL \Add6~62\ : std_logic;
SIGNAL \Add6~63\ : std_logic;
SIGNAL \Add6~58\ : std_logic;
SIGNAL \Add6~59\ : std_logic;
SIGNAL \Add6~34\ : std_logic;
SIGNAL \Add6~35\ : std_logic;
SIGNAL \Add6~30\ : std_logic;
SIGNAL \Add6~31\ : std_logic;
SIGNAL \Add6~38\ : std_logic;
SIGNAL \Add6~39\ : std_logic;
SIGNAL \Add6~42\ : std_logic;
SIGNAL \Add6~43\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~27\ : std_logic;
SIGNAL \Add6~54\ : std_logic;
SIGNAL \Add6~55\ : std_logic;
SIGNAL \Add6~50\ : std_logic;
SIGNAL \Add6~51\ : std_logic;
SIGNAL \Add6~46\ : std_logic;
SIGNAL \Add6~47\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~19\ : std_logic;
SIGNAL \Add6~22\ : std_logic;
SIGNAL \Add6~23\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~15\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \LessThan5~3_combout\ : std_logic;
SIGNAL \LessThan5~4_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan5~1_combout\ : std_logic;
SIGNAL \LessThan5~2_combout\ : std_logic;
SIGNAL \LessThan5~5_combout\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \Add6~45_sumout\ : std_logic;
SIGNAL \Add6~49_sumout\ : std_logic;
SIGNAL \Add6~53_sumout\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \Add6~41_sumout\ : std_logic;
SIGNAL \Add6~37_sumout\ : std_logic;
SIGNAL \Add6~29_sumout\ : std_logic;
SIGNAL \Add6~33_sumout\ : std_logic;
SIGNAL \Add6~57_sumout\ : std_logic;
SIGNAL \Add6~61_sumout\ : std_logic;
SIGNAL \Add6~65_sumout\ : std_logic;
SIGNAL \Add6~69_sumout\ : std_logic;
SIGNAL \Add6~73_sumout\ : std_logic;
SIGNAL \Add6~77_sumout\ : std_logic;
SIGNAL \Add6~81_sumout\ : std_logic;
SIGNAL \Add6~85_sumout\ : std_logic;
SIGNAL \Add6~89_sumout\ : std_logic;
SIGNAL \Add6~93_sumout\ : std_logic;
SIGNAL \Add6~97_sumout\ : std_logic;
SIGNAL \Add6~101_sumout\ : std_logic;
SIGNAL \Add6~105_sumout\ : std_logic;
SIGNAL \Add6~109_sumout\ : std_logic;
SIGNAL \Add6~113_sumout\ : std_logic;
SIGNAL \Add6~117_sumout\ : std_logic;
SIGNAL \Add6~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~126\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~122\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~118\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~114\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~110\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~106\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~102\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~98\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~94\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~90\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~86\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~82\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[320]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[319]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[319]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[317]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[317]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[315]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[315]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[313]~194_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[313]~195_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[311]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[311]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[309]~192_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[309]~193_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[307]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[307]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[305]~217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[305]~218_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~78_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[320]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[319]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[318]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[318]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[317]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[316]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[316]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[315]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[314]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[314]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[313]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[312]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[312]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[311]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[310]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[310]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[309]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[308]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[308]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[307]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[306]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[306]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[305]~203_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[304]~225_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[304]~226_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[339]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[339]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[338]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[337]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[337]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[336]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[335]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[335]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[334]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[333]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[333]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[332]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[331]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[331]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[330]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[329]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[329]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[328]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[327]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[327]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[326]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[325]~202_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[325]~204_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[324]~227_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[323]~246_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[323]~247_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[358]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[358]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[357]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[356]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[356]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[355]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[354]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[354]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[353]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[352]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[352]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[351]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[350]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[350]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[349]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[348]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[348]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[347]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[346]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[346]~180_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[345]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[344]~228_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[343]~248_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[342]~265_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[342]~266_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[377]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[377]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[376]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[375]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[375]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[374]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[373]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[373]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[372]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[371]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[371]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[370]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[369]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[369]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[368]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[367]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[367]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[366]~181_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[365]~201_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[365]~206_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[364]~229_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[363]~245_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[363]~249_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[362]~267_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[361]~283_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[361]~284_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[396]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[396]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[395]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[394]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[394]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[393]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[392]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[392]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[391]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[390]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[390]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[389]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[388]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[388]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[387]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[386]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[386]~182_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[385]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[384]~223_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[384]~230_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[383]~250_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[382]~264_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[382]~268_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[381]~285_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[380]~299_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[380]~300_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[415]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[415]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[414]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[413]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[413]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[412]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[411]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[411]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[410]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[409]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[409]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[408]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[407]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[407]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[406]~183_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[405]~200_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[405]~208_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[404]~231_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[403]~244_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[403]~251_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[402]~269_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[401]~282_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[401]~286_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[400]~301_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[399]~314_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[399]~315_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[434]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[434]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[433]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[432]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[432]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[431]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[430]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[430]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[429]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[428]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[428]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[427]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[426]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[426]~184_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[425]~209_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[424]~222_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[424]~232_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[423]~252_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[422]~263_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[422]~270_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[421]~287_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[420]~298_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[420]~302_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[419]~316_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[418]~328_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[453]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[453]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[452]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[451]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[451]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[450]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[449]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[449]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[448]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[447]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[447]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[446]~185_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[445]~199_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[445]~210_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[444]~233_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[443]~243_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[443]~253_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[442]~271_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[441]~281_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[441]~288_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[440]~303_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[439]~313_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[439]~317_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[438]~329_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[437]~339_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[437]~340_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[472]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[472]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[471]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[470]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[470]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[469]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[468]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[468]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[467]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[466]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[466]~186_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[465]~211_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[464]~221_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[464]~234_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[463]~254_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[462]~262_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[462]~272_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[461]~289_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[460]~297_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[460]~304_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[459]~318_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[458]~326_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[458]~330_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[457]~341_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[456]~349_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[456]~350_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[491]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[491]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[490]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[489]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[489]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[488]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[487]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[487]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[486]~187_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[485]~198_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[485]~212_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[484]~235_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[483]~242_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[482]~273_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[481]~280_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[481]~290_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[480]~305_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[479]~312_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[479]~319_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[478]~331_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[477]~338_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[477]~342_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[476]~351_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[475]~359_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[510]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[510]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[509]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[508]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[508]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[507]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[506]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[506]~188_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[505]~213_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[504]~220_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[504]~236_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[503]~256_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[502]~261_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[502]~274_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[501]~291_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[500]~296_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[500]~306_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[499]~320_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[498]~325_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[498]~332_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[497]~343_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[496]~348_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[496]~352_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[495]~360_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[494]~365_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[494]~366_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[529]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[529]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[528]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[527]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[527]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[526]~189_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[525]~197_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[525]~214_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[524]~237_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[523]~241_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[523]~257_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[522]~275_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[521]~279_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[521]~292_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[520]~307_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[519]~311_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[519]~321_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[518]~333_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[517]~337_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[517]~344_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[516]~353_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[515]~357_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[515]~361_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[514]~367_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[513]~371_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[513]~372_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[548]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[548]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[547]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[546]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[546]~190_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[545]~215_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[544]~219_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[544]~238_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[543]~258_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[542]~260_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[542]~276_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[541]~293_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[540]~295_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[540]~308_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[539]~322_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[538]~324_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[538]~334_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[537]~345_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[536]~347_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[536]~354_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[535]~362_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[534]~364_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[534]~368_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[533]~373_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[532]~375_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[532]~376_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[567]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[567]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[566]~191_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[565]~196_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[565]~216_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[564]~239_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[563]~240_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[563]~259_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[562]~277_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[561]~278_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[561]~294_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[560]~309_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[559]~310_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[559]~323_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[558]~335_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[557]~336_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[557]~346_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[556]~355_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[555]~356_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[555]~363_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[554]~369_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[553]~370_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[553]~374_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[552]~377_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[551]~378_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[551]~379_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~82_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~78_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~74_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~70_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~66_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~62_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~58_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~54_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~50_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~46_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \currentColor~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \currentColor~1_combout\ : std_logic;
SIGNAL \currentColor~2_combout\ : std_logic;
SIGNAL \currentColor~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \currentColor~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[4]~0_combout\ : std_logic;
SIGNAL \currentColor~5_combout\ : std_logic;
SIGNAL \compteur~7_combout\ : std_logic;
SIGNAL \compteur~8_combout\ : std_logic;
SIGNAL \LessThan1~4_combout\ : std_logic;
SIGNAL \Add8~5_sumout\ : std_logic;
SIGNAL \Add8~6\ : std_logic;
SIGNAL \Add8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~2_combout\ : std_logic;
SIGNAL \currentColor~6_combout\ : std_logic;
SIGNAL \currentColor~7_combout\ : std_logic;
SIGNAL \LessThan14~0_combout\ : std_logic;
SIGNAL \vga_line~8_combout\ : std_logic;
SIGNAL \Add8~2\ : std_logic;
SIGNAL \Add8~13_sumout\ : std_logic;
SIGNAL \Add8~14\ : std_logic;
SIGNAL \Add8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \LessThan14~2_combout\ : std_logic;
SIGNAL \LessThan14~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \currentColor~10_combout\ : std_logic;
SIGNAL \currentColor~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[5]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \LessThan12~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \currentColor~8_combout\ : std_logic;
SIGNAL \currentColor~9_combout\ : std_logic;
SIGNAL \LessThan12~1_combout\ : std_logic;
SIGNAL \outputValue~0_combout\ : std_logic;
SIGNAL \VGA_R~0_combout\ : std_logic;
SIGNAL \VGA_R[0]~reg0_q\ : std_logic;
SIGNAL \currentColor~12_combout\ : std_logic;
SIGNAL \currentColor~13_combout\ : std_logic;
SIGNAL \currentColor~14_combout\ : std_logic;
SIGNAL \LessThan14~3_combout\ : std_logic;
SIGNAL \VGA_R~1_combout\ : std_logic;
SIGNAL \VGA_R[1]~reg0_q\ : std_logic;
SIGNAL \VGA_R~2_combout\ : std_logic;
SIGNAL \VGA_R[2]~reg0_q\ : std_logic;
SIGNAL \VGA_R~3_combout\ : std_logic;
SIGNAL \VGA_R[3]~reg0_q\ : std_logic;
SIGNAL \LessThan15~0_combout\ : std_logic;
SIGNAL \LessThan17~0_combout\ : std_logic;
SIGNAL \outputValue~1_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \VGA_G~0_combout\ : std_logic;
SIGNAL \VGA_G[0]~reg0_q\ : std_logic;
SIGNAL \currentColor~15_combout\ : std_logic;
SIGNAL \currentColor~16_combout\ : std_logic;
SIGNAL \outputValue~2_combout\ : std_logic;
SIGNAL \VGA_G~1_combout\ : std_logic;
SIGNAL \VGA_G[1]~reg0feeder_combout\ : std_logic;
SIGNAL \VGA_G[1]~reg0_q\ : std_logic;
SIGNAL \LessThan16~0_combout\ : std_logic;
SIGNAL \VGA_G~2_combout\ : std_logic;
SIGNAL \VGA_G[2]~reg0_q\ : std_logic;
SIGNAL \VGA_G~3_combout\ : std_logic;
SIGNAL \VGA_G[3]~reg0_q\ : std_logic;
SIGNAL \VGA_B[0]~reg0_q\ : std_logic;
SIGNAL \VGA_B[1]~reg0_q\ : std_logic;
SIGNAL \VGA_B[2]~reg0_q\ : std_logic;
SIGNAL \VGA_B[3]~reg0_q\ : std_logic;
SIGNAL \compteur:counter[24]~q\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \compteur:counter[0]~q\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \compteur:counter[1]~q\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \compteur:counter[2]~q\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \compteur:counter[3]~feeder_combout\ : std_logic;
SIGNAL \compteur:counter[3]~q\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \compteur:counter[4]~q\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \compteur:counter[5]~q\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \compteur:counter[6]~feeder_combout\ : std_logic;
SIGNAL \compteur:counter[6]~q\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \compteur:counter[7]~feeder_combout\ : std_logic;
SIGNAL \compteur:counter[7]~q\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \compteur:counter[8]~q\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \compteur:counter[9]~feeder_combout\ : std_logic;
SIGNAL \compteur:counter[9]~q\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \compteur:counter[10]~q\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \compteur:counter[11]~q\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \compteur:counter[12]~q\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \compteur:counter[13]~q\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \compteur:counter[14]~q\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \compteur:counter[15]~q\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \compteur:counter[16]~q\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \compteur:counter[17]~q\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \compteur:counter[19]~q\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \compteur:counter[20]~q\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \compteur:counter[21]~q\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \compteur:counter[22]~q\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \compteur:counter[23]~q\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \compteur:counter[25]~q\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \compteur:counter[18]~q\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \compteur:lightLed~0_combout\ : std_logic;
SIGNAL \compteur:lightLed~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[1]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[2]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[3]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[0]~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[4]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[1]~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[5]~q\ : std_logic;
SIGNAL \ALT_INV_Add6~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[2]~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[6]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[8]~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[9]~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[10]~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[6]~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[5]~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[3]~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[4]~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[7]~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[15]~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[12]~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[13]~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[14]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[11]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[25]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[23]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[22]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[21]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[20]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[19]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[11]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[10]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[9]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[8]~q\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[7]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[12]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[15]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[14]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[13]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[16]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[17]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[18]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[24]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[16]~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[0]~q\ : std_logic;
SIGNAL \ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~34\ : std_logic;
SIGNAL \ALT_INV_Add5~33\ : std_logic;
SIGNAL \ALT_INV_Add5~32\ : std_logic;
SIGNAL \ALT_INV_Add5~31\ : std_logic;
SIGNAL \ALT_INV_Add5~30\ : std_logic;
SIGNAL \ALT_INV_Add5~29\ : std_logic;
SIGNAL \ALT_INV_Add5~28\ : std_logic;
SIGNAL \ALT_INV_Add5~27\ : std_logic;
SIGNAL \ALT_INV_Add5~26\ : std_logic;
SIGNAL \ALT_INV_Add5~25\ : std_logic;
SIGNAL \ALT_INV_Add5~24\ : std_logic;
SIGNAL \ALT_INV_Add5~23\ : std_logic;
SIGNAL \ALT_INV_Add5~22\ : std_logic;
SIGNAL \ALT_INV_Add5~21\ : std_logic;
SIGNAL \ALT_INV_Add5~20\ : std_logic;
SIGNAL \ALT_INV_Add5~19\ : std_logic;
SIGNAL \ALT_INV_Add5~18\ : std_logic;
SIGNAL \ALT_INV_Add5~17\ : std_logic;
SIGNAL \ALT_INV_Add5~16\ : std_logic;
SIGNAL \ALT_INV_Add5~15\ : std_logic;
SIGNAL \ALT_INV_Add5~14\ : std_logic;
SIGNAL \ALT_INV_Add5~13\ : std_logic;
SIGNAL \ALT_INV_Add5~12\ : std_logic;
SIGNAL \ALT_INV_Add5~11\ : std_logic;
SIGNAL \ALT_INV_Add5~10\ : std_logic;
SIGNAL \ALT_INV_Add5~9\ : std_logic;
SIGNAL \ALT_INV_Add5~8_resulta\ : std_logic;
SIGNAL \ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[1]~q\ : std_logic;
SIGNAL \ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[4]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[5]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[6]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[7]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[8]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[3]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[9]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[10]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_line[2]~q\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[8]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[9]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[5]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[6]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[7]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[0]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[1]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[2]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[3]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[4]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[10]~q\ : std_logic;
SIGNAL \ALT_INV_compteur:vga_column[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~379_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~378_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[552]~377_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~376_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~375_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~374_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[533]~373_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~372_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~371_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~370_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[554]~369_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~368_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[514]~367_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~366_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~365_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~364_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~363_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[535]~362_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~361_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[495]~360_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~359_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~358_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~357_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~356_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[556]~355_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~354_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[516]~353_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~352_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[476]~351_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~350_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~349_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~348_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~347_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~346_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[537]~345_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~344_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[497]~343_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~342_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[457]~341_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~340_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~339_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~338_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~337_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~336_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[558]~335_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~334_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[518]~333_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~332_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[478]~331_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~330_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[438]~329_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~328_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~327_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~326_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~325_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~324_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~323_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[539]~322_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~321_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[499]~320_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~319_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[459]~318_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~317_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[419]~316_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~315_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~314_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~313_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~312_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~311_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~310_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[560]~309_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~308_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[520]~307_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~306_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[480]~305_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~304_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[440]~303_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~302_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[400]~301_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~300_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~299_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~298_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~297_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~296_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~295_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~294_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[541]~293_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~292_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[501]~291_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~290_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[461]~289_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~288_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[421]~287_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~286_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[381]~285_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~284_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~283_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~282_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~281_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~280_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~279_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~278_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[562]~277_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~276_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[522]~275_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~274_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[482]~273_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~272_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[442]~271_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~270_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[402]~269_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~268_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[362]~267_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~266_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~265_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~264_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~263_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~262_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~261_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~260_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~259_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[543]~258_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~257_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[503]~256_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~255_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[463]~254_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~253_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[423]~252_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~251_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[383]~250_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~249_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[343]~248_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~247_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~246_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~245_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~244_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~243_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~242_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~241_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~240_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[564]~239_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~238_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[524]~237_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~236_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[484]~235_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~234_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[444]~233_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~232_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[404]~231_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~230_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[364]~229_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~228_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[324]~227_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~226_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~225_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~224_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~223_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~222_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~221_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~220_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~219_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~218_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~216_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[545]~215_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~214_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[505]~213_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~212_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[465]~211_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~210_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[425]~209_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~208_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[385]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~206_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[345]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~204_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~203_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~202_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~201_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~200_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~199_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~198_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~197_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~196_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~195_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~194_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~193_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~192_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[566]~191_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~190_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[526]~189_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~188_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[486]~187_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~186_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[446]~185_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~184_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[406]~183_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~182_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[366]~181_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~180_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[326]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~161_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[452]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[412]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[372]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[332]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[433]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[393]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[353]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[414]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[374]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[334]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[490]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[450]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[410]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[370]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[330]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[509]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[469]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[429]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[389]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[349]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[547]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[507]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[467]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[427]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[387]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[347]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[528]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[488]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[448]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[408]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[368]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[328]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[471]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[431]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[391]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[351]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[376]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[336]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[357]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[338]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[395]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[355]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \ALT_INV_VGA_G~1_combout\ : std_logic;
SIGNAL \ALT_INV_outputValue~2_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~16_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~15_combout\ : std_logic;
SIGNAL \ALT_INV_outputValue~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add12~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~3_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~14_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~13_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~12_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~8_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~7_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~3_combout\ : std_logic;
SIGNAL \ALT_INV_outputValue~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV__~0_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~11_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~10_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~9_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[0]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~7_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~6_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~4_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~3_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~2_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~1_combout\ : std_logic;
SIGNAL \ALT_INV_currentColor~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~5_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~2_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~4_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~3_combout\ : std_logic;
SIGNAL \ALT_INV_compteur~2_combout\ : std_logic;
SIGNAL \ALT_INV_vga_line~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk25~q\ : std_logic;
SIGNAL \ALT_INV_compteur~0_combout\ : std_logic;
SIGNAL \ALT_INV_vga_column~2_combout\ : std_logic;
SIGNAL \ALT_INV_vga_column~1_combout\ : std_logic;
SIGNAL \ALT_INV_vga_column~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_compteur:lightLed~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~117_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~113_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~109_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~105_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~101_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~97_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~93_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~85_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \ALT_INV_compteur:counter[0]~q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~73_sumout\ : std_logic;

BEGIN

ww_clk <= clk;
hsync <= ww_hsync;
vsync <= ww_vsync;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
LED <= ww_LED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Add5~8_AX_bus\ <= (\Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~25_sumout\ & \Add4~21_sumout\ & \Add4~17_sumout\ & \Add4~13_sumout\ & \Add4~9_sumout\ & 
\Add4~5_sumout\ & \Add4~1_sumout\ & \vga_line~7_combout\ & \vga_line~0_combout\ & \vga_line~6_combout\ & \vga_line~5_combout\);

\Add5~8_AY_bus\ <= (\Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~29_sumout\ & \Add4~25_sumout\ & \Add4~21_sumout\ & \Add4~17_sumout\ & \Add4~13_sumout\ & 
\Add4~9_sumout\ & \Add4~5_sumout\ & \Add4~1_sumout\ & \vga_line~7_combout\ & \vga_line~0_combout\ & \vga_line~6_combout\ & \vga_line~5_combout\);

\Add5~8_BX_bus\ <= (\Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~3_combout\ & \Add3~2_combout\ & \Add3~1_combout\ & \Add3~0_combout\ & \vga_column~0_combout\ & 
\vga_column~1_combout\ & \vga_column~2_combout\ & \vga_column~6_combout\ & \vga_column~5_combout\ & \vga_column~4_combout\ & \vga_column~3_combout\);

\Add5~8_BY_bus\ <= (\Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~4_combout\ & \Add3~3_combout\ & \Add3~2_combout\ & \Add3~1_combout\ & \Add3~0_combout\ & 
\vga_column~0_combout\ & \vga_column~1_combout\ & \vga_column~2_combout\ & \vga_column~6_combout\ & \vga_column~5_combout\ & \vga_column~4_combout\ & \vga_column~3_combout\);

\Add5~8_resulta\ <= \Add5~8_RESULTA_bus\(0);
\Add5~9\ <= \Add5~8_RESULTA_bus\(1);
\Add5~10\ <= \Add5~8_RESULTA_bus\(2);
\Add5~11\ <= \Add5~8_RESULTA_bus\(3);
\Add5~12\ <= \Add5~8_RESULTA_bus\(4);
\Add5~13\ <= \Add5~8_RESULTA_bus\(5);
\Add5~14\ <= \Add5~8_RESULTA_bus\(6);
\Add5~15\ <= \Add5~8_RESULTA_bus\(7);
\Add5~16\ <= \Add5~8_RESULTA_bus\(8);
\Add5~17\ <= \Add5~8_RESULTA_bus\(9);
\Add5~18\ <= \Add5~8_RESULTA_bus\(10);
\Add5~19\ <= \Add5~8_RESULTA_bus\(11);
\Add5~20\ <= \Add5~8_RESULTA_bus\(12);
\Add5~21\ <= \Add5~8_RESULTA_bus\(13);
\Add5~22\ <= \Add5~8_RESULTA_bus\(14);
\Add5~23\ <= \Add5~8_RESULTA_bus\(15);
\Add5~24\ <= \Add5~8_RESULTA_bus\(16);
\Add5~25\ <= \Add5~8_RESULTA_bus\(17);
\Add5~26\ <= \Add5~8_RESULTA_bus\(18);
\Add5~27\ <= \Add5~8_RESULTA_bus\(19);
\Add5~28\ <= \Add5~8_RESULTA_bus\(20);
\Add5~29\ <= \Add5~8_RESULTA_bus\(21);
\Add5~30\ <= \Add5~8_RESULTA_bus\(22);
\Add5~31\ <= \Add5~8_RESULTA_bus\(23);
\Add5~32\ <= \Add5~8_RESULTA_bus\(24);
\Add5~33\ <= \Add5~8_RESULTA_bus\(25);
\Add5~34\ <= \Add5~8_RESULTA_bus\(26);
\Add5~35\ <= \Add5~8_RESULTA_bus\(27);
\Add5~36\ <= \Add5~8_RESULTA_bus\(28);
\Add5~37\ <= \Add5~8_RESULTA_bus\(29);
\Add5~38\ <= \Add5~8_RESULTA_bus\(30);
\Add5~39\ <= \Add5~8_RESULTA_bus\(31);
\Add5~40\ <= \Add5~8_RESULTA_bus\(32);
\Add5~41\ <= \Add5~8_RESULTA_bus\(33);
\Add5~42\ <= \Add5~8_RESULTA_bus\(34);
\Add5~43\ <= \Add5~8_RESULTA_bus\(35);
\Add5~44\ <= \Add5~8_RESULTA_bus\(36);
\Add5~45\ <= \Add5~8_RESULTA_bus\(37);
\Add5~46\ <= \Add5~8_RESULTA_bus\(38);
\Add5~47\ <= \Add5~8_RESULTA_bus\(39);
\Add5~48\ <= \Add5~8_RESULTA_bus\(40);
\Add5~49\ <= \Add5~8_RESULTA_bus\(41);
\Add5~50\ <= \Add5~8_RESULTA_bus\(42);
\Add5~51\ <= \Add5~8_RESULTA_bus\(43);
\Add5~52\ <= \Add5~8_RESULTA_bus\(44);
\Add5~53\ <= \Add5~8_RESULTA_bus\(45);
\Add5~54\ <= \Add5~8_RESULTA_bus\(46);
\Add5~55\ <= \Add5~8_RESULTA_bus\(47);
\Add5~56\ <= \Add5~8_RESULTA_bus\(48);
\Add5~57\ <= \Add5~8_RESULTA_bus\(49);
\Add5~58\ <= \Add5~8_RESULTA_bus\(50);
\Add5~59\ <= \Add5~8_RESULTA_bus\(51);
\Add5~60\ <= \Add5~8_RESULTA_bus\(52);
\Add5~61\ <= \Add5~8_RESULTA_bus\(53);
\Add5~62\ <= \Add5~8_RESULTA_bus\(54);
\Add5~63\ <= \Add5~8_RESULTA_bus\(55);
\Add5~64\ <= \Add5~8_RESULTA_bus\(56);
\Add5~65\ <= \Add5~8_RESULTA_bus\(57);
\Add5~66\ <= \Add5~8_RESULTA_bus\(58);
\Add5~67\ <= \Add5~8_RESULTA_bus\(59);
\Add5~68\ <= \Add5~8_RESULTA_bus\(60);
\Add5~69\ <= \Add5~8_RESULTA_bus\(61);
\Add5~70\ <= \Add5~8_RESULTA_bus\(62);
\Add5~71\ <= \Add5~8_RESULTA_bus\(63);
\Div0|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~33_sumout\;
\ALT_INV_compteur:counter[1]~q\ <= NOT \compteur:counter[1]~q\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\ALT_INV_Add6~69_sumout\ <= NOT \Add6~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~29_sumout\;
\ALT_INV_compteur:counter[2]~q\ <= NOT \compteur:counter[2]~q\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\ALT_INV_Add6~65_sumout\ <= NOT \Add6~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~25_sumout\;
\ALT_INV_compteur:counter[3]~q\ <= NOT \compteur:counter[3]~q\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[0]~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\ALT_INV_Add6~61_sumout\ <= NOT \Add6~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~21_sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALT_INV_compteur:counter[4]~q\ <= NOT \compteur:counter[4]~q\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[1]~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\ALT_INV_Add6~57_sumout\ <= NOT \Add6~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~17_sumout\;
\ALT_INV_compteur:counter[5]~q\ <= NOT \compteur:counter[5]~q\;
\ALT_INV_Add6~53_sumout\ <= NOT \Add6~53_sumout\;
\ALT_INV_Add6~49_sumout\ <= NOT \Add6~49_sumout\;
\ALT_INV_Add6~45_sumout\ <= NOT \Add6~45_sumout\;
\ALT_INV_Add6~41_sumout\ <= NOT \Add6~41_sumout\;
\ALT_INV_Add6~37_sumout\ <= NOT \Add6~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[2]~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\ALT_INV_Add6~33_sumout\ <= NOT \Add6~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~13_sumout\;
\ALT_INV_Add6~29_sumout\ <= NOT \Add6~29_sumout\;
\ALT_INV_Add6~25_sumout\ <= NOT \Add6~25_sumout\;
\ALT_INV_Add6~21_sumout\ <= NOT \Add6~21_sumout\;
\ALT_INV_Add6~17_sumout\ <= NOT \Add6~17_sumout\;
\ALT_INV_Add6~13_sumout\ <= NOT \Add6~13_sumout\;
\ALT_INV_compteur:counter[6]~q\ <= NOT \compteur:counter[6]~q\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[8]~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[9]~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[10]~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[6]~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[5]~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[3]~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~9_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[4]~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[7]~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~9_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[15]~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[12]~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[13]~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~13_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[14]~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[11]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~9_sumout\;
\ALT_INV_Add6~9_sumout\ <= NOT \Add6~9_sumout\;
\ALT_INV_compteur:counter[25]~q\ <= NOT \compteur:counter[25]~q\;
\ALT_INV_compteur:counter[23]~q\ <= NOT \compteur:counter[23]~q\;
\ALT_INV_compteur:counter[22]~q\ <= NOT \compteur:counter[22]~q\;
\ALT_INV_compteur:counter[21]~q\ <= NOT \compteur:counter[21]~q\;
\ALT_INV_compteur:counter[20]~q\ <= NOT \compteur:counter[20]~q\;
\ALT_INV_compteur:counter[19]~q\ <= NOT \compteur:counter[19]~q\;
\ALT_INV_compteur:counter[11]~q\ <= NOT \compteur:counter[11]~q\;
\ALT_INV_compteur:counter[10]~q\ <= NOT \compteur:counter[10]~q\;
\ALT_INV_compteur:counter[9]~q\ <= NOT \compteur:counter[9]~q\;
\ALT_INV_compteur:counter[8]~q\ <= NOT \compteur:counter[8]~q\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALT_INV_compteur:counter[7]~q\ <= NOT \compteur:counter[7]~q\;
\ALT_INV_compteur:counter[12]~q\ <= NOT \compteur:counter[12]~q\;
\ALT_INV_compteur:counter[15]~q\ <= NOT \compteur:counter[15]~q\;
\ALT_INV_compteur:counter[14]~q\ <= NOT \compteur:counter[14]~q\;
\ALT_INV_compteur:counter[13]~q\ <= NOT \compteur:counter[13]~q\;
\ALT_INV_compteur:counter[16]~q\ <= NOT \compteur:counter[16]~q\;
\ALT_INV_compteur:counter[17]~q\ <= NOT \compteur:counter[17]~q\;
\ALT_INV_compteur:counter[18]~q\ <= NOT \compteur:counter[18]~q\;
\ALT_INV_compteur:counter[24]~q\ <= NOT \compteur:counter[24]~q\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[16]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\;
\ALT_INV_Add6~5_sumout\ <= NOT \Add6~5_sumout\;
\ALT_INV_compteur:vga_line[0]~q\ <= NOT \compteur:vga_line[0]~q\;
\ALT_INV_Add2~41_sumout\ <= NOT \Add2~41_sumout\;
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \Div0|auto_generated|divider|op_1~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \Div0|auto_generated|divider|op_1~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|op_1~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~1_sumout\;
\ALT_INV_Add8~13_sumout\ <= NOT \Add8~13_sumout\;
\ALT_INV_Add8~9_sumout\ <= NOT \Add8~9_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|op_1~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~1_sumout\;
\ALT_INV_Add8~5_sumout\ <= NOT \Add8~5_sumout\;
\ALT_INV_Add8~1_sumout\ <= NOT \Add8~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|op_1~37_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|op_1~33_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|op_1~29_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|op_1~25_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|op_1~21_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|op_1~17_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|op_1~13_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|op_1~9_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|op_1~5_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|op_1~1_sumout\;
\ALT_INV_Add6~1_sumout\ <= NOT \Add6~1_sumout\;
\ALT_INV_Add5~34\ <= NOT \Add5~34\;
\ALT_INV_Add5~33\ <= NOT \Add5~33\;
\ALT_INV_Add5~32\ <= NOT \Add5~32\;
\ALT_INV_Add5~31\ <= NOT \Add5~31\;
\ALT_INV_Add5~30\ <= NOT \Add5~30\;
\ALT_INV_Add5~29\ <= NOT \Add5~29\;
\ALT_INV_Add5~28\ <= NOT \Add5~28\;
\ALT_INV_Add5~27\ <= NOT \Add5~27\;
\ALT_INV_Add5~26\ <= NOT \Add5~26\;
\ALT_INV_Add5~25\ <= NOT \Add5~25\;
\ALT_INV_Add5~24\ <= NOT \Add5~24\;
\ALT_INV_Add5~23\ <= NOT \Add5~23\;
\ALT_INV_Add5~22\ <= NOT \Add5~22\;
\ALT_INV_Add5~21\ <= NOT \Add5~21\;
\ALT_INV_Add5~20\ <= NOT \Add5~20\;
\ALT_INV_Add5~19\ <= NOT \Add5~19\;
\ALT_INV_Add5~18\ <= NOT \Add5~18\;
\ALT_INV_Add5~17\ <= NOT \Add5~17\;
\ALT_INV_Add5~16\ <= NOT \Add5~16\;
\ALT_INV_Add5~15\ <= NOT \Add5~15\;
\ALT_INV_Add5~14\ <= NOT \Add5~14\;
\ALT_INV_Add5~13\ <= NOT \Add5~13\;
\ALT_INV_Add5~12\ <= NOT \Add5~12\;
\ALT_INV_Add5~11\ <= NOT \Add5~11\;
\ALT_INV_Add5~10\ <= NOT \Add5~10\;
\ALT_INV_Add5~9\ <= NOT \Add5~9\;
\ALT_INV_Add5~8_resulta\ <= NOT \Add5~8_resulta\;
\ALT_INV_Add2~37_sumout\ <= NOT \Add2~37_sumout\;
\ALT_INV_Add2~33_sumout\ <= NOT \Add2~33_sumout\;
\ALT_INV_Add2~29_sumout\ <= NOT \Add2~29_sumout\;
\ALT_INV_compteur:vga_line[1]~q\ <= NOT \compteur:vga_line[1]~q\;
\ALT_INV_Add2~25_sumout\ <= NOT \Add2~25_sumout\;
\ALT_INV_Add2~21_sumout\ <= NOT \Add2~21_sumout\;
\ALT_INV_Add2~17_sumout\ <= NOT \Add2~17_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\ALT_INV_Add2~9_sumout\ <= NOT \Add2~9_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Add2~1_sumout\ <= NOT \Add2~1_sumout\;
\ALT_INV_compteur:vga_line[4]~q\ <= NOT \compteur:vga_line[4]~q\;
\ALT_INV_compteur:vga_line[5]~q\ <= NOT \compteur:vga_line[5]~q\;
\ALT_INV_compteur:vga_line[6]~q\ <= NOT \compteur:vga_line[6]~q\;
\ALT_INV_compteur:vga_line[7]~q\ <= NOT \compteur:vga_line[7]~q\;
\ALT_INV_compteur:vga_line[8]~q\ <= NOT \compteur:vga_line[8]~q\;
\ALT_INV_compteur:vga_line[3]~q\ <= NOT \compteur:vga_line[3]~q\;
\ALT_INV_compteur:vga_line[9]~q\ <= NOT \compteur:vga_line[9]~q\;
\ALT_INV_compteur:vga_line[10]~q\ <= NOT \compteur:vga_line[10]~q\;
\ALT_INV_compteur:vga_line[2]~q\ <= NOT \compteur:vga_line[2]~q\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_compteur:vga_column[8]~q\ <= NOT \compteur:vga_column[8]~q\;
\ALT_INV_compteur:vga_column[9]~q\ <= NOT \compteur:vga_column[9]~q\;
\ALT_INV_compteur:vga_column[5]~q\ <= NOT \compteur:vga_column[5]~q\;
\ALT_INV_compteur:vga_column[6]~q\ <= NOT \compteur:vga_column[6]~q\;
\ALT_INV_compteur:vga_column[7]~q\ <= NOT \compteur:vga_column[7]~q\;
\ALT_INV_compteur:vga_column[0]~q\ <= NOT \compteur:vga_column[0]~q\;
\ALT_INV_compteur:vga_column[1]~q\ <= NOT \compteur:vga_column[1]~q\;
\ALT_INV_compteur:vga_column[2]~q\ <= NOT \compteur:vga_column[2]~q\;
\ALT_INV_compteur:vga_column[3]~q\ <= NOT \compteur:vga_column[3]~q\;
\ALT_INV_compteur:vga_column[4]~q\ <= NOT \compteur:vga_column[4]~q\;
\ALT_INV_compteur:vga_column[10]~q\ <= NOT \compteur:vga_column[10]~q\;
\ALT_INV_compteur:vga_column[9]~DUPLICATE_q\ <= NOT \compteur:vga_column[9]~DUPLICATE_q\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~379_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[551]~379_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~378_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[551]~378_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[552]~377_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[552]~377_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~376_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[532]~376_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~375_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[532]~375_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~374_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[553]~374_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[533]~373_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[533]~373_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~372_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[513]~372_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~371_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[513]~371_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~370_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[553]~370_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[554]~369_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[554]~369_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~368_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[534]~368_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[514]~367_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[514]~367_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~366_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[494]~366_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~365_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[494]~365_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~364_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[534]~364_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~363_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[555]~363_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[535]~362_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[535]~362_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~361_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[515]~361_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[495]~360_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[495]~360_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~359_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[475]~359_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~358_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~357_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[515]~357_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~356_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[555]~356_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[556]~355_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[556]~355_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~354_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[536]~354_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[516]~353_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[516]~353_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~352_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[496]~352_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[476]~351_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[476]~351_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~350_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[456]~350_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~349_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[456]~349_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~348_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[496]~348_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~347_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[536]~347_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~346_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[557]~346_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[537]~345_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[537]~345_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~344_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[517]~344_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[497]~343_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[497]~343_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~342_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[477]~342_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[457]~341_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[457]~341_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~340_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[437]~340_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~339_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[437]~339_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~338_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[477]~338_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~337_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[517]~337_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~336_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[557]~336_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[558]~335_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[558]~335_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~334_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[538]~334_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[518]~333_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[518]~333_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~332_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[498]~332_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[478]~331_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[478]~331_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~330_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[458]~330_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[438]~329_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[438]~329_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~328_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[418]~328_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~327_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~326_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[458]~326_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~325_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[498]~325_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~324_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[538]~324_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~323_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[559]~323_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[539]~322_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[539]~322_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~321_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[519]~321_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[499]~320_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[499]~320_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~319_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[479]~319_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[459]~318_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[459]~318_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~317_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[439]~317_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[419]~316_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[419]~316_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~315_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[399]~315_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~314_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[399]~314_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~313_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[439]~313_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~312_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[479]~312_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~311_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[519]~311_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~310_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[559]~310_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[560]~309_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[560]~309_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~308_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[540]~308_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[520]~307_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[520]~307_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~306_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[500]~306_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[480]~305_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[480]~305_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~304_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[460]~304_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[440]~303_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[440]~303_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~302_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[420]~302_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[400]~301_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[400]~301_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~300_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[380]~300_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~299_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[380]~299_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~298_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[420]~298_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~297_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[460]~297_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~296_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[500]~296_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~295_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[540]~295_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~294_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[561]~294_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[541]~293_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[541]~293_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~292_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[521]~292_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[501]~291_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[501]~291_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~290_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[481]~290_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[461]~289_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[461]~289_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~288_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[441]~288_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[421]~287_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[421]~287_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~286_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[401]~286_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[381]~285_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[381]~285_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~284_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[361]~284_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~283_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[361]~283_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~282_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[401]~282_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~281_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[441]~281_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~280_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[481]~280_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~279_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[521]~279_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~278_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[561]~278_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[562]~277_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[562]~277_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~276_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[542]~276_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[522]~275_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[522]~275_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~274_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[502]~274_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[482]~273_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[482]~273_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~272_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[462]~272_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[442]~271_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[442]~271_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~270_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[422]~270_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[402]~269_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[402]~269_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~268_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[382]~268_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[362]~267_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[362]~267_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~266_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[342]~266_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~265_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[342]~265_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~264_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[382]~264_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~263_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[422]~263_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~262_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[462]~262_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~261_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[502]~261_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~260_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[542]~260_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~259_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[563]~259_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[543]~258_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[543]~258_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~257_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[523]~257_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[503]~256_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[503]~256_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~255_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[463]~254_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[463]~254_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~253_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[443]~253_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[423]~252_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[423]~252_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~251_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[403]~251_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[383]~250_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[383]~250_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~249_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[363]~249_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[343]~248_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[343]~248_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~247_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[323]~247_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~246_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[323]~246_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~245_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[363]~245_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~244_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[403]~244_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~243_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[443]~243_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~242_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[483]~242_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~241_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[523]~241_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~240_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[563]~240_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[564]~239_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[564]~239_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~238_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[544]~238_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[524]~237_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[524]~237_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~236_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[504]~236_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[484]~235_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[484]~235_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~234_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[464]~234_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[444]~233_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[444]~233_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~232_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[424]~232_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[404]~231_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[404]~231_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~230_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[384]~230_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[364]~229_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[364]~229_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~228_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[344]~228_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[324]~227_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[324]~227_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~226_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[304]~226_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~225_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[304]~225_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~224_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~223_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[384]~223_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~222_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[424]~222_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~221_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[464]~221_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~220_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[504]~220_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~219_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[544]~219_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~218_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[305]~218_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~217_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[305]~217_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~216_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[565]~216_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[545]~215_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[545]~215_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~214_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[525]~214_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[505]~213_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[505]~213_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~212_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[485]~212_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[465]~211_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[465]~211_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~210_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[445]~210_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[425]~209_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[425]~209_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~208_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[405]~208_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[385]~207_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[385]~207_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~206_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[365]~206_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[345]~205_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[345]~205_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~204_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[325]~204_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~203_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[305]~203_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~202_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[325]~202_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~201_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[365]~201_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~200_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[405]~200_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~199_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[445]~199_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~198_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[485]~198_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~197_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[525]~197_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~196_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[565]~196_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~195_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[313]~195_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~194_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[313]~194_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~193_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[309]~193_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~192_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[309]~192_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[566]~191_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[566]~191_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~190_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[546]~190_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[526]~189_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[526]~189_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~188_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[506]~188_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[486]~187_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[486]~187_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~186_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[466]~186_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[446]~185_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[446]~185_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~184_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[426]~184_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[406]~183_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[406]~183_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~182_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[386]~182_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[366]~181_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[366]~181_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~180_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[346]~180_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[326]~179_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[326]~179_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~178_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[306]~178_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~177_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[306]~177_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~176_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[346]~176_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~175_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[386]~175_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~174_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[426]~174_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~173_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[466]~173_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~172_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[506]~172_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~171_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[546]~171_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~170_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[307]~170_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~169_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[307]~169_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~168_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[311]~168_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~167_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[311]~167_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~166_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[319]~166_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~165_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[319]~165_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~164_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[317]~164_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~163_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[317]~163_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~162_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[315]~162_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~161_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[315]~161_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~160_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[472]~160_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[452]~159_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[452]~159_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~158_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[432]~158_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[412]~157_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[412]~157_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~156_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[392]~156_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[372]~155_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[372]~155_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~154_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[352]~154_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[332]~153_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[332]~153_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~152_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[312]~152_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~151_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[312]~151_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~150_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[352]~150_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~149_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[392]~149_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~148_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[432]~148_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~147_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[472]~147_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~146_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[453]~146_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[433]~145_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[433]~145_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~144_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[413]~144_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[393]~143_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[393]~143_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~142_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[373]~142_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[353]~141_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[353]~141_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~140_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[333]~140_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~139_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[313]~139_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~138_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[333]~138_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~137_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[373]~137_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~136_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[413]~136_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~135_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[453]~135_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~134_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[434]~134_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[414]~133_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[414]~133_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~132_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[394]~132_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[374]~131_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[374]~131_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~130_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[354]~130_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[334]~129_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[334]~129_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~128_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[314]~128_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~127_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[314]~127_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~126_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[354]~126_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~125_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[394]~125_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~124_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[434]~124_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~123_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[510]~123_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[490]~122_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[490]~122_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~121_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[470]~121_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[450]~120_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[450]~120_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~119_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[430]~119_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[410]~118_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[410]~118_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~117_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[390]~117_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[370]~116_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[370]~116_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~115_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[350]~115_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[330]~114_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[330]~114_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~113_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[310]~113_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~112_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[310]~112_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~111_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[350]~111_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~110_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[390]~110_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~109_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[430]~109_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~108_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[470]~108_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~107_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[510]~107_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~106_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[529]~106_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[509]~105_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[509]~105_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~104_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[489]~104_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[469]~103_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[469]~103_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~102_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[449]~102_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[429]~101_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[429]~101_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~100_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[409]~100_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[389]~99_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[389]~99_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~98_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[369]~98_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[349]~97_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[349]~97_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~96_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[329]~96_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~95_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[309]~95_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~94_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[329]~94_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~93_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[369]~93_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~92_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[409]~92_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~91_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[449]~91_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~90_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[489]~90_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~89_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[529]~89_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~88_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[567]~88_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[547]~87_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[547]~87_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~86_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[527]~86_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[507]~85_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[507]~85_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~84_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[487]~84_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[467]~83_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[467]~83_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~82_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[447]~82_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[427]~81_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[427]~81_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~80_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[407]~80_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[387]~79_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[387]~79_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~78_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[367]~78_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[347]~77_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[347]~77_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~76_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[327]~76_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~75_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[307]~75_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~74_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[327]~74_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~73_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[367]~73_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~72_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[407]~72_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~71_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[447]~71_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~70_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[487]~70_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~69_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[527]~69_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~68_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[567]~68_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~67_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[548]~67_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[528]~66_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[528]~66_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~65_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[508]~65_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[488]~64_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[488]~64_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~63_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[468]~63_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[448]~62_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[448]~62_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~61_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[428]~61_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[408]~60_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[408]~60_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~59_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[388]~59_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[368]~58_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[368]~58_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~57_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[348]~57_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[328]~56_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[328]~56_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~55_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[308]~55_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~54_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[308]~54_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~53_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[348]~53_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~52_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[388]~52_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~51_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[428]~51_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~50_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[468]~50_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~49_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[508]~49_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~48_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[548]~48_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~47_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[491]~47_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[471]~46_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[471]~46_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~45_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[451]~45_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[431]~44_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[431]~44_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~43_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[411]~43_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[391]~42_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[391]~42_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~41_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[371]~41_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[351]~40_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[351]~40_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~39_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[331]~39_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~38_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[311]~38_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~37_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[331]~37_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~36_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[371]~36_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~35_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[411]~35_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~34_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[451]~34_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~33_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[491]~33_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~32_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[339]~32_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~31_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[319]~31_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~30_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[339]~30_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~29_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[320]~29_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~28_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[320]~28_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~27_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[396]~27_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[376]~26_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[376]~26_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~25_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[356]~25_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[336]~24_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[336]~24_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~23_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[316]~23_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~22_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[316]~22_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~21_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[356]~21_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[396]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~19_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[377]~19_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[357]~18_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[357]~18_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~17_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[337]~17_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~16_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[317]~16_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~15_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[337]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~14_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[377]~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~13_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[358]~13_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[338]~12_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[338]~12_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~11_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[318]~11_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~10_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[318]~10_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~9_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[358]~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~8_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[415]~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[395]~7_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[395]~7_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~6_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[375]~6_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[355]~5_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[355]~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~4_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[335]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[315]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[335]~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[375]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[415]~0_combout\;
\ALT_INV_LessThan2~2_combout\ <= NOT \LessThan2~2_combout\;
\ALT_INV_vga_line~8_combout\ <= NOT \vga_line~8_combout\;
\ALT_INV_LessThan1~4_combout\ <= NOT \LessThan1~4_combout\;
\ALT_INV_vga_line~4_combout\ <= NOT \vga_line~4_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_LessThan16~0_combout\ <= NOT \LessThan16~0_combout\;
\ALT_INV_VGA_G~1_combout\ <= NOT \VGA_G~1_combout\;
\ALT_INV_outputValue~2_combout\ <= NOT \outputValue~2_combout\;
\ALT_INV_currentColor~16_combout\ <= NOT \currentColor~16_combout\;
\ALT_INV_currentColor~15_combout\ <= NOT \currentColor~15_combout\;
\ALT_INV_outputValue~1_combout\ <= NOT \outputValue~1_combout\;
\ALT_INV_LessThan15~0_combout\ <= NOT \LessThan15~0_combout\;
\ALT_INV_LessThan17~0_combout\ <= NOT \LessThan17~0_combout\;
\ALT_INV_Add12~0_combout\ <= NOT \Add12~0_combout\;
\ALT_INV_LessThan14~3_combout\ <= NOT \LessThan14~3_combout\;
\ALT_INV_currentColor~14_combout\ <= NOT \currentColor~14_combout\;
\ALT_INV_currentColor~13_combout\ <= NOT \currentColor~13_combout\;
\ALT_INV_currentColor~12_combout\ <= NOT \currentColor~12_combout\;
\ALT_INV_compteur~8_combout\ <= NOT \compteur~8_combout\;
\ALT_INV_compteur~7_combout\ <= NOT \compteur~7_combout\;
\ALT_INV_vga_line~3_combout\ <= NOT \vga_line~3_combout\;
\ALT_INV_outputValue~0_combout\ <= NOT \outputValue~0_combout\;
\ALT_INV_LessThan12~1_combout\ <= NOT \LessThan12~1_combout\;
\ALT_INV_LessThan12~0_combout\ <= NOT \LessThan12~0_combout\;
\ALT_INV_Add10~0_combout\ <= NOT \Add10~0_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\ <= NOT \Div0|auto_generated|divider|quotient[5]~5_combout\;
\Div0|auto_generated|divider|ALT_INV__~0_combout\ <= NOT \Div0|auto_generated|divider|_~0_combout\;
\ALT_INV_currentColor~11_combout\ <= NOT \currentColor~11_combout\;
\ALT_INV_currentColor~10_combout\ <= NOT \currentColor~10_combout\;
\ALT_INV_currentColor~9_combout\ <= NOT \currentColor~9_combout\;
\ALT_INV_currentColor~8_combout\ <= NOT \currentColor~8_combout\;
\ALT_INV_LessThan14~2_combout\ <= NOT \LessThan14~2_combout\;
\ALT_INV_LessThan14~1_combout\ <= NOT \LessThan14~1_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ <= NOT \Div0|auto_generated|divider|quotient[3]~4_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\ <= NOT \Div0|auto_generated|divider|quotient[2]~3_combout\;
\ALT_INV_LessThan14~0_combout\ <= NOT \LessThan14~0_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[0]~2_combout\ <= NOT \Div0|auto_generated|divider|quotient[0]~2_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ <= NOT \Div0|auto_generated|divider|quotient[1]~1_combout\;
\ALT_INV_currentColor~7_combout\ <= NOT \currentColor~7_combout\;
\ALT_INV_currentColor~6_combout\ <= NOT \currentColor~6_combout\;
\ALT_INV_currentColor~5_combout\ <= NOT \currentColor~5_combout\;
\Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\ <= NOT \Div0|auto_generated|divider|quotient[4]~0_combout\;
\ALT_INV_currentColor~4_combout\ <= NOT \currentColor~4_combout\;
\ALT_INV_currentColor~3_combout\ <= NOT \currentColor~3_combout\;
\ALT_INV_currentColor~2_combout\ <= NOT \currentColor~2_combout\;
\ALT_INV_currentColor~1_combout\ <= NOT \currentColor~1_combout\;
\ALT_INV_currentColor~0_combout\ <= NOT \currentColor~0_combout\;
\ALT_INV_LessThan5~5_combout\ <= NOT \LessThan5~5_combout\;
\ALT_INV_LessThan5~4_combout\ <= NOT \LessThan5~4_combout\;
\ALT_INV_LessThan5~3_combout\ <= NOT \LessThan5~3_combout\;
\ALT_INV_LessThan5~2_combout\ <= NOT \LessThan5~2_combout\;
\ALT_INV_LessThan5~1_combout\ <= NOT \LessThan5~1_combout\;
\ALT_INV_LessThan5~0_combout\ <= NOT \LessThan5~0_combout\;
\ALT_INV_compteur~5_combout\ <= NOT \compteur~5_combout\;
\ALT_INV_vga_line~2_combout\ <= NOT \vga_line~2_combout\;
\ALT_INV_compteur~4_combout\ <= NOT \compteur~4_combout\;
\ALT_INV_vga_line~1_combout\ <= NOT \vga_line~1_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
\ALT_INV_compteur~3_combout\ <= NOT \compteur~3_combout\;
\ALT_INV_compteur~2_combout\ <= NOT \compteur~2_combout\;
\ALT_INV_vga_line~0_combout\ <= NOT \vga_line~0_combout\;
\ALT_INV_LessThan2~1_combout\ <= NOT \LessThan2~1_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\ALT_INV_clk25~q\ <= NOT \clk25~q\;
\ALT_INV_compteur~0_combout\ <= NOT \compteur~0_combout\;
\ALT_INV_vga_column~2_combout\ <= NOT \vga_column~2_combout\;
\ALT_INV_vga_column~1_combout\ <= NOT \vga_column~1_combout\;
\ALT_INV_vga_column~0_combout\ <= NOT \vga_column~0_combout\;
\ALT_INV_LessThan1~3_combout\ <= NOT \LessThan1~3_combout\;
\ALT_INV_LessThan1~2_combout\ <= NOT \LessThan1~2_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_compteur:lightLed~q\ <= NOT \compteur:lightLed~q\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\;
\ALT_INV_Add6~121_sumout\ <= NOT \Add6~121_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\;
\ALT_INV_Add6~117_sumout\ <= NOT \Add6~117_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~77_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\;
\ALT_INV_Add6~113_sumout\ <= NOT \Add6~113_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~73_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\;
\ALT_INV_Add6~109_sumout\ <= NOT \Add6~109_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~69_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\;
\ALT_INV_Add6~105_sumout\ <= NOT \Add6~105_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~65_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\;
\ALT_INV_Add6~101_sumout\ <= NOT \Add6~101_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~61_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\;
\ALT_INV_Add6~97_sumout\ <= NOT \Add6~97_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~57_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\;
\ALT_INV_Add6~93_sumout\ <= NOT \Add6~93_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~53_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\;
\ALT_INV_Add6~89_sumout\ <= NOT \Add6~89_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~49_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\;
\ALT_INV_Add6~85_sumout\ <= NOT \Add6~85_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~45_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\;
\ALT_INV_Add6~81_sumout\ <= NOT \Add6~81_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~41_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\;
\ALT_INV_Add6~77_sumout\ <= NOT \Add6~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~37_sumout\;
\ALT_INV_compteur:counter[0]~q\ <= NOT \compteur:counter[0]~q\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\ALT_INV_Add6~73_sumout\ <= NOT \Add6~73_sumout\;

-- Location: IOOBUF_X86_Y0_N19
\hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hsync~reg0_q\,
	devoe => ww_devoe,
	o => ww_hsync);

-- Location: IOOBUF_X80_Y0_N53
\vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vsync~reg0_q\,
	devoe => ww_devoe,
	o => ww_vsync);

-- Location: IOOBUF_X64_Y0_N2
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_R[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X64_Y0_N19
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_R[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X86_Y0_N36
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_R[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X89_Y6_N39
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_R[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X84_Y0_N53
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_G[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X86_Y0_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_G[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X78_Y0_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_G[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X78_Y0_N53
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_G[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X89_Y8_N39
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_B[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X89_Y6_N56
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_B[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X88_Y0_N54
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_B[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X88_Y0_N37
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_B[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X89_Y8_N22
\LED~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \compteur:lightLed~q\,
	devoe => ww_devoe,
	o => ww_LED);

-- Location: IOIBUF_X32_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G6
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: LABCELL_X85_Y3_N0
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \compteur:vga_column[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \Add1~42\ = CARRY(( \compteur:vga_column[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[0]~q\,
	cin => GND,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: MLABCELL_X84_Y2_N54
\clk25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clk25~0_combout\ = ( !\clk25~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_clk25~q\,
	combout => \clk25~0_combout\);

-- Location: FF_X85_Y2_N41
clk25 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \clk25~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk25~q\);

-- Location: FF_X85_Y3_N23
\compteur:vga_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~41_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[0]~q\);

-- Location: LABCELL_X85_Y3_N3
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( \compteur:vga_column[1]~q\ ) + ( GND ) + ( \Add1~42\ ))
-- \Add1~38\ = CARRY(( \compteur:vga_column[1]~q\ ) + ( GND ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[1]~q\,
	cin => \Add1~42\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: FF_X85_Y3_N52
\compteur:vga_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~37_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[1]~q\);

-- Location: LABCELL_X85_Y3_N6
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( \compteur:vga_column[2]~q\ ) + ( GND ) + ( \Add1~38\ ))
-- \Add1~34\ = CARRY(( \compteur:vga_column[2]~q\ ) + ( GND ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_column[2]~q\,
	cin => \Add1~38\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: FF_X85_Y3_N41
\compteur:vga_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~33_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[2]~q\);

-- Location: LABCELL_X85_Y3_N9
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( \compteur:vga_column[3]~q\ ) + ( GND ) + ( \Add1~34\ ))
-- \Add1~30\ = CARRY(( \compteur:vga_column[3]~q\ ) + ( GND ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[3]~q\,
	cin => \Add1~34\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: FF_X85_Y3_N29
\compteur:vga_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~29_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[3]~q\);

-- Location: LABCELL_X85_Y3_N12
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \compteur:vga_column[4]~q\ ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~26\ = CARRY(( \compteur:vga_column[4]~q\ ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[4]~q\,
	cin => \Add1~30\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X85_Y3_N59
\compteur:vga_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~25_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[4]~q\);

-- Location: LABCELL_X85_Y3_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \compteur:vga_column[5]~q\ ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~22\ = CARRY(( \compteur:vga_column[5]~q\ ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[5]~q\,
	cin => \Add1~26\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X85_Y3_N56
\compteur:vga_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~21_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[5]~q\);

-- Location: LABCELL_X85_Y3_N18
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \compteur:vga_column[6]~q\ ) + ( GND ) + ( \Add1~22\ ))
-- \Add1~18\ = CARRY(( \compteur:vga_column[6]~q\ ) + ( GND ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_column[6]~q\,
	cin => \Add1~22\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X85_Y3_N44
\compteur:vga_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~17_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[6]~q\);

-- Location: LABCELL_X85_Y3_N21
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \compteur:vga_column[7]~q\ ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~14\ = CARRY(( \compteur:vga_column[7]~q\ ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_column[7]~q\,
	cin => \Add1~18\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: FF_X85_Y3_N47
\compteur:vga_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~13_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[7]~q\);

-- Location: LABCELL_X85_Y3_N51
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( \compteur:vga_column[1]~q\ & ( \compteur:vga_column[2]~q\ & ( (!\compteur:vga_column[7]~q\ & ((!\compteur:vga_column[3]~q\) # ((!\compteur:vga_column[4]~q\) # (!\compteur:vga_column[0]~q\)))) ) ) ) # ( !\compteur:vga_column[1]~q\ 
-- & ( \compteur:vga_column[2]~q\ & ( !\compteur:vga_column[7]~q\ ) ) ) # ( \compteur:vga_column[1]~q\ & ( !\compteur:vga_column[2]~q\ & ( !\compteur:vga_column[7]~q\ ) ) ) # ( !\compteur:vga_column[1]~q\ & ( !\compteur:vga_column[2]~q\ & ( 
-- !\compteur:vga_column[7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[3]~q\,
	datab => \ALT_INV_compteur:vga_column[4]~q\,
	datac => \ALT_INV_compteur:vga_column[7]~q\,
	datad => \ALT_INV_compteur:vga_column[0]~q\,
	datae => \ALT_INV_compteur:vga_column[1]~q\,
	dataf => \ALT_INV_compteur:vga_column[2]~q\,
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X85_Y3_N24
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \compteur:vga_column[8]~q\ ) + ( GND ) + ( \Add1~14\ ))
-- \Add1~6\ = CARRY(( \compteur:vga_column[8]~q\ ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_column[8]~q\,
	cin => \Add1~14\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: FF_X85_Y3_N38
\compteur:vga_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~5_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[8]~q\);

-- Location: LABCELL_X85_Y3_N27
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \compteur:vga_column[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \compteur:vga_column[9]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[9]~DUPLICATE_q\,
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X85_Y3_N30
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \compteur:vga_column[10]~q\ ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_column[10]~q\,
	cin => \Add1~10\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X85_Y3_N17
\compteur:vga_column[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~1_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[10]~q\);

-- Location: LABCELL_X85_Y3_N57
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( !\compteur:vga_column[5]~q\ & ( !\compteur:vga_column[6]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_column[6]~q\,
	dataf => \ALT_INV_compteur:vga_column[5]~q\,
	combout => \LessThan1~1_combout\);

-- Location: FF_X85_Y3_N49
\compteur:vga_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~9_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[9]~q\);

-- Location: LABCELL_X85_Y3_N39
\LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = ( \compteur:vga_column[8]~q\ & ( \compteur:vga_column[9]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_column[9]~q\,
	dataf => \ALT_INV_compteur:vga_column[8]~q\,
	combout => \LessThan1~2_combout\);

-- Location: LABCELL_X85_Y3_N54
\LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = ( \LessThan1~2_combout\ & ( (\LessThan1~0_combout\ & (!\compteur:vga_column[10]~q\ & \LessThan1~1_combout\)) ) ) # ( !\LessThan1~2_combout\ & ( !\compteur:vga_column[10]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_compteur:vga_column[10]~q\,
	datac => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_LessThan1~2_combout\,
	combout => \LessThan1~3_combout\);

-- Location: FF_X85_Y3_N50
\compteur:vga_column[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add1~9_sumout\,
	sclr => \ALT_INV_LessThan1~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_column[9]~DUPLICATE_q\);

-- Location: MLABCELL_X87_Y3_N45
\vga_column~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~1_combout\ = ( \Add1~21_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001101000000001100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_compteur:vga_column[10]~q\,
	dataf => \ALT_INV_Add1~21_sumout\,
	combout => \vga_column~1_combout\);

-- Location: MLABCELL_X87_Y3_N3
\vga_column~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~0_combout\ = ( \Add1~17_sumout\ & ( ((\LessThan1~2_combout\ & ((!\LessThan1~0_combout\) # (!\LessThan1~1_combout\)))) # (\compteur:vga_column[10]~q\) ) ) # ( !\Add1~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101011111010111010101111101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_LessThan1~2_combout\,
	datad => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \vga_column~0_combout\);

-- Location: LABCELL_X85_Y2_N24
\vga_column~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~2_combout\ = ( \Add1~25_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_Add1~25_sumout\,
	combout => \vga_column~2_combout\);

-- Location: MLABCELL_X87_Y3_N57
\compteur~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~0_combout\ = ( \vga_column~2_combout\ & ( (\vga_column~1_combout\ & !\vga_column~0_combout\) ) ) # ( !\vga_column~2_combout\ & ( (!\vga_column~1_combout\ & \vga_column~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_vga_column~1_combout\,
	datad => \ALT_INV_vga_column~0_combout\,
	dataf => \ALT_INV_vga_column~2_combout\,
	combout => \compteur~0_combout\);

-- Location: MLABCELL_X87_Y3_N24
\compteur~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~1_combout\ = ( \compteur~0_combout\ & ( \Add1~1_sumout\ ) ) # ( !\compteur~0_combout\ & ( \Add1~1_sumout\ ) ) # ( \compteur~0_combout\ & ( !\Add1~1_sumout\ ) ) # ( !\compteur~0_combout\ & ( !\Add1~1_sumout\ & ( (!\Add1~9_sumout\) # 
-- (((!\LessThan1~3_combout\) # (!\Add1~13_sumout\)) # (\Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~9_sumout\,
	datab => \ALT_INV_Add1~5_sumout\,
	datac => \ALT_INV_LessThan1~3_combout\,
	datad => \ALT_INV_Add1~13_sumout\,
	datae => \ALT_INV_compteur~0_combout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \compteur~1_combout\);

-- Location: FF_X87_Y3_N26
\hsync~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur~1_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hsync~reg0_q\);

-- Location: MLABCELL_X84_Y2_N0
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( \compteur:vga_line[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \Add2~42\ = CARRY(( \compteur:vga_line[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_line[0]~q\,
	cin => GND,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\);

-- Location: FF_X84_Y2_N2
\compteur:vga_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~41_sumout\,
	asdata => \compteur:vga_line[0]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[0]~q\);

-- Location: MLABCELL_X84_Y2_N3
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( \compteur:vga_line[1]~q\ ) + ( GND ) + ( \Add2~42\ ))
-- \Add2~30\ = CARRY(( \compteur:vga_line[1]~q\ ) + ( GND ) + ( \Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_line[1]~q\,
	cin => \Add2~42\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: FF_X84_Y2_N5
\compteur:vga_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~29_sumout\,
	asdata => \compteur:vga_line[1]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[1]~q\);

-- Location: MLABCELL_X84_Y2_N6
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( \compteur:vga_line[2]~q\ ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~2\ = CARRY(( \compteur:vga_line[2]~q\ ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_line[2]~q\,
	cin => \Add2~30\,
	sumout => \Add2~1_sumout\,
	cout => \Add2~2\);

-- Location: FF_X84_Y2_N8
\compteur:vga_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~1_sumout\,
	asdata => \compteur:vga_line[2]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[2]~q\);

-- Location: MLABCELL_X84_Y2_N9
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( \compteur:vga_line[3]~q\ ) + ( GND ) + ( \Add2~2\ ))
-- \Add2~34\ = CARRY(( \compteur:vga_line[3]~q\ ) + ( GND ) + ( \Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_line[3]~q\,
	cin => \Add2~2\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: FF_X84_Y2_N11
\compteur:vga_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~33_sumout\,
	asdata => \compteur:vga_line[3]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[3]~q\);

-- Location: MLABCELL_X84_Y2_N12
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( \compteur:vga_line[4]~q\ ) + ( GND ) + ( \Add2~34\ ))
-- \Add2~38\ = CARRY(( \compteur:vga_line[4]~q\ ) + ( GND ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_line[4]~q\,
	cin => \Add2~34\,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\);

-- Location: FF_X84_Y2_N14
\compteur:vga_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~37_sumout\,
	asdata => \compteur:vga_line[4]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[4]~q\);

-- Location: MLABCELL_X84_Y2_N15
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( \compteur:vga_line[5]~q\ ) + ( GND ) + ( \Add2~38\ ))
-- \Add2~14\ = CARRY(( \compteur:vga_line[5]~q\ ) + ( GND ) + ( \Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_line[5]~q\,
	cin => \Add2~38\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: MLABCELL_X84_Y2_N18
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( \compteur:vga_line[6]~q\ ) + ( GND ) + ( \Add2~14\ ))
-- \Add2~18\ = CARRY(( \compteur:vga_line[6]~q\ ) + ( GND ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_line[6]~q\,
	cin => \Add2~14\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: FF_X84_Y2_N20
\compteur:vga_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~17_sumout\,
	asdata => \compteur:vga_line[6]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[6]~q\);

-- Location: MLABCELL_X84_Y2_N21
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( \compteur:vga_line[7]~q\ ) + ( GND ) + ( \Add2~18\ ))
-- \Add2~10\ = CARRY(( \compteur:vga_line[7]~q\ ) + ( GND ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_line[7]~q\,
	cin => \Add2~18\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\);

-- Location: FF_X84_Y2_N23
\compteur:vga_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~9_sumout\,
	asdata => \compteur:vga_line[7]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[7]~q\);

-- Location: MLABCELL_X84_Y2_N24
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( \compteur:vga_line[8]~q\ ) + ( GND ) + ( \Add2~10\ ))
-- \Add2~6\ = CARRY(( \compteur:vga_line[8]~q\ ) + ( GND ) + ( \Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:vga_line[8]~q\,
	cin => \Add2~10\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: FF_X84_Y2_N26
\compteur:vga_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~5_sumout\,
	asdata => \compteur:vga_line[8]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[8]~q\);

-- Location: MLABCELL_X84_Y2_N27
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( \compteur:vga_line[9]~q\ ) + ( GND ) + ( \Add2~6\ ))
-- \Add2~22\ = CARRY(( \compteur:vga_line[9]~q\ ) + ( GND ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:vga_line[9]~q\,
	cin => \Add2~6\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: FF_X84_Y2_N29
\compteur:vga_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~21_sumout\,
	asdata => \compteur:vga_line[9]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[9]~q\);

-- Location: MLABCELL_X84_Y2_N30
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( \compteur:vga_line[10]~q\ ) + ( GND ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_line[10]~q\,
	cin => \Add2~22\,
	sumout => \Add2~25_sumout\);

-- Location: FF_X84_Y2_N32
\compteur:vga_line[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~25_sumout\,
	asdata => \compteur:vga_line[10]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[10]~q\);

-- Location: MLABCELL_X84_Y2_N42
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( !\compteur:vga_line[6]~q\ & ( (!\compteur:vga_line[7]~q\ & (!\compteur:vga_line[5]~q\ & (!\compteur:vga_line[8]~q\ & !\compteur:vga_line[4]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_line[7]~q\,
	datab => \ALT_INV_compteur:vga_line[5]~q\,
	datac => \ALT_INV_compteur:vga_line[8]~q\,
	datad => \ALT_INV_compteur:vga_line[4]~q\,
	dataf => \ALT_INV_compteur:vga_line[6]~q\,
	combout => \LessThan2~0_combout\);

-- Location: MLABCELL_X84_Y2_N57
\LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = ( \LessThan2~0_combout\ & ( ((\compteur:vga_line[9]~q\ & (\compteur:vga_line[3]~q\ & \compteur:vga_line[2]~q\))) # (\compteur:vga_line[10]~q\) ) ) # ( !\LessThan2~0_combout\ & ( (\compteur:vga_line[10]~q\) # 
-- (\compteur:vga_line[9]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_line[9]~q\,
	datab => \ALT_INV_compteur:vga_line[3]~q\,
	datac => \ALT_INV_compteur:vga_line[2]~q\,
	datad => \ALT_INV_compteur:vga_line[10]~q\,
	dataf => \ALT_INV_LessThan2~0_combout\,
	combout => \LessThan2~1_combout\);

-- Location: LABCELL_X85_Y2_N33
\vga_line~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~3_combout\ = (!\LessThan1~3_combout\ & \LessThan2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan1~3_combout\,
	datad => \ALT_INV_LessThan2~1_combout\,
	combout => \vga_line~3_combout\);

-- Location: FF_X84_Y2_N17
\compteur:vga_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add2~13_sumout\,
	asdata => \compteur:vga_line[5]~q\,
	sclr => \vga_line~3_combout\,
	sload => \LessThan1~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:vga_line[5]~q\);

-- Location: LABCELL_X85_Y2_N54
\compteur~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~3_combout\ = ( \compteur:vga_line[5]~q\ & ( (!\LessThan1~3_combout\ & (\Add2~13_sumout\ & ((\Add2~17_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[6]~q\)))) ) ) # ( !\compteur:vga_line[5]~q\ & ( (\Add2~13_sumout\ & 
-- (!\LessThan1~3_combout\ & \Add2~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~13_sumout\,
	datab => \ALT_INV_LessThan1~3_combout\,
	datac => \ALT_INV_compteur:vga_line[6]~q\,
	datad => \ALT_INV_Add2~17_sumout\,
	dataf => \ALT_INV_compteur:vga_line[5]~q\,
	combout => \compteur~3_combout\);

-- Location: MLABCELL_X84_Y2_N51
\vga_line~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~0_combout\ = ( \LessThan1~3_combout\ & ( \compteur:vga_line[2]~q\ ) ) # ( !\LessThan1~3_combout\ & ( (!\LessThan2~1_combout\ & \Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_line[2]~q\,
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_Add2~1_sumout\,
	dataf => \ALT_INV_LessThan1~3_combout\,
	combout => \vga_line~0_combout\);

-- Location: LABCELL_X85_Y2_N42
\compteur~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~2_combout\ = ( \compteur:vga_line[7]~q\ & ( \LessThan1~3_combout\ & ( \compteur:vga_line[8]~q\ ) ) ) # ( \compteur:vga_line[7]~q\ & ( !\LessThan1~3_combout\ & ( (\Add2~9_sumout\ & (\Add2~5_sumout\ & !\LessThan2~1_combout\)) ) ) ) # ( 
-- !\compteur:vga_line[7]~q\ & ( !\LessThan1~3_combout\ & ( (\Add2~9_sumout\ & (\Add2~5_sumout\ & !\LessThan2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~9_sumout\,
	datab => \ALT_INV_Add2~5_sumout\,
	datac => \ALT_INV_compteur:vga_line[8]~q\,
	datad => \ALT_INV_LessThan2~1_combout\,
	datae => \ALT_INV_compteur:vga_line[7]~q\,
	dataf => \ALT_INV_LessThan1~3_combout\,
	combout => \compteur~2_combout\);

-- Location: LABCELL_X83_Y2_N36
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( \LessThan1~3_combout\ & ( (!\compteur:vga_line[10]~q\ & !\compteur:vga_line[9]~q\) ) ) # ( !\LessThan1~3_combout\ & ( (!\Add2~21_sumout\ & !\Add2~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~21_sumout\,
	datab => \ALT_INV_compteur:vga_line[10]~q\,
	datac => \ALT_INV_compteur:vga_line[9]~q\,
	datad => \ALT_INV_Add2~25_sumout\,
	dataf => \ALT_INV_LessThan1~3_combout\,
	combout => \LessThan4~0_combout\);

-- Location: MLABCELL_X84_Y3_N9
\vga_line~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~1_combout\ = ( \compteur:vga_column[10]~q\ & ( \LessThan1~2_combout\ & ( \Add2~29_sumout\ ) ) ) # ( !\compteur:vga_column[10]~q\ & ( \LessThan1~2_combout\ & ( (!\LessThan1~1_combout\ & (((\Add2~29_sumout\)))) # (\LessThan1~1_combout\ & 
-- ((!\LessThan1~0_combout\ & ((\Add2~29_sumout\))) # (\LessThan1~0_combout\ & (\compteur:vga_line[1]~q\)))) ) ) ) # ( \compteur:vga_column[10]~q\ & ( !\LessThan1~2_combout\ & ( \Add2~29_sumout\ ) ) ) # ( !\compteur:vga_column[10]~q\ & ( 
-- !\LessThan1~2_combout\ & ( \compteur:vga_line[1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100001111000111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_line[1]~q\,
	datab => \ALT_INV_LessThan1~1_combout\,
	datac => \ALT_INV_Add2~29_sumout\,
	datad => \ALT_INV_LessThan1~0_combout\,
	datae => \ALT_INV_compteur:vga_column[10]~q\,
	dataf => \ALT_INV_LessThan1~2_combout\,
	combout => \vga_line~1_combout\);

-- Location: LABCELL_X85_Y2_N27
\compteur~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~4_combout\ = ( \LessThan1~3_combout\ & ( \vga_line~1_combout\ ) ) # ( !\LessThan1~3_combout\ & ( (!\LessThan2~1_combout\ & \vga_line~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_vga_line~1_combout\,
	dataf => \ALT_INV_LessThan1~3_combout\,
	combout => \compteur~4_combout\);

-- Location: MLABCELL_X84_Y3_N42
\vga_line~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~2_combout\ = ( \compteur:vga_column[10]~q\ & ( \Add2~33_sumout\ ) ) # ( !\compteur:vga_column[10]~q\ & ( \Add2~33_sumout\ & ( ((\LessThan1~2_combout\ & ((!\LessThan1~0_combout\) # (!\LessThan1~1_combout\)))) # (\compteur:vga_line[3]~q\) ) ) ) # 
-- ( !\compteur:vga_column[10]~q\ & ( !\Add2~33_sumout\ & ( (\compteur:vga_line[3]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010001000000000000000001011111010111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_line[3]~q\,
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_LessThan1~2_combout\,
	datad => \ALT_INV_LessThan1~1_combout\,
	datae => \ALT_INV_compteur:vga_column[10]~q\,
	dataf => \ALT_INV_Add2~33_sumout\,
	combout => \vga_line~2_combout\);

-- Location: MLABCELL_X87_Y3_N18
\compteur~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~5_combout\ = ( \compteur:vga_line[4]~q\ & ( (!\LessThan2~1_combout\ & (\vga_line~2_combout\ & (!\LessThan1~3_combout\ & !\Add2~37_sumout\))) ) ) # ( !\compteur:vga_line[4]~q\ & ( (\vga_line~2_combout\ & (((!\LessThan2~1_combout\ & 
-- !\Add2~37_sumout\)) # (\LessThan1~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000011001000110000001100100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~1_combout\,
	datab => \ALT_INV_vga_line~2_combout\,
	datac => \ALT_INV_LessThan1~3_combout\,
	datad => \ALT_INV_Add2~37_sumout\,
	dataf => \ALT_INV_compteur:vga_line[4]~q\,
	combout => \compteur~5_combout\);

-- Location: MLABCELL_X87_Y3_N12
\compteur~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~6_combout\ = ( \compteur~4_combout\ & ( \compteur~5_combout\ & ( (!\compteur~3_combout\) # (((!\compteur~2_combout\) # (!\LessThan4~0_combout\)) # (\vga_line~0_combout\)) ) ) ) # ( !\compteur~4_combout\ & ( \compteur~5_combout\ ) ) # ( 
-- \compteur~4_combout\ & ( !\compteur~5_combout\ ) ) # ( !\compteur~4_combout\ & ( !\compteur~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur~3_combout\,
	datab => \ALT_INV_vga_line~0_combout\,
	datac => \ALT_INV_compteur~2_combout\,
	datad => \ALT_INV_LessThan4~0_combout\,
	datae => \ALT_INV_compteur~4_combout\,
	dataf => \ALT_INV_compteur~5_combout\,
	combout => \compteur~6_combout\);

-- Location: FF_X85_Y2_N49
\vsync~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \compteur~6_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vsync~reg0_q\);

-- Location: MLABCELL_X84_Y3_N51
\vga_line~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~4_combout\ = ( \Add2~41_sumout\ & ( \LessThan1~0_combout\ & ( (((!\LessThan1~1_combout\ & \LessThan1~2_combout\)) # (\compteur:vga_line[0]~q\)) # (\compteur:vga_column[10]~q\) ) ) ) # ( !\Add2~41_sumout\ & ( \LessThan1~0_combout\ & ( 
-- (!\compteur:vga_column[10]~q\ & (\compteur:vga_line[0]~q\ & ((!\LessThan1~2_combout\) # (\LessThan1~1_combout\)))) ) ) ) # ( \Add2~41_sumout\ & ( !\LessThan1~0_combout\ & ( ((\LessThan1~2_combout\) # (\compteur:vga_line[0]~q\)) # 
-- (\compteur:vga_column[10]~q\) ) ) ) # ( !\Add2~41_sumout\ & ( !\LessThan1~0_combout\ & ( (!\compteur:vga_column[10]~q\ & (\compteur:vga_line[0]~q\ & !\LessThan1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000011101111111111100100010000000100111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_compteur:vga_line[0]~q\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_LessThan1~2_combout\,
	datae => \ALT_INV_Add2~41_sumout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \vga_line~4_combout\);

-- Location: MLABCELL_X84_Y2_N39
\vga_line~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~5_combout\ = ( \vga_line~4_combout\ & ( (!\LessThan2~1_combout\) # (\LessThan1~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan1~3_combout\,
	datad => \ALT_INV_LessThan2~1_combout\,
	dataf => \ALT_INV_vga_line~4_combout\,
	combout => \vga_line~5_combout\);

-- Location: LABCELL_X85_Y2_N30
\vga_line~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~6_combout\ = ( \Add2~29_sumout\ & ( (!\LessThan1~3_combout\ & ((!\LessThan2~1_combout\))) # (\LessThan1~3_combout\ & (\compteur:vga_line[1]~q\)) ) ) # ( !\Add2~29_sumout\ & ( (\LessThan1~3_combout\ & \compteur:vga_line[1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111000000111100111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan1~3_combout\,
	datac => \ALT_INV_compteur:vga_line[1]~q\,
	datad => \ALT_INV_LessThan2~1_combout\,
	dataf => \ALT_INV_Add2~29_sumout\,
	combout => \vga_line~6_combout\);

-- Location: LABCELL_X85_Y2_N36
\vga_line~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~7_combout\ = ( \compteur:vga_line[3]~q\ & ( \Add2~33_sumout\ & ( (!\LessThan2~1_combout\) # (\LessThan1~3_combout\) ) ) ) # ( !\compteur:vga_line[3]~q\ & ( \Add2~33_sumout\ & ( (!\LessThan1~3_combout\ & !\LessThan2~1_combout\) ) ) ) # ( 
-- \compteur:vga_line[3]~q\ & ( !\Add2~33_sumout\ & ( \LessThan1~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan1~3_combout\,
	datad => \ALT_INV_LessThan2~1_combout\,
	datae => \ALT_INV_compteur:vga_line[3]~q\,
	dataf => \ALT_INV_Add2~33_sumout\,
	combout => \vga_line~7_combout\);

-- Location: LABCELL_X85_Y2_N0
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~37_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[4]~q\)))) ) + ( VCC ) + ( !VCC ))
-- \Add4~2\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~37_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[4]~q\)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[4]~q\,
	datad => \ALT_INV_Add2~37_sumout\,
	cin => GND,
	sumout => \Add4~1_sumout\,
	cout => \Add4~2\);

-- Location: LABCELL_X85_Y2_N3
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~13_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[5]~q\)))) ) + ( GND ) + ( \Add4~2\ ))
-- \Add4~6\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~13_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[5]~q\)))) ) + ( GND ) + ( \Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[5]~q\,
	datad => \ALT_INV_Add2~13_sumout\,
	cin => \Add4~2\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: LABCELL_X85_Y2_N6
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~17_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[6]~q\)))) ) + ( GND ) + ( \Add4~6\ ))
-- \Add4~10\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~17_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[6]~q\)))) ) + ( GND ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[6]~q\,
	datad => \ALT_INV_Add2~17_sumout\,
	cin => \Add4~6\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: LABCELL_X85_Y2_N9
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~9_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[7]~q\)))) ) + ( GND ) + ( \Add4~10\ ))
-- \Add4~14\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~9_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[7]~q\)))) ) + ( GND ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[7]~q\,
	datad => \ALT_INV_Add2~9_sumout\,
	cin => \Add4~10\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: LABCELL_X85_Y2_N12
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~5_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[8]~q\)))) ) + ( VCC ) + ( \Add4~14\ ))
-- \Add4~18\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~5_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[8]~q\)))) ) + ( VCC ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[8]~q\,
	datad => \ALT_INV_Add2~5_sumout\,
	cin => \Add4~14\,
	sumout => \Add4~17_sumout\,
	cout => \Add4~18\);

-- Location: LABCELL_X85_Y2_N15
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~21_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[9]~q\)))) ) + ( VCC ) + ( \Add4~18\ ))
-- \Add4~22\ = CARRY(( (!\LessThan1~3_combout\ & (!\LessThan2~1_combout\ & ((\Add2~21_sumout\)))) # (\LessThan1~3_combout\ & (((\compteur:vga_line[9]~q\)))) ) + ( VCC ) + ( \Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_compteur:vga_line[9]~q\,
	datad => \ALT_INV_Add2~21_sumout\,
	cin => \Add4~18\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: MLABCELL_X84_Y2_N48
\LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~2_combout\ = ( \compteur:vga_line[3]~q\ & ( (!\compteur:vga_line[9]~q\) # ((!\compteur:vga_line[2]~q\ & \LessThan2~0_combout\)) ) ) # ( !\compteur:vga_line[3]~q\ & ( (!\compteur:vga_line[9]~q\) # (\LessThan2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:vga_line[2]~q\,
	datac => \ALT_INV_compteur:vga_line[9]~q\,
	datad => \ALT_INV_LessThan2~0_combout\,
	dataf => \ALT_INV_compteur:vga_line[3]~q\,
	combout => \LessThan2~2_combout\);

-- Location: LABCELL_X85_Y2_N18
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( (!\compteur:vga_line[10]~q\ & (!\LessThan1~3_combout\ & (\Add2~25_sumout\ & \LessThan2~2_combout\))) # (\compteur:vga_line[10]~q\ & (\LessThan1~3_combout\)) ) + ( VCC ) + ( \Add4~22\ ))
-- \Add4~26\ = CARRY(( (!\compteur:vga_line[10]~q\ & (!\LessThan1~3_combout\ & (\Add2~25_sumout\ & \LessThan2~2_combout\))) # (\compteur:vga_line[10]~q\ & (\LessThan1~3_combout\)) ) + ( VCC ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_line[10]~q\,
	datab => \ALT_INV_LessThan1~3_combout\,
	datac => \ALT_INV_Add2~25_sumout\,
	datad => \ALT_INV_LessThan2~2_combout\,
	cin => \Add4~22\,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: LABCELL_X85_Y2_N21
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add4~26\,
	sumout => \Add4~29_sumout\);

-- Location: MLABCELL_X87_Y3_N0
\vga_column~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~3_combout\ = ( \Add1~41_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_LessThan1~2_combout\,
	dataf => \ALT_INV_Add1~41_sumout\,
	combout => \vga_column~3_combout\);

-- Location: MLABCELL_X87_Y3_N51
\vga_column~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~4_combout\ = ( \Add1~37_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_LessThan1~2_combout\,
	dataf => \ALT_INV_Add1~37_sumout\,
	combout => \vga_column~4_combout\);

-- Location: MLABCELL_X87_Y3_N48
\vga_column~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~5_combout\ = ( \Add1~33_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_LessThan1~2_combout\,
	dataf => \ALT_INV_Add1~33_sumout\,
	combout => \vga_column~5_combout\);

-- Location: MLABCELL_X87_Y3_N42
\vga_column~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_column~6_combout\ = ( \Add1~29_sumout\ & ( (!\compteur:vga_column[10]~q\ & ((!\LessThan1~2_combout\) # ((\LessThan1~0_combout\ & \LessThan1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001101000000001100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_compteur:vga_column[10]~q\,
	dataf => \ALT_INV_Add1~29_sumout\,
	combout => \vga_column~6_combout\);

-- Location: MLABCELL_X87_Y3_N6
\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = ( \Add1~13_sumout\ & ( \Add1~17_sumout\ ) ) # ( !\Add1~13_sumout\ & ( \Add1~17_sumout\ & ( ((\LessThan1~2_combout\ & ((!\LessThan1~1_combout\) # (!\LessThan1~0_combout\)))) # (\compteur:vga_column[10]~q\) ) ) ) # ( \Add1~13_sumout\ & ( 
-- !\Add1~17_sumout\ & ( ((\LessThan1~2_combout\ & ((!\LessThan1~1_combout\) # (!\LessThan1~0_combout\)))) # (\compteur:vga_column[10]~q\) ) ) ) # ( !\Add1~13_sumout\ & ( !\Add1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011101110111010101110111011101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \ALT_INV_LessThan1~1_combout\,
	datad => \ALT_INV_LessThan1~0_combout\,
	datae => \ALT_INV_Add1~13_sumout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \Add3~0_combout\);

-- Location: LABCELL_X85_Y2_N57
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_combout\ = ( \Add1~13_sumout\ & ( (\LessThan1~3_combout\ & !\Add1~5_sumout\) ) ) # ( !\Add1~13_sumout\ & ( (\LessThan1~3_combout\ & (!\Add1~17_sumout\ $ (!\Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan1~3_combout\,
	datac => \ALT_INV_Add1~17_sumout\,
	datad => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \Add3~1_combout\);

-- Location: LABCELL_X85_Y3_N36
\Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = ( \Add1~13_sumout\ & ( (!\LessThan1~3_combout\) # (!\Add1~9_sumout\ $ (\Add1~5_sumout\)) ) ) # ( !\Add1~13_sumout\ & ( (!\LessThan1~3_combout\) # (!\Add1~9_sumout\ $ (((\Add1~17_sumout\ & \Add1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101011111011101110101111101110101110111110111010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_Add1~9_sumout\,
	datac => \ALT_INV_Add1~17_sumout\,
	datad => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \Add3~2_combout\);

-- Location: LABCELL_X85_Y2_N51
\Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~3_combout\ = ( \Add1~1_sumout\ & ( \Add1~17_sumout\ & ( (!\LessThan1~3_combout\) # ((\Add1~5_sumout\) # (\Add1~9_sumout\)) ) ) ) # ( !\Add1~1_sumout\ & ( \Add1~17_sumout\ & ( (!\LessThan1~3_combout\) # ((!\Add1~9_sumout\ & !\Add1~5_sumout\)) ) ) ) # 
-- ( \Add1~1_sumout\ & ( !\Add1~17_sumout\ & ( (!\LessThan1~3_combout\) # (((\Add1~13_sumout\ & \Add1~5_sumout\)) # (\Add1~9_sumout\)) ) ) ) # ( !\Add1~1_sumout\ & ( !\Add1~17_sumout\ & ( (!\LessThan1~3_combout\) # ((!\Add1~9_sumout\ & ((!\Add1~13_sumout\) # 
-- (!\Add1~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101010101110111011111111101110101010101011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_Add1~9_sumout\,
	datac => \ALT_INV_Add1~13_sumout\,
	datad => \ALT_INV_Add1~5_sumout\,
	datae => \ALT_INV_Add1~1_sumout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \Add3~3_combout\);

-- Location: LABCELL_X85_Y3_N42
\Add3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = ( \LessThan1~3_combout\ & ( \Add1~13_sumout\ & ( (!\Add1~1_sumout\ & (!\Add1~5_sumout\ & !\Add1~9_sumout\)) ) ) ) # ( !\LessThan1~3_combout\ & ( \Add1~13_sumout\ ) ) # ( \LessThan1~3_combout\ & ( !\Add1~13_sumout\ & ( (!\Add1~1_sumout\ 
-- & (!\Add1~9_sumout\ & ((!\Add1~17_sumout\) # (!\Add1~5_sumout\)))) ) ) ) # ( !\LessThan1~3_combout\ & ( !\Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110010000000000011111111111111111100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~17_sumout\,
	datab => \ALT_INV_Add1~1_sumout\,
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \ALT_INV_Add1~9_sumout\,
	datae => \ALT_INV_LessThan1~3_combout\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \Add3~4_combout\);

-- Location: DSP_X86_Y2_N0
\Add5~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 19,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "true",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Add5~8_AX_bus\,
	ay => \Add5~8_AY_bus\,
	bx => \Add5~8_BX_bus\,
	by => \Add5~8_BY_bus\,
	resulta => \Add5~8_RESULTA_bus\);

-- Location: MLABCELL_X87_Y2_N0
\Add6~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~126_cout\ = CARRY(( \Add5~8_resulta\ ) + ( !VCC ) + ( !VCC ))
-- \Add6~127\ = SHARE(!\Add5~8_resulta\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add5~8_resulta\,
	cin => GND,
	sharein => GND,
	cout => \Add6~126_cout\,
	shareout => \Add6~127\);

-- Location: MLABCELL_X87_Y2_N3
\Add6~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~121_sumout\ = SUM(( !\Add5~9\ ) + ( \Add6~127\ ) + ( \Add6~126_cout\ ))
-- \Add6~122\ = CARRY(( !\Add5~9\ ) + ( \Add6~127\ ) + ( \Add6~126_cout\ ))
-- \Add6~123\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add5~9\,
	cin => \Add6~126_cout\,
	sharein => \Add6~127\,
	sumout => \Add6~121_sumout\,
	cout => \Add6~122\,
	shareout => \Add6~123\);

-- Location: MLABCELL_X87_Y2_N6
\Add6~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~117_sumout\ = SUM(( !\Add5~10\ ) + ( \Add6~123\ ) + ( \Add6~122\ ))
-- \Add6~118\ = CARRY(( !\Add5~10\ ) + ( \Add6~123\ ) + ( \Add6~122\ ))
-- \Add6~119\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add5~10\,
	cin => \Add6~122\,
	sharein => \Add6~123\,
	sumout => \Add6~117_sumout\,
	cout => \Add6~118\,
	shareout => \Add6~119\);

-- Location: MLABCELL_X87_Y2_N9
\Add6~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~113_sumout\ = SUM(( !\Add5~11\ ) + ( \Add6~119\ ) + ( \Add6~118\ ))
-- \Add6~114\ = CARRY(( !\Add5~11\ ) + ( \Add6~119\ ) + ( \Add6~118\ ))
-- \Add6~115\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~11\,
	cin => \Add6~118\,
	sharein => \Add6~119\,
	sumout => \Add6~113_sumout\,
	cout => \Add6~114\,
	shareout => \Add6~115\);

-- Location: MLABCELL_X87_Y2_N12
\Add6~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~109_sumout\ = SUM(( !\Add5~12\ ) + ( \Add6~115\ ) + ( \Add6~114\ ))
-- \Add6~110\ = CARRY(( !\Add5~12\ ) + ( \Add6~115\ ) + ( \Add6~114\ ))
-- \Add6~111\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~12\,
	cin => \Add6~114\,
	sharein => \Add6~115\,
	sumout => \Add6~109_sumout\,
	cout => \Add6~110\,
	shareout => \Add6~111\);

-- Location: MLABCELL_X87_Y2_N15
\Add6~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~105_sumout\ = SUM(( !\Add5~13\ ) + ( \Add6~111\ ) + ( \Add6~110\ ))
-- \Add6~106\ = CARRY(( !\Add5~13\ ) + ( \Add6~111\ ) + ( \Add6~110\ ))
-- \Add6~107\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~13\,
	cin => \Add6~110\,
	sharein => \Add6~111\,
	sumout => \Add6~105_sumout\,
	cout => \Add6~106\,
	shareout => \Add6~107\);

-- Location: MLABCELL_X87_Y2_N18
\Add6~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~101_sumout\ = SUM(( !\Add5~14\ ) + ( \Add6~107\ ) + ( \Add6~106\ ))
-- \Add6~102\ = CARRY(( !\Add5~14\ ) + ( \Add6~107\ ) + ( \Add6~106\ ))
-- \Add6~103\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add5~14\,
	cin => \Add6~106\,
	sharein => \Add6~107\,
	sumout => \Add6~101_sumout\,
	cout => \Add6~102\,
	shareout => \Add6~103\);

-- Location: MLABCELL_X87_Y2_N21
\Add6~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~97_sumout\ = SUM(( !\Add5~15\ ) + ( \Add6~103\ ) + ( \Add6~102\ ))
-- \Add6~98\ = CARRY(( !\Add5~15\ ) + ( \Add6~103\ ) + ( \Add6~102\ ))
-- \Add6~99\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add5~15\,
	cin => \Add6~102\,
	sharein => \Add6~103\,
	sumout => \Add6~97_sumout\,
	cout => \Add6~98\,
	shareout => \Add6~99\);

-- Location: MLABCELL_X87_Y2_N24
\Add6~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~93_sumout\ = SUM(( !\Add5~8_resulta\ $ (\Add5~16\) ) + ( \Add6~99\ ) + ( \Add6~98\ ))
-- \Add6~94\ = CARRY(( !\Add5~8_resulta\ $ (\Add5~16\) ) + ( \Add6~99\ ) + ( \Add6~98\ ))
-- \Add6~95\ = SHARE((\Add5~8_resulta\ & !\Add5~16\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~8_resulta\,
	datad => \ALT_INV_Add5~16\,
	cin => \Add6~98\,
	sharein => \Add6~99\,
	sumout => \Add6~93_sumout\,
	cout => \Add6~94\,
	shareout => \Add6~95\);

-- Location: MLABCELL_X87_Y2_N27
\Add6~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~89_sumout\ = SUM(( !\Add5~9\ $ (\Add5~17\) ) + ( \Add6~95\ ) + ( \Add6~94\ ))
-- \Add6~90\ = CARRY(( !\Add5~9\ $ (\Add5~17\) ) + ( \Add6~95\ ) + ( \Add6~94\ ))
-- \Add6~91\ = SHARE((\Add5~9\ & !\Add5~17\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~9\,
	datad => \ALT_INV_Add5~17\,
	cin => \Add6~94\,
	sharein => \Add6~95\,
	sumout => \Add6~89_sumout\,
	cout => \Add6~90\,
	shareout => \Add6~91\);

-- Location: MLABCELL_X87_Y2_N30
\Add6~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~85_sumout\ = SUM(( !\Add5~18\ $ (\Add5~10\) ) + ( \Add6~91\ ) + ( \Add6~90\ ))
-- \Add6~86\ = CARRY(( !\Add5~18\ $ (\Add5~10\) ) + ( \Add6~91\ ) + ( \Add6~90\ ))
-- \Add6~87\ = SHARE((!\Add5~18\ & \Add5~10\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~18\,
	datad => \ALT_INV_Add5~10\,
	cin => \Add6~90\,
	sharein => \Add6~91\,
	sumout => \Add6~85_sumout\,
	cout => \Add6~86\,
	shareout => \Add6~87\);

-- Location: MLABCELL_X87_Y2_N33
\Add6~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~81_sumout\ = SUM(( !\Add5~11\ $ (\Add5~19\) ) + ( \Add6~87\ ) + ( \Add6~86\ ))
-- \Add6~82\ = CARRY(( !\Add5~11\ $ (\Add5~19\) ) + ( \Add6~87\ ) + ( \Add6~86\ ))
-- \Add6~83\ = SHARE((\Add5~11\ & !\Add5~19\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~11\,
	datad => \ALT_INV_Add5~19\,
	cin => \Add6~86\,
	sharein => \Add6~87\,
	sumout => \Add6~81_sumout\,
	cout => \Add6~82\,
	shareout => \Add6~83\);

-- Location: MLABCELL_X87_Y2_N36
\Add6~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~77_sumout\ = SUM(( !\Add5~12\ $ (\Add5~20\) ) + ( \Add6~83\ ) + ( \Add6~82\ ))
-- \Add6~78\ = CARRY(( !\Add5~12\ $ (\Add5~20\) ) + ( \Add6~83\ ) + ( \Add6~82\ ))
-- \Add6~79\ = SHARE((\Add5~12\ & !\Add5~20\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~12\,
	datac => \ALT_INV_Add5~20\,
	cin => \Add6~82\,
	sharein => \Add6~83\,
	sumout => \Add6~77_sumout\,
	cout => \Add6~78\,
	shareout => \Add6~79\);

-- Location: MLABCELL_X87_Y2_N39
\Add6~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~73_sumout\ = SUM(( !\Add5~13\ $ (\Add5~21\) ) + ( \Add6~79\ ) + ( \Add6~78\ ))
-- \Add6~74\ = CARRY(( !\Add5~13\ $ (\Add5~21\) ) + ( \Add6~79\ ) + ( \Add6~78\ ))
-- \Add6~75\ = SHARE((\Add5~13\ & !\Add5~21\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~13\,
	datad => \ALT_INV_Add5~21\,
	cin => \Add6~78\,
	sharein => \Add6~79\,
	sumout => \Add6~73_sumout\,
	cout => \Add6~74\,
	shareout => \Add6~75\);

-- Location: MLABCELL_X87_Y2_N42
\Add6~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~69_sumout\ = SUM(( !\Add5~22\ $ (\Add5~14\) ) + ( \Add6~75\ ) + ( \Add6~74\ ))
-- \Add6~70\ = CARRY(( !\Add5~22\ $ (\Add5~14\) ) + ( \Add6~75\ ) + ( \Add6~74\ ))
-- \Add6~71\ = SHARE((!\Add5~22\ & \Add5~14\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~22\,
	datad => \ALT_INV_Add5~14\,
	cin => \Add6~74\,
	sharein => \Add6~75\,
	sumout => \Add6~69_sumout\,
	cout => \Add6~70\,
	shareout => \Add6~71\);

-- Location: MLABCELL_X87_Y2_N45
\Add6~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~65_sumout\ = SUM(( !\Add5~23\ $ (\Add5~15\) ) + ( \Add6~71\ ) + ( \Add6~70\ ))
-- \Add6~66\ = CARRY(( !\Add5~23\ $ (\Add5~15\) ) + ( \Add6~71\ ) + ( \Add6~70\ ))
-- \Add6~67\ = SHARE((!\Add5~23\ & \Add5~15\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~23\,
	datad => \ALT_INV_Add5~15\,
	cin => \Add6~70\,
	sharein => \Add6~71\,
	sumout => \Add6~65_sumout\,
	cout => \Add6~66\,
	shareout => \Add6~67\);

-- Location: MLABCELL_X87_Y2_N48
\Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~61_sumout\ = SUM(( !\Add5~16\ $ (\Add5~24\) ) + ( \Add6~67\ ) + ( \Add6~66\ ))
-- \Add6~62\ = CARRY(( !\Add5~16\ $ (\Add5~24\) ) + ( \Add6~67\ ) + ( \Add6~66\ ))
-- \Add6~63\ = SHARE((\Add5~16\ & !\Add5~24\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~16\,
	datad => \ALT_INV_Add5~24\,
	cin => \Add6~66\,
	sharein => \Add6~67\,
	sumout => \Add6~61_sumout\,
	cout => \Add6~62\,
	shareout => \Add6~63\);

-- Location: MLABCELL_X87_Y2_N51
\Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~57_sumout\ = SUM(( !\Add5~25\ $ (\Add5~17\) ) + ( \Add6~63\ ) + ( \Add6~62\ ))
-- \Add6~58\ = CARRY(( !\Add5~25\ $ (\Add5~17\) ) + ( \Add6~63\ ) + ( \Add6~62\ ))
-- \Add6~59\ = SHARE((!\Add5~25\ & \Add5~17\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~25\,
	datad => \ALT_INV_Add5~17\,
	cin => \Add6~62\,
	sharein => \Add6~63\,
	sumout => \Add6~57_sumout\,
	cout => \Add6~58\,
	shareout => \Add6~59\);

-- Location: MLABCELL_X87_Y2_N54
\Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~33_sumout\ = SUM(( !\Add5~18\ $ (\Add5~26\) ) + ( \Add6~59\ ) + ( \Add6~58\ ))
-- \Add6~34\ = CARRY(( !\Add5~18\ $ (\Add5~26\) ) + ( \Add6~59\ ) + ( \Add6~58\ ))
-- \Add6~35\ = SHARE((\Add5~18\ & !\Add5~26\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~18\,
	datad => \ALT_INV_Add5~26\,
	cin => \Add6~58\,
	sharein => \Add6~59\,
	sumout => \Add6~33_sumout\,
	cout => \Add6~34\,
	shareout => \Add6~35\);

-- Location: MLABCELL_X87_Y2_N57
\Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~29_sumout\ = SUM(( !\Add5~27\ $ (\Add5~19\) ) + ( \Add6~35\ ) + ( \Add6~34\ ))
-- \Add6~30\ = CARRY(( !\Add5~27\ $ (\Add5~19\) ) + ( \Add6~35\ ) + ( \Add6~34\ ))
-- \Add6~31\ = SHARE((!\Add5~27\ & \Add5~19\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~27\,
	datad => \ALT_INV_Add5~19\,
	cin => \Add6~34\,
	sharein => \Add6~35\,
	sumout => \Add6~29_sumout\,
	cout => \Add6~30\,
	shareout => \Add6~31\);

-- Location: MLABCELL_X87_Y1_N0
\Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~37_sumout\ = SUM(( !\Add5~20\ $ (\Add5~28\) ) + ( \Add6~31\ ) + ( \Add6~30\ ))
-- \Add6~38\ = CARRY(( !\Add5~20\ $ (\Add5~28\) ) + ( \Add6~31\ ) + ( \Add6~30\ ))
-- \Add6~39\ = SHARE((\Add5~20\ & !\Add5~28\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~20\,
	datad => \ALT_INV_Add5~28\,
	cin => \Add6~30\,
	sharein => \Add6~31\,
	sumout => \Add6~37_sumout\,
	cout => \Add6~38\,
	shareout => \Add6~39\);

-- Location: MLABCELL_X87_Y1_N3
\Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~41_sumout\ = SUM(( !\Add5~29\ $ (\Add5~21\) ) + ( \Add6~39\ ) + ( \Add6~38\ ))
-- \Add6~42\ = CARRY(( !\Add5~29\ $ (\Add5~21\) ) + ( \Add6~39\ ) + ( \Add6~38\ ))
-- \Add6~43\ = SHARE((!\Add5~29\ & \Add5~21\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~29\,
	datad => \ALT_INV_Add5~21\,
	cin => \Add6~38\,
	sharein => \Add6~39\,
	sumout => \Add6~41_sumout\,
	cout => \Add6~42\,
	shareout => \Add6~43\);

-- Location: MLABCELL_X87_Y1_N6
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( !\Add5~22\ $ (\Add5~30\) ) + ( \Add6~43\ ) + ( \Add6~42\ ))
-- \Add6~26\ = CARRY(( !\Add5~22\ $ (\Add5~30\) ) + ( \Add6~43\ ) + ( \Add6~42\ ))
-- \Add6~27\ = SHARE((\Add5~22\ & !\Add5~30\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~22\,
	datad => \ALT_INV_Add5~30\,
	cin => \Add6~42\,
	sharein => \Add6~43\,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\,
	shareout => \Add6~27\);

-- Location: MLABCELL_X87_Y1_N9
\Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~53_sumout\ = SUM(( !\Add5~23\ $ (\Add5~31\) ) + ( \Add6~27\ ) + ( \Add6~26\ ))
-- \Add6~54\ = CARRY(( !\Add5~23\ $ (\Add5~31\) ) + ( \Add6~27\ ) + ( \Add6~26\ ))
-- \Add6~55\ = SHARE((\Add5~23\ & !\Add5~31\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~23\,
	datad => \ALT_INV_Add5~31\,
	cin => \Add6~26\,
	sharein => \Add6~27\,
	sumout => \Add6~53_sumout\,
	cout => \Add6~54\,
	shareout => \Add6~55\);

-- Location: MLABCELL_X87_Y1_N12
\Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~49_sumout\ = SUM(( !\Add5~32\ $ (\Add5~24\) ) + ( \Add6~55\ ) + ( \Add6~54\ ))
-- \Add6~50\ = CARRY(( !\Add5~32\ $ (\Add5~24\) ) + ( \Add6~55\ ) + ( \Add6~54\ ))
-- \Add6~51\ = SHARE((!\Add5~32\ & \Add5~24\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~32\,
	datac => \ALT_INV_Add5~24\,
	cin => \Add6~54\,
	sharein => \Add6~55\,
	sumout => \Add6~49_sumout\,
	cout => \Add6~50\,
	shareout => \Add6~51\);

-- Location: MLABCELL_X87_Y1_N15
\Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~45_sumout\ = SUM(( !\Add5~33\ $ (\Add5~25\) ) + ( \Add6~51\ ) + ( \Add6~50\ ))
-- \Add6~46\ = CARRY(( !\Add5~33\ $ (\Add5~25\) ) + ( \Add6~51\ ) + ( \Add6~50\ ))
-- \Add6~47\ = SHARE((!\Add5~33\ & \Add5~25\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~33\,
	datad => \ALT_INV_Add5~25\,
	cin => \Add6~50\,
	sharein => \Add6~51\,
	sumout => \Add6~45_sumout\,
	cout => \Add6~46\,
	shareout => \Add6~47\);

-- Location: MLABCELL_X87_Y1_N18
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( !\Add5~34\ $ (\Add5~26\) ) + ( \Add6~47\ ) + ( \Add6~46\ ))
-- \Add6~18\ = CARRY(( !\Add5~34\ $ (\Add5~26\) ) + ( \Add6~47\ ) + ( \Add6~46\ ))
-- \Add6~19\ = SHARE((!\Add5~34\ & \Add5~26\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~34\,
	datad => \ALT_INV_Add5~26\,
	cin => \Add6~46\,
	sharein => \Add6~47\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\,
	shareout => \Add6~19\);

-- Location: MLABCELL_X87_Y1_N21
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( !\Add5~27\ $ (\Add5~34\) ) + ( \Add6~19\ ) + ( \Add6~18\ ))
-- \Add6~22\ = CARRY(( !\Add5~27\ $ (\Add5~34\) ) + ( \Add6~19\ ) + ( \Add6~18\ ))
-- \Add6~23\ = SHARE((\Add5~27\ & !\Add5~34\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~27\,
	datad => \ALT_INV_Add5~34\,
	cin => \Add6~18\,
	sharein => \Add6~19\,
	sumout => \Add6~21_sumout\,
	cout => \Add6~22\,
	shareout => \Add6~23\);

-- Location: MLABCELL_X87_Y1_N24
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( !\Add5~34\ $ (\Add5~28\) ) + ( \Add6~23\ ) + ( \Add6~22\ ))
-- \Add6~14\ = CARRY(( !\Add5~34\ $ (\Add5~28\) ) + ( \Add6~23\ ) + ( \Add6~22\ ))
-- \Add6~15\ = SHARE((!\Add5~34\ & \Add5~28\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~34\,
	datad => \ALT_INV_Add5~28\,
	cin => \Add6~22\,
	sharein => \Add6~23\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\,
	shareout => \Add6~15\);

-- Location: MLABCELL_X87_Y1_N27
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( !\Add5~29\ $ (\Add5~34\) ) + ( \Add6~15\ ) + ( \Add6~14\ ))
-- \Add6~10\ = CARRY(( !\Add5~29\ $ (\Add5~34\) ) + ( \Add6~15\ ) + ( \Add6~14\ ))
-- \Add6~11\ = SHARE((\Add5~29\ & !\Add5~34\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~29\,
	datad => \ALT_INV_Add5~34\,
	cin => \Add6~14\,
	sharein => \Add6~15\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\,
	shareout => \Add6~11\);

-- Location: MLABCELL_X87_Y1_N30
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( !\Add5~34\ $ (\Add5~30\) ) + ( \Add6~11\ ) + ( \Add6~10\ ))
-- \Add6~6\ = CARRY(( !\Add5~34\ $ (\Add5~30\) ) + ( \Add6~11\ ) + ( \Add6~10\ ))
-- \Add6~7\ = SHARE((!\Add5~34\ & \Add5~30\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~34\,
	datad => \ALT_INV_Add5~30\,
	cin => \Add6~10\,
	sharein => \Add6~11\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\,
	shareout => \Add6~7\);

-- Location: MLABCELL_X87_Y1_N33
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( !\Add5~31\ $ (\Add5~34\) ) + ( \Add6~7\ ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add5~31\,
	datad => \ALT_INV_Add5~34\,
	cin => \Add6~6\,
	sharein => \Add6~7\,
	sumout => \Add6~1_sumout\);

-- Location: LABCELL_X88_Y1_N48
\LessThan5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~3_combout\ = ( !\Add5~32\ & ( (!\Add5~29\ & (!\Add5~33\ & (!\Add5~31\ & !\Add5~30\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~29\,
	datab => \ALT_INV_Add5~33\,
	datac => \ALT_INV_Add5~31\,
	datad => \ALT_INV_Add5~30\,
	dataf => \ALT_INV_Add5~32\,
	combout => \LessThan5~3_combout\);

-- Location: LABCELL_X80_Y1_N15
\LessThan5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~4_combout\ = ( !\Add5~28\ & ( (!\Add5~25\ & (!\Add5~26\ & (\LessThan5~3_combout\ & !\Add5~27\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~25\,
	datab => \ALT_INV_Add5~26\,
	datac => \ALT_INV_LessThan5~3_combout\,
	datad => \ALT_INV_Add5~27\,
	dataf => \ALT_INV_Add5~28\,
	combout => \LessThan5~4_combout\);

-- Location: LABCELL_X88_Y3_N0
\LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = ( \Add5~16\ & ( \Add5~19\ & ( (\Add5~18\ & (\Add5~15\ & \Add5~17\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~18\,
	datab => \ALT_INV_Add5~15\,
	datac => \ALT_INV_Add5~17\,
	datae => \ALT_INV_Add5~16\,
	dataf => \ALT_INV_Add5~19\,
	combout => \LessThan5~0_combout\);

-- Location: MLABCELL_X84_Y3_N30
\LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~1_combout\ = ( \LessThan5~0_combout\ & ( \Add5~13\ & ( \Add5~20\ ) ) ) # ( \LessThan5~0_combout\ & ( !\Add5~13\ & ( (\Add5~20\ & ((\Add5~14\) # (\Add5~12\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000011100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~12\,
	datab => \ALT_INV_Add5~14\,
	datac => \ALT_INV_Add5~20\,
	datae => \ALT_INV_LessThan5~0_combout\,
	dataf => \ALT_INV_Add5~13\,
	combout => \LessThan5~1_combout\);

-- Location: LABCELL_X83_Y3_N9
\LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~2_combout\ = ( \LessThan5~1_combout\ & ( (!\Add5~23\ & !\Add5~22\) ) ) # ( !\LessThan5~1_combout\ & ( (!\Add5~23\ & ((!\Add5~21\) # (!\Add5~22\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~23\,
	datac => \ALT_INV_Add5~21\,
	datad => \ALT_INV_Add5~22\,
	dataf => \ALT_INV_LessThan5~1_combout\,
	combout => \LessThan5~2_combout\);

-- Location: MLABCELL_X87_Y1_N39
\LessThan5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~5_combout\ = ( \Add5~24\ & ( (!\Add5~34\ & ((!\LessThan5~4_combout\) # (!\LessThan5~2_combout\))) ) ) # ( !\Add5~24\ & ( (!\LessThan5~4_combout\ & !\Add5~34\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan5~4_combout\,
	datac => \ALT_INV_LessThan5~2_combout\,
	datad => \ALT_INV_Add5~34\,
	dataf => \ALT_INV_Add5~24\,
	combout => \LessThan5~5_combout\);

-- Location: LABCELL_X88_Y2_N0
\Div0|auto_generated|divider|my_abs_num|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add5~8_resulta\) ) + ( \Add6~1_sumout\ ) + ( !VCC ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~126\ = CARRY(( !\Add6~1_sumout\ $ (!\Add5~8_resulta\) ) + ( \Add6~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add5~8_resulta\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~126\);

-- Location: LABCELL_X88_Y2_N3
\Div0|auto_generated|divider|my_abs_num|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~121_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~126\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~122\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~121_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~121_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~126\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~122\);

-- Location: LABCELL_X88_Y2_N6
\Div0|auto_generated|divider|my_abs_num|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~117_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~122\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~118\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~117_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~117_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~122\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~118\);

-- Location: LABCELL_X88_Y2_N9
\Div0|auto_generated|divider|my_abs_num|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~113_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~118\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~114\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~113_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~113_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~118\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~114\);

-- Location: LABCELL_X88_Y2_N12
\Div0|auto_generated|divider|my_abs_num|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~109_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~114\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~110\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~109_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~109_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~114\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~110\);

-- Location: LABCELL_X88_Y2_N15
\Div0|auto_generated|divider|my_abs_num|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~105_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~110\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~106\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~105_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~105_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~110\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~106\);

-- Location: LABCELL_X88_Y2_N18
\Div0|auto_generated|divider|my_abs_num|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~101_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~106\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~102\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~101_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~101_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~106\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~102\);

-- Location: LABCELL_X88_Y2_N21
\Div0|auto_generated|divider|my_abs_num|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~97_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~102\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~98\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~97_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~97_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~102\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~98\);

-- Location: LABCELL_X88_Y2_N24
\Div0|auto_generated|divider|my_abs_num|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~93_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~98\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~94\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~93_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~93_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~98\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~94\);

-- Location: LABCELL_X88_Y2_N27
\Div0|auto_generated|divider|my_abs_num|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~89_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~94\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~90\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~89_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~89_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~94\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~90\);

-- Location: LABCELL_X88_Y2_N30
\Div0|auto_generated|divider|my_abs_num|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ = SUM(( !\Add6~85_sumout\ $ (!\Add6~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~90\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~86\ = CARRY(( !\Add6~85_sumout\ $ (!\Add6~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~85_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~90\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~86\);

-- Location: LABCELL_X88_Y2_N33
\Div0|auto_generated|divider|my_abs_num|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~81_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~86\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~82\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~81_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~81_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~86\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~82\);

-- Location: LABCELL_X88_Y2_N36
\Div0|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\Add6~77_sumout\ $ (!\Add6~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~82\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\Add6~77_sumout\ $ (!\Add6~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~77_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~82\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X88_Y2_N39
\Div0|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~73_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~73_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~73_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X88_Y2_N42
\Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~69_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~69_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~69_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X88_Y2_N45
\Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~65_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~65_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~65_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X88_Y2_N48
\Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~61_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~61_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~61_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X88_Y2_N51
\Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~57_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~57_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~57_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X88_Y2_N54
\Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~33_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~33_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~33_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X88_Y2_N57
\Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~29_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~29_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~29_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X88_Y1_N0
\Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~37_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~37_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~37_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X88_Y1_N3
\Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~41_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~41_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~41_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X88_Y1_N6
\Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~25_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~25_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~25_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X88_Y1_N9
\Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~53_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~53_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~53_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X88_Y1_N12
\Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~49_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~49_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~49_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X88_Y1_N15
\Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~45_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~45_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~45_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X88_Y1_N18
\Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~17_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~17_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~17_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X88_Y1_N21
\Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~21_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~21_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~21_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X88_Y1_N24
\Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~13_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X88_Y1_N27
\Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~9_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~9_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~9_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X88_Y1_N30
\Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Add6~1_sumout\ $ (!\Add6~5_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Add6~1_sumout\ $ (!\Add6~5_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~5_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X88_Y1_N33
\Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( GND ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\);

-- Location: LABCELL_X85_Y1_N0
\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\);

-- Location: LABCELL_X85_Y1_N3
\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~70\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~71\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\);

-- Location: LABCELL_X85_Y1_N6
\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~66\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~67\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\);

-- Location: LABCELL_X85_Y1_N9
\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~62\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~63\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\);

-- Location: LABCELL_X85_Y1_N12
\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~38\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~39\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\);

-- Location: LABCELL_X85_Y1_N15
\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~34\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~35\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\);

-- Location: LABCELL_X85_Y1_N18
\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~42\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~43\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\);

-- Location: LABCELL_X85_Y1_N21
\Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~46\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~47\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\);

-- Location: LABCELL_X85_Y1_N24
\Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~30\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~31\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\);

-- Location: LABCELL_X85_Y1_N27
\Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~58\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~59\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\);

-- Location: LABCELL_X85_Y1_N30
\Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~54\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~55\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\);

-- Location: LABCELL_X85_Y1_N33
\Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~50\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~51\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\);

-- Location: LABCELL_X85_Y1_N36
\Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\);

-- Location: LABCELL_X85_Y1_N39
\Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\);

-- Location: LABCELL_X85_Y1_N42
\Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~19\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\);

-- Location: LABCELL_X85_Y1_N45
\Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\ = SUM(( !\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\ = CARRY(( !\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\ = SHARE(\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~14\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~15\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\);

-- Location: LABCELL_X85_Y1_N48
\Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\ ))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~27\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~7\);

-- Location: LABCELL_X85_Y1_N51
\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\);

-- Location: MLABCELL_X82_Y1_N48
\Div0|auto_generated|divider|divider|StageOut[320]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[320]~28_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[16]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[320]~28_combout\);

-- Location: MLABCELL_X84_Y1_N33
\Div0|auto_generated|divider|divider|StageOut[319]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[319]~165_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[15]~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[319]~165_combout\);

-- Location: LABCELL_X88_Y1_N36
\Div0|auto_generated|divider|divider|StageOut[319]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[319]~166_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[319]~166_combout\);

-- Location: MLABCELL_X84_Y1_N39
\Div0|auto_generated|divider|divider|StageOut[317]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[317]~163_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[13]~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[317]~163_combout\);

-- Location: LABCELL_X88_Y1_N39
\Div0|auto_generated|divider|divider|StageOut[317]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[317]~164_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[317]~164_combout\);

-- Location: MLABCELL_X84_Y1_N12
\Div0|auto_generated|divider|divider|StageOut[315]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[315]~161_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[11]~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[315]~161_combout\);

-- Location: LABCELL_X88_Y1_N45
\Div0|auto_generated|divider|divider|StageOut[315]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[315]~162_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[315]~162_combout\);

-- Location: MLABCELL_X84_Y1_N48
\Div0|auto_generated|divider|divider|StageOut[313]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[313]~194_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[9]~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[313]~194_combout\);

-- Location: MLABCELL_X87_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[313]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[313]~195_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[313]~195_combout\);

-- Location: MLABCELL_X84_Y1_N57
\Div0|auto_generated|divider|divider|StageOut[311]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[311]~167_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[7]~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[311]~167_combout\);

-- Location: MLABCELL_X84_Y1_N6
\Div0|auto_generated|divider|divider|StageOut[311]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[311]~168_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[311]~168_combout\);

-- Location: MLABCELL_X84_Y1_N42
\Div0|auto_generated|divider|divider|StageOut[309]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[309]~192_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[5]~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[309]~192_combout\);

-- Location: LABCELL_X88_Y1_N42
\Div0|auto_generated|divider|divider|StageOut[309]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[309]~193_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[309]~193_combout\);

-- Location: LABCELL_X85_Y1_N57
\Div0|auto_generated|divider|divider|StageOut[307]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[307]~169_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[3]~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[307]~169_combout\);

-- Location: MLABCELL_X84_Y1_N21
\Div0|auto_generated|divider|divider|StageOut[307]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[307]~170_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[307]~170_combout\);

-- Location: MLABCELL_X84_Y1_N24
\Div0|auto_generated|divider|divider|StageOut[305]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[305]~217_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[1]~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[305]~217_combout\);

-- Location: MLABCELL_X84_Y1_N27
\Div0|auto_generated|divider|divider|StageOut[305]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[305]~218_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[305]~218_combout\);

-- Location: LABCELL_X83_Y1_N0
\Div0|auto_generated|divider|divider|op_10~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~78_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_10~78_cout\);

-- Location: LABCELL_X83_Y1_N3
\Div0|auto_generated|divider|divider|op_10~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~73_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~78_cout\ ))
-- \Div0|auto_generated|divider|divider|op_10~74\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~78_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~78_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~74\);

-- Location: LABCELL_X83_Y1_N6
\Div0|auto_generated|divider|divider|op_10~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~74\ ))
-- \Div0|auto_generated|divider|divider|op_10~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[0]~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~74\,
	sumout => \Div0|auto_generated|divider|divider|op_10~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~70\);

-- Location: LABCELL_X83_Y1_N9
\Div0|auto_generated|divider|divider|op_10~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~65_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[305]~218_combout\) # (\Div0|auto_generated|divider|divider|StageOut[305]~217_combout\) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~70\ ))
-- \Div0|auto_generated|divider|divider|op_10~66\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[305]~218_combout\) # (\Div0|auto_generated|divider|divider|StageOut[305]~217_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~70\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~217_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~218_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~70\,
	sumout => \Div0|auto_generated|divider|divider|op_10~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~66\);

-- Location: LABCELL_X83_Y1_N12
\Div0|auto_generated|divider|divider|op_10~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~66\ ))
-- \Div0|auto_generated|divider|divider|op_10~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[2]~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~66\,
	sumout => \Div0|auto_generated|divider|divider|op_10~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~62\);

-- Location: LABCELL_X83_Y1_N15
\Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[307]~170_combout\) # (\Div0|auto_generated|divider|divider|StageOut[307]~169_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~62\ ))
-- \Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[307]~170_combout\) # (\Div0|auto_generated|divider|divider|StageOut[307]~169_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~62\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~169_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~170_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~62\,
	sumout => \Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X83_Y1_N18
\Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~38\ ))
-- \Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[4]~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~38\,
	sumout => \Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X83_Y1_N21
\Div0|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[309]~193_combout\) # (\Div0|auto_generated|divider|divider|StageOut[309]~192_combout\) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~34\ ))
-- \Div0|auto_generated|divider|divider|op_10~42\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[309]~193_combout\) # (\Div0|auto_generated|divider|divider|StageOut[309]~192_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~192_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~193_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \Div0|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X83_Y1_N24
\Div0|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~42\ ))
-- \Div0|auto_generated|divider|divider|op_10~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[6]~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~42\,
	sumout => \Div0|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~46\);

-- Location: LABCELL_X83_Y1_N27
\Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[311]~168_combout\) # (\Div0|auto_generated|divider|divider|StageOut[311]~167_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~46\ ))
-- \Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[311]~168_combout\) # (\Div0|auto_generated|divider|divider|StageOut[311]~167_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~46\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~167_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~168_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~46\,
	sumout => \Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X83_Y1_N30
\Div0|auto_generated|divider|divider|op_10~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~30\ ))
-- \Div0|auto_generated|divider|divider|op_10~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[8]~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \Div0|auto_generated|divider|divider|op_10~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~58\);

-- Location: LABCELL_X83_Y1_N33
\Div0|auto_generated|divider|divider|op_10~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~53_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[313]~195_combout\) # (\Div0|auto_generated|divider|divider|StageOut[313]~194_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~58\ ))
-- \Div0|auto_generated|divider|divider|op_10~54\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[313]~195_combout\) # (\Div0|auto_generated|divider|divider|StageOut[313]~194_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~58\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~194_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~195_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~58\,
	sumout => \Div0|auto_generated|divider|divider|op_10~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~54\);

-- Location: LABCELL_X83_Y1_N36
\Div0|auto_generated|divider|divider|op_10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~54\ ))
-- \Div0|auto_generated|divider|divider|op_10~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[10]~49_sumout\,
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~54\,
	sumout => \Div0|auto_generated|divider|divider|op_10~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~50\);

-- Location: LABCELL_X83_Y1_N39
\Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[315]~162_combout\) # (\Div0|auto_generated|divider|divider|StageOut[315]~161_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~50\ ))
-- \Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[315]~162_combout\) # (\Div0|auto_generated|divider|divider|StageOut[315]~161_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~50\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~161_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~162_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~50\,
	sumout => \Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X83_Y1_N42
\Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))
-- \Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[12]~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X83_Y1_N45
\Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[317]~164_combout\) # (\Div0|auto_generated|divider|divider|StageOut[317]~163_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~22\ ))
-- \Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[317]~164_combout\) # (\Div0|auto_generated|divider|divider|StageOut[317]~163_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~163_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~164_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X83_Y1_N48
\Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))
-- \Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[14]~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X83_Y1_N51
\Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (\Div0|auto_generated|divider|divider|StageOut[319]~166_combout\) # (\Div0|auto_generated|divider|divider|StageOut[319]~165_combout\) ) + ( GND ) + ( 
-- \Div0|auto_generated|divider|divider|op_10~14\ ))
-- \Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[319]~166_combout\) # (\Div0|auto_generated|divider|divider|StageOut[319]~165_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~165_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~166_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X83_Y1_N54
\Div0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26\ ))
-- \Div0|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[16]~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \Div0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X83_Y1_N57
\Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_10~6\,
	sumout => \Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X88_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[320]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[320]~29_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[320]~29_combout\);

-- Location: MLABCELL_X87_Y1_N45
\Div0|auto_generated|divider|divider|StageOut[319]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[319]~31_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~25_sumout\ & ( (\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ & 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[15]~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[319]~31_combout\);

-- Location: MLABCELL_X84_Y1_N0
\Div0|auto_generated|divider|divider|StageOut[318]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[318]~10_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[14]~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[318]~10_combout\);

-- Location: MLABCELL_X84_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[318]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[318]~11_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[318]~11_combout\);

-- Location: LABCELL_X85_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[317]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[317]~16_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~17_sumout\ & ( (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ & 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[13]~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[317]~16_combout\);

-- Location: LABCELL_X80_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[316]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[316]~22_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~21_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[12]~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[316]~22_combout\);

-- Location: LABCELL_X80_Y1_N24
\Div0|auto_generated|divider|divider|StageOut[316]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[316]~23_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[316]~23_combout\);

-- Location: MLABCELL_X84_Y1_N18
\Div0|auto_generated|divider|divider|StageOut[315]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[315]~3_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~9_sumout\ & ( (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & 
-- \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[11]~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[315]~3_combout\);

-- Location: LABCELL_X80_Y1_N57
\Div0|auto_generated|divider|divider|StageOut[314]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[314]~127_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~49_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[10]~49_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[314]~127_combout\);

-- Location: LABCELL_X80_Y1_N3
\Div0|auto_generated|divider|divider|StageOut[314]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[314]~128_combout\ = (\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[314]~128_combout\);

-- Location: MLABCELL_X84_Y1_N36
\Div0|auto_generated|divider|divider|StageOut[313]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[313]~139_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~53_sumout\ & ( (\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & 
-- \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[9]~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[313]~139_combout\);

-- Location: LABCELL_X80_Y1_N30
\Div0|auto_generated|divider|divider|StageOut[312]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[312]~151_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~57_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[8]~57_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[312]~151_combout\);

-- Location: MLABCELL_X87_Y1_N36
\Div0|auto_generated|divider|divider|StageOut[312]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[312]~152_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[312]~152_combout\);

-- Location: LABCELL_X83_Y2_N54
\Div0|auto_generated|divider|divider|StageOut[311]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[311]~38_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( 
-- \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( 
-- \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) ) ) # ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~29_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[7]~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[311]~38_combout\);

-- Location: LABCELL_X80_Y1_N12
\Div0|auto_generated|divider|divider|StageOut[310]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[310]~112_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~45_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[6]~45_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[310]~112_combout\);

-- Location: LABCELL_X79_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[310]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[310]~113_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[310]~113_combout\);

-- Location: LABCELL_X88_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[309]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[309]~95_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[5]~41_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[309]~95_combout\);

-- Location: MLABCELL_X84_Y2_N45
\Div0|auto_generated|divider|divider|StageOut[308]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[308]~54_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[4]~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[308]~54_combout\);

-- Location: LABCELL_X83_Y2_N15
\Div0|auto_generated|divider|divider|StageOut[308]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[308]~55_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[308]~55_combout\);

-- Location: MLABCELL_X82_Y2_N24
\Div0|auto_generated|divider|divider|StageOut[307]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[307]~75_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[3]~37_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[307]~75_combout\);

-- Location: MLABCELL_X84_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[306]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[306]~177_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[2]~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[306]~177_combout\);

-- Location: LABCELL_X83_Y2_N0
\Div0|auto_generated|divider|divider|StageOut[306]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[306]~178_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[306]~178_combout\);

-- Location: MLABCELL_X82_Y2_N18
\Div0|auto_generated|divider|divider|StageOut[305]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[305]~203_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[1]~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[305]~203_combout\);

-- Location: MLABCELL_X82_Y2_N9
\Div0|auto_generated|divider|divider|StageOut[304]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[304]~225_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[0]~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[304]~225_combout\);

-- Location: MLABCELL_X82_Y2_N0
\Div0|auto_generated|divider|divider|StageOut[304]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[304]~226_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[304]~226_combout\);

-- Location: MLABCELL_X82_Y2_N30
\Div0|auto_generated|divider|divider|op_11~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_11~82_cout\);

-- Location: MLABCELL_X82_Y2_N33
\Div0|auto_generated|divider|divider|op_11~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_11~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~78\);

-- Location: MLABCELL_X82_Y2_N36
\Div0|auto_generated|divider|divider|op_11~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~78\ ))
-- \Div0|auto_generated|divider|divider|op_11~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~78\,
	sumout => \Div0|auto_generated|divider|divider|op_11~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~74\);

-- Location: MLABCELL_X82_Y2_N39
\Div0|auto_generated|divider|divider|op_11~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~69_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[304]~226_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[304]~225_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~74\ ))
-- \Div0|auto_generated|divider|divider|op_11~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~69_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[304]~226_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[304]~225_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~225_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~226_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~74\,
	sumout => \Div0|auto_generated|divider|divider|op_11~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~70\);

-- Location: MLABCELL_X82_Y2_N42
\Div0|auto_generated|divider|divider|op_11~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~65_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[305]~203_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~70\ ))
-- \Div0|auto_generated|divider|divider|op_11~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~65_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[305]~203_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~203_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~70\,
	sumout => \Div0|auto_generated|divider|divider|op_11~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~66\);

-- Location: MLABCELL_X82_Y2_N45
\Div0|auto_generated|divider|divider|op_11~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~61_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[306]~178_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[306]~177_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~66\ ))
-- \Div0|auto_generated|divider|divider|op_11~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~61_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[306]~178_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[306]~177_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~177_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~178_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~66\,
	sumout => \Div0|auto_generated|divider|divider|op_11~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~62\);

-- Location: MLABCELL_X82_Y2_N48
\Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[307]~75_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~62\ ))
-- \Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[307]~75_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~75_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~62\,
	sumout => \Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~38\);

-- Location: MLABCELL_X82_Y2_N51
\Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[308]~55_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[308]~54_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~38\ ))
-- \Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[308]~55_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[308]~54_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~54_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~55_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~38\,
	sumout => \Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~34\);

-- Location: MLABCELL_X82_Y2_N54
\Div0|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[309]~95_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~34\ ))
-- \Div0|auto_generated|divider|divider|op_11~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[309]~95_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~95_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \Div0|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~42\);

-- Location: MLABCELL_X82_Y2_N57
\Div0|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[310]~113_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[310]~112_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~42\ ))
-- \Div0|auto_generated|divider|divider|op_11~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[310]~113_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[310]~112_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~112_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~113_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~42\,
	sumout => \Div0|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~46\);

-- Location: MLABCELL_X82_Y1_N0
\Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[311]~38_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~46\ ))
-- \Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[311]~38_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~46\,
	sumout => \Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~30\);

-- Location: MLABCELL_X82_Y1_N3
\Div0|auto_generated|divider|divider|op_11~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[312]~152_combout\) # (\Div0|auto_generated|divider|divider|StageOut[312]~151_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~30\ ))
-- \Div0|auto_generated|divider|divider|op_11~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[312]~152_combout\) # (\Div0|auto_generated|divider|divider|StageOut[312]~151_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~151_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~152_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~30\,
	sumout => \Div0|auto_generated|divider|divider|op_11~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~58\);

-- Location: MLABCELL_X82_Y1_N6
\Div0|auto_generated|divider|divider|op_11~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[313]~139_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~58\ ))
-- \Div0|auto_generated|divider|divider|op_11~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[313]~139_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~139_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~58\,
	sumout => \Div0|auto_generated|divider|divider|op_11~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~54\);

-- Location: MLABCELL_X82_Y1_N9
\Div0|auto_generated|divider|divider|op_11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[314]~128_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[314]~127_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~54\ ))
-- \Div0|auto_generated|divider|divider|op_11~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[314]~128_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[314]~127_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~128_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~54\,
	sumout => \Div0|auto_generated|divider|divider|op_11~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~50\);

-- Location: MLABCELL_X82_Y1_N12
\Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[315]~3_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~50\ ))
-- \Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[315]~3_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~3_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~50\,
	sumout => \Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~10\);

-- Location: MLABCELL_X82_Y1_N15
\Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[316]~23_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[316]~22_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))
-- \Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[316]~23_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[316]~22_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~22_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~23_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X82_Y1_N18
\Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[317]~16_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))
-- \Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[317]~16_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~16_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X82_Y1_N21
\Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[318]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[318]~10_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))
-- \Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[318]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[318]~10_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~11_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~14\);

-- Location: MLABCELL_X82_Y1_N24
\Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[319]~31_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))
-- \Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[319]~31_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~31_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X82_Y1_N27
\Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~5_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[320]~29_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[320]~28_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~28_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[320]~29_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~26\,
	cout => \Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: MLABCELL_X82_Y1_N30
\Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X81_Y1_N45
\Div0|auto_generated|divider|divider|StageOut[339]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[339]~30_combout\ = ( \Div0|auto_generated|divider|divider|op_10~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[339]~30_combout\);

-- Location: LABCELL_X81_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[339]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[339]~32_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[319]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[319]~31_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[339]~32_combout\);

-- Location: MLABCELL_X84_Y1_N3
\Div0|auto_generated|divider|divider|StageOut[338]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[338]~12_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[318]~11_combout\) # (\Div0|auto_generated|divider|divider|StageOut[318]~10_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[318]~11_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[338]~12_combout\);

-- Location: LABCELL_X80_Y1_N42
\Div0|auto_generated|divider|divider|StageOut[337]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[337]~15_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[337]~15_combout\);

-- Location: MLABCELL_X84_Y1_N30
\Div0|auto_generated|divider|divider|StageOut[337]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[337]~17_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[317]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[317]~16_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[337]~17_combout\);

-- Location: LABCELL_X80_Y1_N6
\Div0|auto_generated|divider|divider|StageOut[336]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[336]~24_combout\ = ( \Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[316]~23_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[316]~22_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[316]~23_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[316]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~22_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[316]~23_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[336]~24_combout\);

-- Location: LABCELL_X79_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[335]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[335]~2_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[335]~2_combout\);

-- Location: MLABCELL_X84_Y1_N15
\Div0|auto_generated|divider|divider|StageOut[335]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[335]~4_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[315]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[315]~3_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[335]~4_combout\);

-- Location: LABCELL_X80_Y1_N27
\Div0|auto_generated|divider|divider|StageOut[334]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[334]~129_combout\ = ( \Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[314]~127_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[314]~128_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[314]~127_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[314]~128_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~128_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[314]~127_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[334]~129_combout\);

-- Location: LABCELL_X80_Y1_N0
\Div0|auto_generated|divider|divider|StageOut[333]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[333]~138_combout\ = ( \Div0|auto_generated|divider|divider|op_10~53_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[333]~138_combout\);

-- Location: MLABCELL_X84_Y1_N9
\Div0|auto_generated|divider|divider|StageOut[333]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[333]~140_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[313]~139_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[313]~139_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[333]~140_combout\);

-- Location: LABCELL_X80_Y1_N21
\Div0|auto_generated|divider|divider|StageOut[332]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[332]~153_combout\ = ( \Div0|auto_generated|divider|divider|op_10~57_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[312]~151_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[312]~152_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~57_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[312]~151_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[312]~152_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~152_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[312]~151_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[332]~153_combout\);

-- Location: LABCELL_X83_Y2_N18
\Div0|auto_generated|divider|divider|StageOut[331]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[331]~37_combout\ = ( \Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[331]~37_combout\);

-- Location: LABCELL_X83_Y2_N39
\Div0|auto_generated|divider|divider|StageOut[331]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[331]~39_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[311]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[311]~38_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[331]~39_combout\);

-- Location: LABCELL_X80_Y1_N39
\Div0|auto_generated|divider|divider|StageOut[330]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[330]~114_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~45_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[310]~113_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[310]~112_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~45_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_10~45_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[310]~113_combout\) # (\Div0|auto_generated|divider|divider|StageOut[310]~112_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~112_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[310]~113_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[330]~114_combout\);

-- Location: LABCELL_X83_Y2_N6
\Div0|auto_generated|divider|divider|StageOut[329]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[329]~94_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[329]~94_combout\);

-- Location: LABCELL_X83_Y2_N45
\Div0|auto_generated|divider|divider|StageOut[329]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[329]~96_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[309]~95_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[309]~95_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[329]~96_combout\);

-- Location: LABCELL_X81_Y2_N21
\Div0|auto_generated|divider|divider|StageOut[328]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[328]~56_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[308]~54_combout\) # (\Div0|auto_generated|divider|divider|StageOut[308]~55_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~55_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[308]~54_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[328]~56_combout\);

-- Location: LABCELL_X81_Y2_N27
\Div0|auto_generated|divider|divider|StageOut[327]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[327]~74_combout\ = ( \Div0|auto_generated|divider|divider|op_10~37_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[327]~74_combout\);

-- Location: MLABCELL_X82_Y2_N6
\Div0|auto_generated|divider|divider|StageOut[327]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[327]~76_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[307]~75_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[307]~75_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[327]~76_combout\);

-- Location: LABCELL_X81_Y2_N9
\Div0|auto_generated|divider|divider|StageOut[326]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[326]~179_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[306]~178_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[306]~177_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~177_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[306]~178_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[326]~179_combout\);

-- Location: MLABCELL_X82_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[325]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[325]~202_combout\ = ( \Div0|auto_generated|divider|divider|op_10~65_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[325]~202_combout\);

-- Location: MLABCELL_X82_Y2_N12
\Div0|auto_generated|divider|divider|StageOut[325]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[325]~204_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[305]~203_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[305]~203_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[325]~204_combout\);

-- Location: LABCELL_X81_Y2_N24
\Div0|auto_generated|divider|divider|StageOut[324]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[324]~227_combout\ = ( \Div0|auto_generated|divider|divider|op_10~69_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[304]~225_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[304]~226_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~69_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[304]~225_combout\) # (\Div0|auto_generated|divider|divider|StageOut[304]~226_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~226_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[304]~225_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[324]~227_combout\);

-- Location: LABCELL_X80_Y2_N18
\Div0|auto_generated|divider|divider|StageOut[323]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[323]~246_combout\ = ( \Div0|auto_generated|divider|divider|op_10~73_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[323]~246_combout\);

-- Location: LABCELL_X83_Y2_N27
\Div0|auto_generated|divider|divider|StageOut[323]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[323]~247_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[323]~247_combout\);

-- Location: LABCELL_X81_Y2_N30
\Div0|auto_generated|divider|divider|op_12~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_12~82_cout\);

-- Location: LABCELL_X81_Y2_N33
\Div0|auto_generated|divider|divider|op_12~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_12~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~78\);

-- Location: LABCELL_X81_Y2_N36
\Div0|auto_generated|divider|divider|op_12~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~78\ ))
-- \Div0|auto_generated|divider|divider|op_12~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~78\,
	sumout => \Div0|auto_generated|divider|divider|op_12~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~74\);

-- Location: LABCELL_X81_Y2_N39
\Div0|auto_generated|divider|divider|op_12~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[323]~247_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[323]~246_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~74\ ))
-- \Div0|auto_generated|divider|divider|op_12~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[323]~247_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[323]~246_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~246_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~247_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~74\,
	sumout => \Div0|auto_generated|divider|divider|op_12~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~70\);

-- Location: LABCELL_X81_Y2_N42
\Div0|auto_generated|divider|divider|op_12~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[324]~227_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~70\ ))
-- \Div0|auto_generated|divider|divider|op_12~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[324]~227_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[324]~227_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~70\,
	sumout => \Div0|auto_generated|divider|divider|op_12~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~66\);

-- Location: LABCELL_X81_Y2_N45
\Div0|auto_generated|divider|divider|op_12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[325]~204_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[325]~202_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~66\ ))
-- \Div0|auto_generated|divider|divider|op_12~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[325]~204_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[325]~202_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~202_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~204_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~66\,
	sumout => \Div0|auto_generated|divider|divider|op_12~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~62\);

-- Location: LABCELL_X81_Y2_N48
\Div0|auto_generated|divider|divider|op_12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~57_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[326]~179_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_12~62\ ))
-- \Div0|auto_generated|divider|divider|op_12~58\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[326]~179_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_12~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[326]~179_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~62\,
	sumout => \Div0|auto_generated|divider|divider|op_12~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~58\);

-- Location: LABCELL_X81_Y2_N51
\Div0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[327]~76_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[327]~74_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~58\ ))
-- \Div0|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[327]~76_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[327]~74_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~74_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~76_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~58\,
	sumout => \Div0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X81_Y2_N54
\Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[328]~56_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~34\ ))
-- \Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[328]~56_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[328]~56_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~34\,
	sumout => \Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X81_Y2_N57
\Div0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[329]~96_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[329]~94_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~30\ ))
-- \Div0|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[329]~96_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[329]~94_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~94_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~96_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~30\,
	sumout => \Div0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X81_Y1_N0
\Div0|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[330]~114_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~38\ ))
-- \Div0|auto_generated|divider|divider|op_12~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[330]~114_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[330]~114_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~38\,
	sumout => \Div0|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~42\);

-- Location: LABCELL_X81_Y1_N3
\Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[331]~39_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[331]~37_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~42\ ))
-- \Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[331]~39_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[331]~37_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~37_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~39_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~42\,
	sumout => \Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X81_Y1_N6
\Div0|auto_generated|divider|divider|op_12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~57_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[332]~153_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))
-- \Div0|auto_generated|divider|divider|op_12~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~57_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[332]~153_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[332]~153_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \Div0|auto_generated|divider|divider|op_12~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~54\);

-- Location: LABCELL_X81_Y1_N9
\Div0|auto_generated|divider|divider|op_12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~53_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[333]~140_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[333]~138_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~54\ ))
-- \Div0|auto_generated|divider|divider|op_12~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~53_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[333]~140_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[333]~138_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~138_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~140_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~54\,
	sumout => \Div0|auto_generated|divider|divider|op_12~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~50\);

-- Location: LABCELL_X81_Y1_N12
\Div0|auto_generated|divider|divider|op_12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[334]~129_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~50\ ))
-- \Div0|auto_generated|divider|divider|op_12~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[334]~129_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[334]~129_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~50\,
	sumout => \Div0|auto_generated|divider|divider|op_12~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~46\);

-- Location: LABCELL_X81_Y1_N15
\Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[335]~4_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[335]~2_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_12~46\ ))
-- \Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[335]~4_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[335]~2_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~4_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~46\,
	sumout => \Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X81_Y1_N18
\Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[336]~24_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))
-- \Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[336]~24_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[336]~24_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X81_Y1_N21
\Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[337]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[337]~15_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))
-- \Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[337]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[337]~15_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~15_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~17_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X81_Y1_N24
\Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[338]~12_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))
-- \Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[338]~12_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[338]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X81_Y1_N27
\Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[339]~32_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[339]~30_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~30_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[339]~32_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~14\,
	cout => \Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X81_Y1_N30
\Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X81_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[358]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[358]~9_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[358]~9_combout\);

-- Location: MLABCELL_X82_Y3_N21
\Div0|auto_generated|divider|divider|StageOut[358]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[358]~13_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[338]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[338]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[358]~13_combout\);

-- Location: MLABCELL_X82_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[357]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[357]~18_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[337]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[337]~17_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~17_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[337]~15_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[357]~18_combout\);

-- Location: MLABCELL_X82_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[356]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[356]~21_combout\ = ( \Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[356]~21_combout\);

-- Location: LABCELL_X80_Y1_N33
\Div0|auto_generated|divider|divider|StageOut[356]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[356]~25_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[336]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[336]~24_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[356]~25_combout\);

-- Location: MLABCELL_X82_Y1_N36
\Div0|auto_generated|divider|divider|StageOut[355]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[355]~5_combout\ = ( \Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[335]~4_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[335]~2_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[335]~4_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[335]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[335]~4_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[355]~5_combout\);

-- Location: MLABCELL_X82_Y1_N39
\Div0|auto_generated|divider|divider|StageOut[354]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[354]~126_combout\ = ( \Div0|auto_generated|divider|divider|op_11~49_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[354]~126_combout\);

-- Location: LABCELL_X80_Y1_N54
\Div0|auto_generated|divider|divider|StageOut[354]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[354]~130_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[334]~129_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[334]~129_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[354]~130_combout\);

-- Location: MLABCELL_X82_Y1_N45
\Div0|auto_generated|divider|divider|StageOut[353]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[353]~141_combout\ = ( \Div0|auto_generated|divider|divider|op_11~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[333]~138_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[333]~140_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~53_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[333]~138_combout\) # (\Div0|auto_generated|divider|divider|StageOut[333]~140_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~140_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[333]~138_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[353]~141_combout\);

-- Location: MLABCELL_X82_Y1_N42
\Div0|auto_generated|divider|divider|StageOut[352]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[352]~150_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[352]~150_combout\);

-- Location: LABCELL_X80_Y1_N48
\Div0|auto_generated|divider|divider|StageOut[352]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[352]~154_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[332]~153_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[332]~153_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[352]~154_combout\);

-- Location: MLABCELL_X82_Y1_N57
\Div0|auto_generated|divider|divider|StageOut[351]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[351]~40_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[331]~37_combout\ & ( (\Div0|auto_generated|divider|divider|op_11~29_sumout\) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[331]~37_combout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[331]~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~39_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[331]~37_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[351]~40_combout\);

-- Location: MLABCELL_X82_Y2_N27
\Div0|auto_generated|divider|divider|StageOut[350]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[350]~111_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[350]~111_combout\);

-- Location: LABCELL_X80_Y1_N18
\Div0|auto_generated|divider|divider|StageOut[350]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[350]~115_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[330]~114_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[330]~114_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[350]~115_combout\);

-- Location: MLABCELL_X82_Y2_N15
\Div0|auto_generated|divider|divider|StageOut[349]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[349]~97_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[329]~94_combout\) # (\Div0|auto_generated|divider|divider|StageOut[329]~96_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~96_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[329]~94_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[349]~97_combout\);

-- Location: LABCELL_X81_Y4_N3
\Div0|auto_generated|divider|divider|StageOut[348]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[348]~53_combout\ = ( \Div0|auto_generated|divider|divider|op_11~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[348]~53_combout\);

-- Location: LABCELL_X80_Y2_N6
\Div0|auto_generated|divider|divider|StageOut[348]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[348]~57_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[328]~56_combout\ & ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[328]~56_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[348]~57_combout\);

-- Location: LABCELL_X81_Y4_N21
\Div0|auto_generated|divider|divider|StageOut[347]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[347]~77_combout\ = ( \Div0|auto_generated|divider|divider|op_11~37_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[327]~74_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[327]~76_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~37_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[327]~74_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[327]~76_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~76_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[327]~74_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[347]~77_combout\);

-- Location: LABCELL_X81_Y4_N24
\Div0|auto_generated|divider|divider|StageOut[346]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[346]~176_combout\ = ( \Div0|auto_generated|divider|divider|op_11~61_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[346]~176_combout\);

-- Location: LABCELL_X81_Y2_N6
\Div0|auto_generated|divider|divider|StageOut[346]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[346]~180_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[326]~179_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[326]~179_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[346]~180_combout\);

-- Location: LABCELL_X81_Y4_N12
\Div0|auto_generated|divider|divider|StageOut[345]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[345]~205_combout\ = ( \Div0|auto_generated|divider|divider|op_11~65_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[325]~204_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[325]~202_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~65_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[325]~204_combout\) # (\Div0|auto_generated|divider|divider|StageOut[325]~202_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~202_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[325]~204_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[345]~205_combout\);

-- Location: LABCELL_X81_Y4_N15
\Div0|auto_generated|divider|divider|StageOut[344]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ = ( \Div0|auto_generated|divider|divider|op_11~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\);

-- Location: MLABCELL_X82_Y2_N21
\Div0|auto_generated|divider|divider|StageOut[344]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[344]~228_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[324]~227_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[324]~227_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[344]~228_combout\);

-- Location: LABCELL_X81_Y4_N6
\Div0|auto_generated|divider|divider|StageOut[343]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[343]~248_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[323]~246_combout\ & ( (\Div0|auto_generated|divider|divider|op_11~73_sumout\) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[323]~246_combout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~73_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[323]~247_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~247_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[323]~246_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[343]~248_combout\);

-- Location: LABCELL_X81_Y4_N9
\Div0|auto_generated|divider|divider|StageOut[342]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[342]~265_combout\ = ( \Div0|auto_generated|divider|divider|op_11~77_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[342]~265_combout\);

-- Location: LABCELL_X81_Y4_N27
\Div0|auto_generated|divider|divider|StageOut[342]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[342]~266_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[342]~266_combout\);

-- Location: LABCELL_X81_Y4_N30
\Div0|auto_generated|divider|divider|op_14~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_14~82_cout\);

-- Location: LABCELL_X81_Y4_N33
\Div0|auto_generated|divider|divider|op_14~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_14~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~78\);

-- Location: LABCELL_X81_Y4_N36
\Div0|auto_generated|divider|divider|op_14~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~78\ ))
-- \Div0|auto_generated|divider|divider|op_14~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~78\,
	sumout => \Div0|auto_generated|divider|divider|op_14~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~74\);

-- Location: LABCELL_X81_Y4_N39
\Div0|auto_generated|divider|divider|op_14~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[342]~266_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[342]~265_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~74\ ))
-- \Div0|auto_generated|divider|divider|op_14~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[342]~266_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[342]~265_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~265_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~266_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~74\,
	sumout => \Div0|auto_generated|divider|divider|op_14~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~70\);

-- Location: LABCELL_X81_Y4_N42
\Div0|auto_generated|divider|divider|op_14~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[343]~248_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~70\ ))
-- \Div0|auto_generated|divider|divider|op_14~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[343]~248_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[343]~248_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~70\,
	sumout => \Div0|auto_generated|divider|divider|op_14~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~66\);

-- Location: LABCELL_X81_Y4_N45
\Div0|auto_generated|divider|divider|op_14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[344]~228_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[344]~224_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~66\ ))
-- \Div0|auto_generated|divider|divider|op_14~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[344]~228_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[344]~224_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~224_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~228_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~66\,
	sumout => \Div0|auto_generated|divider|divider|op_14~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~62\);

-- Location: LABCELL_X81_Y4_N48
\Div0|auto_generated|divider|divider|op_14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[345]~205_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~62\ ))
-- \Div0|auto_generated|divider|divider|op_14~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[345]~205_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[345]~205_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~62\,
	sumout => \Div0|auto_generated|divider|divider|op_14~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~58\);

-- Location: LABCELL_X81_Y4_N51
\Div0|auto_generated|divider|divider|op_14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[346]~180_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[346]~176_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~58\ ))
-- \Div0|auto_generated|divider|divider|op_14~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[346]~180_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[346]~176_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~176_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~180_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~58\,
	sumout => \Div0|auto_generated|divider|divider|op_14~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~54\);

-- Location: LABCELL_X81_Y4_N54
\Div0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[347]~77_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~54\ ))
-- \Div0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[347]~77_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[347]~77_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~54\,
	sumout => \Div0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X81_Y4_N57
\Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[348]~57_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[348]~53_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))
-- \Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[348]~57_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[348]~53_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~53_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~57_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~30\,
	sumout => \Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X81_Y3_N0
\Div0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[349]~97_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))
-- \Div0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[349]~97_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[349]~97_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \Div0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X81_Y3_N3
\Div0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[350]~115_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[350]~111_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))
-- \Div0|auto_generated|divider|divider|op_14~38\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[350]~115_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[350]~111_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~111_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~115_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~34\,
	sumout => \Div0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X81_Y3_N6
\Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[351]~40_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~38\ ))
-- \Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[351]~40_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[351]~40_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~38\,
	sumout => \Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X81_Y3_N9
\Div0|auto_generated|divider|divider|op_14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[352]~154_combout\) # (\Div0|auto_generated|divider|divider|StageOut[352]~150_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))
-- \Div0|auto_generated|divider|divider|op_14~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~53_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[352]~154_combout\) # (\Div0|auto_generated|divider|divider|StageOut[352]~150_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~150_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~154_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \Div0|auto_generated|divider|divider|op_14~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~50\);

-- Location: LABCELL_X81_Y3_N12
\Div0|auto_generated|divider|divider|op_14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[353]~141_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~50\ ))
-- \Div0|auto_generated|divider|divider|op_14~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[353]~141_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[353]~141_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~50\,
	sumout => \Div0|auto_generated|divider|divider|op_14~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~46\);

-- Location: LABCELL_X81_Y3_N15
\Div0|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~45_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[354]~130_combout\) # (\Div0|auto_generated|divider|divider|StageOut[354]~126_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~46\ ))
-- \Div0|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~45_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[354]~130_combout\) # (\Div0|auto_generated|divider|divider|StageOut[354]~126_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~126_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~130_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~46\,
	sumout => \Div0|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X81_Y3_N18
\Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[355]~5_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~42\ ))
-- \Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[355]~5_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[355]~5_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~42\,
	sumout => \Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X81_Y3_N21
\Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[356]~25_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[356]~21_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))
-- \Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[356]~25_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[356]~21_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~21_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~25_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X81_Y3_N24
\Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[357]~18_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))
-- \Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[357]~18_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[357]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X81_Y3_N27
\Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~13_sumout\)) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[358]~13_combout\) # (\Div0|auto_generated|divider|divider|StageOut[358]~9_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[358]~13_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~14\,
	cout => \Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X81_Y3_N30
\Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X81_Y1_N36
\Div0|auto_generated|divider|divider|StageOut[377]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[377]~14_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[377]~14_combout\);

-- Location: LABCELL_X81_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[377]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[377]~19_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[357]~18_combout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[357]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[377]~19_combout\);

-- Location: LABCELL_X81_Y1_N57
\Div0|auto_generated|divider|divider|StageOut[376]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[376]~26_combout\ = ( \Div0|auto_generated|divider|divider|op_12~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[356]~21_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[356]~25_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[356]~21_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[356]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~25_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[356]~21_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[376]~26_combout\);

-- Location: LABCELL_X81_Y1_N42
\Div0|auto_generated|divider|divider|StageOut[375]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[375]~1_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[375]~1_combout\);

-- Location: MLABCELL_X82_Y3_N6
\Div0|auto_generated|divider|divider|StageOut[375]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[375]~6_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[355]~5_combout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[355]~5_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[375]~6_combout\);

-- Location: LABCELL_X81_Y1_N48
\Div0|auto_generated|divider|divider|StageOut[374]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[374]~131_combout\ = ( \Div0|auto_generated|divider|divider|op_12~45_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[354]~126_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[354]~130_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~45_sumout\ & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[354]~126_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[354]~130_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~130_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[354]~126_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[374]~131_combout\);

-- Location: MLABCELL_X82_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[373]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[373]~137_combout\ = ( \Div0|auto_generated|divider|divider|op_12~49_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[373]~137_combout\);

-- Location: MLABCELL_X82_Y3_N0
\Div0|auto_generated|divider|divider|StageOut[373]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[373]~142_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[353]~141_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[353]~141_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[373]~142_combout\);

-- Location: LABCELL_X81_Y1_N39
\Div0|auto_generated|divider|divider|StageOut[372]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[372]~155_combout\ = ( \Div0|auto_generated|divider|divider|op_12~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[352]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[352]~150_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~53_sumout\ & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[352]~154_combout\) # (\Div0|auto_generated|divider|divider|StageOut[352]~150_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~150_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[352]~154_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[372]~155_combout\);

-- Location: MLABCELL_X82_Y3_N15
\Div0|auto_generated|divider|divider|StageOut[371]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[371]~36_combout\ = ( \Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[371]~36_combout\);

-- Location: MLABCELL_X82_Y3_N30
\Div0|auto_generated|divider|divider|StageOut[371]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[371]~41_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[351]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[351]~40_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[371]~41_combout\);

-- Location: LABCELL_X81_Y1_N51
\Div0|auto_generated|divider|divider|StageOut[370]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[370]~116_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[350]~111_combout\ & ( (\Div0|auto_generated|divider|divider|op_12~41_sumout\) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[350]~111_combout\ & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[350]~115_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~115_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[350]~111_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[370]~116_combout\);

-- Location: LABCELL_X81_Y2_N3
\Div0|auto_generated|divider|divider|StageOut[369]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[369]~93_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[369]~93_combout\);

-- Location: MLABCELL_X82_Y2_N3
\Div0|auto_generated|divider|divider|StageOut[369]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[369]~98_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[349]~97_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[349]~97_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[369]~98_combout\);

-- Location: LABCELL_X81_Y2_N15
\Div0|auto_generated|divider|divider|StageOut[368]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[368]~58_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[348]~53_combout\ & ( (\Div0|auto_generated|divider|divider|op_12~29_sumout\) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[348]~53_combout\ & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[348]~57_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~57_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[348]~53_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[368]~58_combout\);

-- Location: LABCELL_X81_Y2_N12
\Div0|auto_generated|divider|divider|StageOut[367]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[367]~73_combout\ = ( \Div0|auto_generated|divider|divider|op_12~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[367]~73_combout\);

-- Location: LABCELL_X80_Y4_N0
\Div0|auto_generated|divider|divider|StageOut[367]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[367]~78_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[347]~77_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[347]~77_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[367]~78_combout\);

-- Location: LABCELL_X81_Y2_N0
\Div0|auto_generated|divider|divider|StageOut[366]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[366]~181_combout\ = ( \Div0|auto_generated|divider|divider|op_12~57_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[346]~176_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[346]~180_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~57_sumout\ & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[346]~176_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[346]~180_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~180_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[346]~176_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[366]~181_combout\);

-- Location: LABCELL_X81_Y2_N18
\Div0|auto_generated|divider|divider|StageOut[365]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[365]~201_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[365]~201_combout\);

-- Location: LABCELL_X81_Y4_N0
\Div0|auto_generated|divider|divider|StageOut[365]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[365]~206_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[345]~205_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[345]~205_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[365]~206_combout\);

-- Location: LABCELL_X80_Y2_N39
\Div0|auto_generated|divider|divider|StageOut[364]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[364]~229_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[344]~228_combout\ ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~65_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[344]~224_combout\ 
-- & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~228_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[344]~224_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[364]~229_combout\);

-- Location: LABCELL_X80_Y4_N27
\Div0|auto_generated|divider|divider|StageOut[363]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[363]~245_combout\ = ( \Div0|auto_generated|divider|divider|op_12~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[363]~245_combout\);

-- Location: LABCELL_X80_Y4_N21
\Div0|auto_generated|divider|divider|StageOut[363]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[363]~249_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[343]~248_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[343]~248_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[363]~249_combout\);

-- Location: LABCELL_X80_Y4_N3
\Div0|auto_generated|divider|divider|StageOut[362]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[362]~267_combout\ = ( \Div0|auto_generated|divider|divider|op_12~73_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[342]~265_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[342]~266_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~73_sumout\ & ( (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[342]~265_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[342]~266_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~266_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[342]~265_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[362]~267_combout\);

-- Location: LABCELL_X80_Y4_N24
\Div0|auto_generated|divider|divider|StageOut[361]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[361]~283_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[361]~283_combout\);

-- Location: LABCELL_X80_Y4_N9
\Div0|auto_generated|divider|divider|StageOut[361]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[361]~284_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[361]~284_combout\);

-- Location: LABCELL_X80_Y4_N30
\Div0|auto_generated|divider|divider|op_15~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_15~82_cout\);

-- Location: LABCELL_X80_Y4_N33
\Div0|auto_generated|divider|divider|op_15~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_15~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~78\);

-- Location: LABCELL_X80_Y4_N36
\Div0|auto_generated|divider|divider|op_15~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~78\ ))
-- \Div0|auto_generated|divider|divider|op_15~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~78\,
	sumout => \Div0|auto_generated|divider|divider|op_15~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~74\);

-- Location: LABCELL_X80_Y4_N39
\Div0|auto_generated|divider|divider|op_15~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[361]~284_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[361]~283_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~74\ ))
-- \Div0|auto_generated|divider|divider|op_15~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[361]~284_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[361]~283_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~283_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~284_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~74\,
	sumout => \Div0|auto_generated|divider|divider|op_15~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~70\);

-- Location: LABCELL_X80_Y4_N42
\Div0|auto_generated|divider|divider|op_15~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[362]~267_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~70\ ))
-- \Div0|auto_generated|divider|divider|op_15~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[362]~267_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[362]~267_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~70\,
	sumout => \Div0|auto_generated|divider|divider|op_15~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~66\);

-- Location: LABCELL_X80_Y4_N45
\Div0|auto_generated|divider|divider|op_15~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[363]~249_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[363]~245_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~66\ ))
-- \Div0|auto_generated|divider|divider|op_15~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[363]~249_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[363]~245_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~245_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~249_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~66\,
	sumout => \Div0|auto_generated|divider|divider|op_15~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~62\);

-- Location: LABCELL_X80_Y4_N48
\Div0|auto_generated|divider|divider|op_15~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~57_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[364]~229_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~62\ ))
-- \Div0|auto_generated|divider|divider|op_15~58\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[364]~229_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[364]~229_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~62\,
	sumout => \Div0|auto_generated|divider|divider|op_15~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~58\);

-- Location: LABCELL_X80_Y4_N51
\Div0|auto_generated|divider|divider|op_15~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[365]~206_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[365]~201_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~58\ ))
-- \Div0|auto_generated|divider|divider|op_15~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[365]~206_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[365]~201_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~201_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~206_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~58\,
	sumout => \Div0|auto_generated|divider|divider|op_15~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~54\);

-- Location: LABCELL_X80_Y4_N54
\Div0|auto_generated|divider|divider|op_15~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~49_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[366]~181_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~54\ ))
-- \Div0|auto_generated|divider|divider|op_15~50\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[366]~181_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[366]~181_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~54\,
	sumout => \Div0|auto_generated|divider|divider|op_15~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~50\);

-- Location: LABCELL_X80_Y4_N57
\Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[367]~78_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[367]~73_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~50\ ))
-- \Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[367]~78_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[367]~73_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~73_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~78_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~50\,
	sumout => \Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X80_Y3_N0
\Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[368]~58_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))
-- \Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[368]~58_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[368]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~26\,
	sumout => \Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X80_Y3_N3
\Div0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[369]~98_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[369]~93_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))
-- \Div0|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[369]~98_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[369]~93_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~93_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~98_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~22\,
	sumout => \Div0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X80_Y3_N6
\Div0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[370]~116_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))
-- \Div0|auto_generated|divider|divider|op_15~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[370]~116_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[370]~116_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~30\,
	sumout => \Div0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X80_Y3_N9
\Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[371]~41_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[371]~36_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))
-- \Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[371]~41_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[371]~36_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~36_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~41_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~34\,
	sumout => \Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X80_Y3_N12
\Div0|auto_generated|divider|divider|op_15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[372]~155_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))
-- \Div0|auto_generated|divider|divider|op_15~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~49_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[372]~155_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[372]~155_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \Div0|auto_generated|divider|divider|op_15~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~46\);

-- Location: LABCELL_X80_Y3_N15
\Div0|auto_generated|divider|divider|op_15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[373]~142_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[373]~137_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~46\ ))
-- \Div0|auto_generated|divider|divider|op_15~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[373]~142_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[373]~137_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~137_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~142_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~46\,
	sumout => \Div0|auto_generated|divider|divider|op_15~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~42\);

-- Location: LABCELL_X80_Y3_N18
\Div0|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[374]~131_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~42\ ))
-- \Div0|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[374]~131_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[374]~131_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~42\,
	sumout => \Div0|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X80_Y3_N21
\Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[375]~6_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[375]~1_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~38\ ))
-- \Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[375]~6_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[375]~1_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~6_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~38\,
	sumout => \Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X80_Y3_N24
\Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[376]~26_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))
-- \Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[376]~26_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[376]~26_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X80_Y3_N27
\Div0|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[377]~19_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[377]~14_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[377]~19_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~14\,
	cout => \Div0|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X80_Y3_N30
\Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X81_Y3_N48
\Div0|auto_generated|divider|divider|StageOut[396]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[396]~20_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[396]~20_combout\);

-- Location: LABCELL_X79_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[396]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[396]~27_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[376]~26_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[376]~26_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[396]~27_combout\);

-- Location: LABCELL_X81_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[395]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[395]~7_combout\ = ( \Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[375]~6_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[375]~1_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[375]~6_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[375]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~1_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[375]~6_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[395]~7_combout\);

-- Location: LABCELL_X81_Y3_N45
\Div0|auto_generated|divider|divider|StageOut[394]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[394]~125_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[394]~125_combout\);

-- Location: MLABCELL_X82_Y3_N57
\Div0|auto_generated|divider|divider|StageOut[394]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[394]~132_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[374]~131_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[374]~131_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[394]~132_combout\);

-- Location: MLABCELL_X82_Y3_N27
\Div0|auto_generated|divider|divider|StageOut[393]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[393]~143_combout\ = ( \Div0|auto_generated|divider|divider|op_14~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[373]~142_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[373]~137_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[373]~142_combout\) # (\Div0|auto_generated|divider|divider|StageOut[373]~137_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_14~45_sumout\ & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~137_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[373]~142_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[393]~143_combout\);

-- Location: LABCELL_X79_Y3_N36
\Div0|auto_generated|divider|divider|StageOut[392]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[392]~149_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[392]~149_combout\);

-- Location: LABCELL_X77_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[392]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[392]~156_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[372]~155_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[372]~155_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[392]~156_combout\);

-- Location: LABCELL_X81_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[391]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[391]~42_combout\ = ( \Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_14~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[371]~36_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[371]~41_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[371]~36_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[371]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~41_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[371]~36_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[391]~42_combout\);

-- Location: LABCELL_X81_Y3_N36
\Div0|auto_generated|divider|divider|StageOut[390]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[390]~110_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[390]~110_combout\);

-- Location: MLABCELL_X82_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[390]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[390]~117_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[370]~116_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[370]~116_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[390]~117_combout\);

-- Location: LABCELL_X81_Y3_N57
\Div0|auto_generated|divider|divider|StageOut[389]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[389]~99_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[369]~98_combout\) # (\Div0|auto_generated|divider|divider|StageOut[369]~93_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~93_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[369]~98_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[389]~99_combout\);

-- Location: LABCELL_X80_Y3_N57
\Div0|auto_generated|divider|divider|StageOut[388]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[388]~52_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[388]~52_combout\);

-- Location: MLABCELL_X82_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[388]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[388]~59_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[368]~58_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[368]~58_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[388]~59_combout\);

-- Location: LABCELL_X79_Y3_N45
\Div0|auto_generated|divider|divider|StageOut[387]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[387]~79_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[367]~78_combout\) # (\Div0|auto_generated|divider|divider|StageOut[367]~73_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~73_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[367]~78_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[387]~79_combout\);

-- Location: LABCELL_X80_Y4_N12
\Div0|auto_generated|divider|divider|StageOut[386]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[386]~175_combout\ = ( \Div0|auto_generated|divider|divider|op_14~53_sumout\ & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[386]~175_combout\);

-- Location: LABCELL_X79_Y4_N27
\Div0|auto_generated|divider|divider|StageOut[386]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[386]~182_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[366]~181_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[366]~181_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[386]~182_combout\);

-- Location: MLABCELL_X78_Y4_N3
\Div0|auto_generated|divider|divider|StageOut[385]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[385]~207_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[365]~206_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[365]~201_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~201_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[365]~206_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[385]~207_combout\);

-- Location: LABCELL_X81_Y4_N18
\Div0|auto_generated|divider|divider|StageOut[384]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[384]~223_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[384]~223_combout\);

-- Location: LABCELL_X79_Y4_N0
\Div0|auto_generated|divider|divider|StageOut[384]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[384]~230_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[364]~229_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[364]~229_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[384]~230_combout\);

-- Location: LABCELL_X79_Y4_N9
\Div0|auto_generated|divider|divider|StageOut[383]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[383]~250_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[363]~249_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[363]~245_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~245_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[363]~249_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[383]~250_combout\);

-- Location: LABCELL_X80_Y4_N15
\Div0|auto_generated|divider|divider|StageOut[382]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[382]~264_combout\ = (\Div0|auto_generated|divider|divider|op_14~69_sumout\ & !\Div0|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[382]~264_combout\);

-- Location: LABCELL_X79_Y4_N21
\Div0|auto_generated|divider|divider|StageOut[382]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[382]~268_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[362]~267_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[362]~267_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[382]~268_combout\);

-- Location: LABCELL_X79_Y4_N15
\Div0|auto_generated|divider|divider|StageOut[381]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[381]~285_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[361]~284_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[361]~283_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~283_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[361]~284_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[381]~285_combout\);

-- Location: MLABCELL_X78_Y5_N45
\Div0|auto_generated|divider|divider|StageOut[380]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[380]~299_combout\ = ( \Div0|auto_generated|divider|divider|op_14~77_sumout\ & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[380]~299_combout\);

-- Location: LABCELL_X77_Y4_N36
\Div0|auto_generated|divider|divider|StageOut[380]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[380]~300_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[380]~300_combout\);

-- Location: LABCELL_X79_Y4_N30
\Div0|auto_generated|divider|divider|op_16~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_16~82_cout\);

-- Location: LABCELL_X79_Y4_N33
\Div0|auto_generated|divider|divider|op_16~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_16~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~78\);

-- Location: LABCELL_X79_Y4_N36
\Div0|auto_generated|divider|divider|op_16~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~73_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~78\ ))
-- \Div0|auto_generated|divider|divider|op_16~74\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~78\,
	sumout => \Div0|auto_generated|divider|divider|op_16~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~74\);

-- Location: LABCELL_X79_Y4_N39
\Div0|auto_generated|divider|divider|op_16~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[380]~300_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[380]~299_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~74\ ))
-- \Div0|auto_generated|divider|divider|op_16~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[380]~300_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[380]~299_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~299_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~300_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~74\,
	sumout => \Div0|auto_generated|divider|divider|op_16~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~70\);

-- Location: LABCELL_X79_Y4_N42
\Div0|auto_generated|divider|divider|op_16~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[381]~285_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~70\ ))
-- \Div0|auto_generated|divider|divider|op_16~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[381]~285_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[381]~285_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~70\,
	sumout => \Div0|auto_generated|divider|divider|op_16~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~66\);

-- Location: LABCELL_X79_Y4_N45
\Div0|auto_generated|divider|divider|op_16~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[382]~268_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[382]~264_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~66\ ))
-- \Div0|auto_generated|divider|divider|op_16~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[382]~268_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[382]~264_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~264_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~268_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~66\,
	sumout => \Div0|auto_generated|divider|divider|op_16~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~62\);

-- Location: LABCELL_X79_Y4_N48
\Div0|auto_generated|divider|divider|op_16~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~57_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[383]~250_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~62\ ))
-- \Div0|auto_generated|divider|divider|op_16~58\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[383]~250_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[383]~250_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~62\,
	sumout => \Div0|auto_generated|divider|divider|op_16~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~58\);

-- Location: LABCELL_X79_Y4_N51
\Div0|auto_generated|divider|divider|op_16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[384]~230_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[384]~223_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~58\ ))
-- \Div0|auto_generated|divider|divider|op_16~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[384]~230_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[384]~223_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~223_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~230_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~58\,
	sumout => \Div0|auto_generated|divider|divider|op_16~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~54\);

-- Location: LABCELL_X79_Y4_N54
\Div0|auto_generated|divider|divider|op_16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[385]~207_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~54\ ))
-- \Div0|auto_generated|divider|divider|op_16~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[385]~207_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[385]~207_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~54\,
	sumout => \Div0|auto_generated|divider|divider|op_16~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~50\);

-- Location: LABCELL_X79_Y4_N57
\Div0|auto_generated|divider|divider|op_16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[386]~182_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[386]~175_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~50\ ))
-- \Div0|auto_generated|divider|divider|op_16~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[386]~182_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[386]~175_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~175_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~182_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~50\,
	sumout => \Div0|auto_generated|divider|divider|op_16~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~46\);

-- Location: LABCELL_X79_Y3_N0
\Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[387]~79_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~46\ ))
-- \Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[387]~79_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[387]~79_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~46\,
	sumout => \Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X79_Y3_N3
\Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[388]~59_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[388]~52_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))
-- \Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[388]~59_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[388]~52_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~52_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~59_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X79_Y3_N6
\Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[389]~99_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))
-- \Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[389]~99_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[389]~99_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X79_Y3_N9
\Div0|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[390]~117_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[390]~110_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))
-- \Div0|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[390]~117_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[390]~110_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~110_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~117_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~26\,
	sumout => \Div0|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X79_Y3_N12
\Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[391]~42_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))
-- \Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[391]~42_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[391]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~30\,
	sumout => \Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X79_Y3_N15
\Div0|auto_generated|divider|divider|op_16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[392]~156_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[392]~149_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))
-- \Div0|auto_generated|divider|divider|op_16~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~45_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[392]~156_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[392]~149_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~149_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~156_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~14\,
	sumout => \Div0|auto_generated|divider|divider|op_16~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~42\);

-- Location: LABCELL_X79_Y3_N18
\Div0|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[393]~143_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~42\ ))
-- \Div0|auto_generated|divider|divider|op_16~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[393]~143_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[393]~143_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~42\,
	sumout => \Div0|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X79_Y3_N21
\Div0|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[394]~132_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[394]~125_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~38\ ))
-- \Div0|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[394]~132_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[394]~125_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~125_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~132_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~38\,
	sumout => \Div0|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X79_Y3_N24
\Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[395]~7_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))
-- \Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[395]~7_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[395]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~34\,
	sumout => \Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X79_Y3_N27
\Div0|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[396]~27_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[396]~20_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[396]~27_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~10\,
	cout => \Div0|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X79_Y3_N30
\Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X80_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[415]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[415]~0_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[415]~0_combout\);

-- Location: LABCELL_X77_Y3_N27
\Div0|auto_generated|divider|divider|StageOut[415]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[415]~8_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[395]~7_combout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[395]~7_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[415]~8_combout\);

-- Location: LABCELL_X80_Y3_N45
\Div0|auto_generated|divider|divider|StageOut[414]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[414]~133_combout\ = ( \Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[394]~132_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[394]~125_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~37_sumout\ & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[394]~132_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[394]~125_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[394]~132_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[414]~133_combout\);

-- Location: LABCELL_X80_Y3_N48
\Div0|auto_generated|divider|divider|StageOut[413]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[413]~136_combout\ = ( \Div0|auto_generated|divider|divider|op_15~41_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[413]~136_combout\);

-- Location: MLABCELL_X82_Y3_N33
\Div0|auto_generated|divider|divider|StageOut[413]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[413]~144_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[393]~143_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[393]~143_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[413]~144_combout\);

-- Location: LABCELL_X77_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[412]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[412]~157_combout\ = ( \Div0|auto_generated|divider|divider|op_15~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[392]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[392]~149_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~45_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[392]~156_combout\) # (\Div0|auto_generated|divider|divider|StageOut[392]~149_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~45_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~149_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[392]~156_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[412]~157_combout\);

-- Location: LABCELL_X79_Y3_N48
\Div0|auto_generated|divider|divider|StageOut[411]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[411]~35_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[411]~35_combout\);

-- Location: MLABCELL_X82_Y3_N3
\Div0|auto_generated|divider|divider|StageOut[411]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[411]~43_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[391]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[391]~42_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[411]~43_combout\);

-- Location: LABCELL_X80_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[410]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[410]~118_combout\ = ( \Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[390]~110_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[390]~117_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[390]~110_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[390]~117_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[390]~110_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[410]~118_combout\);

-- Location: LABCELL_X80_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[409]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[409]~92_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[409]~92_combout\);

-- Location: LABCELL_X77_Y3_N6
\Div0|auto_generated|divider|divider|StageOut[409]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[409]~100_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[389]~99_combout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[389]~99_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[409]~100_combout\);

-- Location: LABCELL_X80_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[408]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[408]~60_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[388]~52_combout\) # (\Div0|auto_generated|divider|divider|StageOut[388]~59_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~59_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[388]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[408]~60_combout\);

-- Location: LABCELL_X80_Y4_N6
\Div0|auto_generated|divider|divider|StageOut[407]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[407]~72_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[407]~72_combout\);

-- Location: LABCELL_X79_Y3_N57
\Div0|auto_generated|divider|divider|StageOut[407]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[407]~80_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[387]~79_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[387]~79_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[407]~80_combout\);

-- Location: LABCELL_X79_Y5_N42
\Div0|auto_generated|divider|divider|StageOut[406]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[406]~183_combout\ = ( \Div0|auto_generated|divider|divider|op_15~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[386]~175_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[386]~182_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[386]~175_combout\) # (\Div0|auto_generated|divider|divider|StageOut[386]~182_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~49_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~182_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[386]~175_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[406]~183_combout\);

-- Location: MLABCELL_X78_Y4_N24
\Div0|auto_generated|divider|divider|StageOut[405]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[405]~200_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[405]~200_combout\);

-- Location: MLABCELL_X78_Y4_N21
\Div0|auto_generated|divider|divider|StageOut[405]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[405]~208_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[385]~207_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[385]~207_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[405]~208_combout\);

-- Location: MLABCELL_X78_Y4_N12
\Div0|auto_generated|divider|divider|StageOut[404]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[404]~231_combout\ = ( \Div0|auto_generated|divider|divider|op_15~57_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[384]~230_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[384]~223_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~57_sumout\ & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[384]~230_combout\) # (\Div0|auto_generated|divider|divider|StageOut[384]~223_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~223_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[384]~230_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[404]~231_combout\);

-- Location: LABCELL_X80_Y4_N18
\Div0|auto_generated|divider|divider|StageOut[403]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[403]~244_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[403]~244_combout\);

-- Location: LABCELL_X79_Y4_N6
\Div0|auto_generated|divider|divider|StageOut[403]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[403]~251_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[383]~250_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[383]~250_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[403]~251_combout\);

-- Location: MLABCELL_X78_Y4_N15
\Div0|auto_generated|divider|divider|StageOut[402]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[402]~269_combout\ = ( \Div0|auto_generated|divider|divider|op_15~65_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[382]~264_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[382]~268_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~65_sumout\ & ( (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[382]~264_combout\) # (\Div0|auto_generated|divider|divider|StageOut[382]~268_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~268_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[382]~264_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[402]~269_combout\);

-- Location: LABCELL_X77_Y7_N15
\Div0|auto_generated|divider|divider|StageOut[401]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[401]~282_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[401]~282_combout\);

-- Location: MLABCELL_X78_Y4_N0
\Div0|auto_generated|divider|divider|StageOut[401]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[401]~286_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[381]~285_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[381]~285_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[401]~286_combout\);

-- Location: LABCELL_X77_Y5_N33
\Div0|auto_generated|divider|divider|StageOut[400]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[400]~301_combout\ = ( \Div0|auto_generated|divider|divider|op_15~73_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[380]~299_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[380]~300_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_15~73_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[380]~299_combout\) # (\Div0|auto_generated|divider|divider|StageOut[380]~300_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_15~73_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~300_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[380]~299_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[400]~301_combout\);

-- Location: LABCELL_X77_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[399]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[399]~314_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[399]~314_combout\);

-- Location: LABCELL_X77_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[399]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[399]~315_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[399]~315_combout\);

-- Location: MLABCELL_X78_Y4_N30
\Div0|auto_generated|divider|divider|op_17~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_17~82_cout\);

-- Location: MLABCELL_X78_Y4_N33
\Div0|auto_generated|divider|divider|op_17~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_17~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~78\);

-- Location: MLABCELL_X78_Y4_N36
\Div0|auto_generated|divider|divider|op_17~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~73_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_17~78\ ))
-- \Div0|auto_generated|divider|divider|op_17~74\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_17~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~78\,
	sumout => \Div0|auto_generated|divider|divider|op_17~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~74\);

-- Location: MLABCELL_X78_Y4_N39
\Div0|auto_generated|divider|divider|op_17~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[399]~315_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[399]~314_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~74\ ))
-- \Div0|auto_generated|divider|divider|op_17~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[399]~315_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[399]~314_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~314_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~315_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~74\,
	sumout => \Div0|auto_generated|divider|divider|op_17~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~70\);

-- Location: MLABCELL_X78_Y4_N42
\Div0|auto_generated|divider|divider|op_17~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[400]~301_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~70\ ))
-- \Div0|auto_generated|divider|divider|op_17~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[400]~301_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[400]~301_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~70\,
	sumout => \Div0|auto_generated|divider|divider|op_17~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~66\);

-- Location: MLABCELL_X78_Y4_N45
\Div0|auto_generated|divider|divider|op_17~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Div0|auto_generated|divider|divider|op_16~65_sumout\)) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[401]~286_combout\) # (\Div0|auto_generated|divider|divider|StageOut[401]~282_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~66\ ))
-- \Div0|auto_generated|divider|divider|op_17~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Div0|auto_generated|divider|divider|op_16~65_sumout\)) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[401]~286_combout\) # (\Div0|auto_generated|divider|divider|StageOut[401]~282_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~282_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~286_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~66\,
	sumout => \Div0|auto_generated|divider|divider|op_17~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~62\);

-- Location: MLABCELL_X78_Y4_N48
\Div0|auto_generated|divider|divider|op_17~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[402]~269_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~62\ ))
-- \Div0|auto_generated|divider|divider|op_17~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[402]~269_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[402]~269_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~62\,
	sumout => \Div0|auto_generated|divider|divider|op_17~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~58\);

-- Location: MLABCELL_X78_Y4_N51
\Div0|auto_generated|divider|divider|op_17~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[403]~251_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[403]~244_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~58\ ))
-- \Div0|auto_generated|divider|divider|op_17~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[403]~251_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[403]~244_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~244_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~251_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~58\,
	sumout => \Div0|auto_generated|divider|divider|op_17~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~54\);

-- Location: MLABCELL_X78_Y4_N54
\Div0|auto_generated|divider|divider|op_17~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[404]~231_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~54\ ))
-- \Div0|auto_generated|divider|divider|op_17~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[404]~231_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[404]~231_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~54\,
	sumout => \Div0|auto_generated|divider|divider|op_17~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~50\);

-- Location: MLABCELL_X78_Y4_N57
\Div0|auto_generated|divider|divider|op_17~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[405]~208_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[405]~200_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~50\ ))
-- \Div0|auto_generated|divider|divider|op_17~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[405]~208_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[405]~200_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~200_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~208_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~50\,
	sumout => \Div0|auto_generated|divider|divider|op_17~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~46\);

-- Location: MLABCELL_X78_Y3_N0
\Div0|auto_generated|divider|divider|op_17~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[406]~183_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~46\ ))
-- \Div0|auto_generated|divider|divider|op_17~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[406]~183_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[406]~183_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~46\,
	sumout => \Div0|auto_generated|divider|divider|op_17~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~42\);

-- Location: MLABCELL_X78_Y3_N3
\Div0|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[407]~80_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[407]~72_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~42\ ))
-- \Div0|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[407]~80_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[407]~72_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~72_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~80_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~42\,
	sumout => \Div0|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~22\);

-- Location: MLABCELL_X78_Y3_N6
\Div0|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[408]~60_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~22\ ))
-- \Div0|auto_generated|divider|divider|op_17~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[408]~60_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[408]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~22\,
	sumout => \Div0|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~18\);

-- Location: MLABCELL_X78_Y3_N9
\Div0|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[409]~100_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[409]~92_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))
-- \Div0|auto_generated|divider|divider|op_17~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[409]~100_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[409]~92_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~92_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~100_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~18\,
	sumout => \Div0|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~26\);

-- Location: MLABCELL_X78_Y3_N12
\Div0|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[410]~118_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26\ ))
-- \Div0|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[410]~118_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[410]~118_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~26\,
	sumout => \Div0|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~30\);

-- Location: MLABCELL_X78_Y3_N15
\Div0|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[411]~43_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[411]~35_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_17~30\ ))
-- \Div0|auto_generated|divider|divider|op_17~14\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[411]~43_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[411]~35_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~35_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~43_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~30\,
	sumout => \Div0|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~14\);

-- Location: MLABCELL_X78_Y3_N18
\Div0|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[412]~157_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))
-- \Div0|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~41_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[412]~157_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[412]~157_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~14\,
	sumout => \Div0|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~38\);

-- Location: MLABCELL_X78_Y3_N21
\Div0|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[413]~144_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[413]~136_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~38\ ))
-- \Div0|auto_generated|divider|divider|op_17~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[413]~144_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[413]~136_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~136_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~144_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~38\,
	sumout => \Div0|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~34\);

-- Location: MLABCELL_X78_Y3_N24
\Div0|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[414]~133_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~34\ ))
-- \Div0|auto_generated|divider|divider|op_17~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[414]~133_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[414]~133_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~34\,
	sumout => \Div0|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~10\);

-- Location: MLABCELL_X78_Y3_N27
\Div0|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[415]~8_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[415]~0_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[415]~8_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~10\,
	cout => \Div0|auto_generated|divider|divider|op_17~6_cout\);

-- Location: MLABCELL_X78_Y3_N30
\Div0|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X77_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[434]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[434]~124_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[434]~124_combout\);

-- Location: LABCELL_X77_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[434]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[434]~134_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[414]~133_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[414]~133_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[434]~134_combout\);

-- Location: LABCELL_X77_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[433]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[433]~145_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[413]~144_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[413]~136_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~136_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[413]~144_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[433]~145_combout\);

-- Location: LABCELL_X79_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[432]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[432]~148_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[432]~148_combout\);

-- Location: LABCELL_X77_Y3_N0
\Div0|auto_generated|divider|divider|StageOut[432]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[432]~158_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[412]~157_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[412]~157_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[432]~158_combout\);

-- Location: MLABCELL_X78_Y5_N9
\Div0|auto_generated|divider|divider|StageOut[431]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[431]~44_combout\ = ( \Div0|auto_generated|divider|divider|op_16~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[411]~43_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[411]~35_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[411]~43_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[411]~35_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~35_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[411]~43_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[431]~44_combout\);

-- Location: LABCELL_X79_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[430]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[430]~109_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[430]~109_combout\);

-- Location: LABCELL_X80_Y3_N36
\Div0|auto_generated|divider|divider|StageOut[430]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[430]~119_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[410]~118_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[410]~118_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[430]~119_combout\);

-- Location: LABCELL_X77_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[429]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[429]~101_combout\ = ( \Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[409]~92_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[409]~100_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[409]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[409]~100_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~100_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[409]~92_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[429]~101_combout\);

-- Location: LABCELL_X79_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[428]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[428]~51_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[428]~51_combout\);

-- Location: LABCELL_X79_Y5_N51
\Div0|auto_generated|divider|divider|StageOut[428]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[428]~61_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[408]~60_combout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[408]~60_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[428]~61_combout\);

-- Location: LABCELL_X77_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[427]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[427]~81_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[407]~80_combout\) # (\Div0|auto_generated|divider|divider|StageOut[407]~72_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~72_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[407]~80_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[427]~81_combout\);

-- Location: LABCELL_X79_Y4_N24
\Div0|auto_generated|divider|divider|StageOut[426]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[426]~174_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[426]~174_combout\);

-- Location: LABCELL_X79_Y5_N39
\Div0|auto_generated|divider|divider|StageOut[426]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[426]~184_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[406]~183_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[406]~183_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[426]~184_combout\);

-- Location: MLABCELL_X78_Y4_N18
\Div0|auto_generated|divider|divider|StageOut[425]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[425]~209_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[405]~208_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[405]~200_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~200_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[405]~208_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[425]~209_combout\);

-- Location: LABCELL_X79_Y4_N18
\Div0|auto_generated|divider|divider|StageOut[424]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[424]~222_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[424]~222_combout\);

-- Location: LABCELL_X77_Y4_N45
\Div0|auto_generated|divider|divider|StageOut[424]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[424]~232_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[404]~231_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[404]~231_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[424]~232_combout\);

-- Location: LABCELL_X79_Y4_N3
\Div0|auto_generated|divider|divider|StageOut[423]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[423]~252_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[403]~244_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[403]~251_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~251_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[403]~244_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[423]~252_combout\);

-- Location: LABCELL_X79_Y4_N12
\Div0|auto_generated|divider|divider|StageOut[422]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[422]~263_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[422]~263_combout\);

-- Location: LABCELL_X77_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[422]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[422]~270_combout\ = (\Div0|auto_generated|divider|divider|StageOut[402]~269_combout\ & \Div0|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[402]~269_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[422]~270_combout\);

-- Location: LABCELL_X77_Y7_N9
\Div0|auto_generated|divider|divider|StageOut[421]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[421]~287_combout\ = ( \Div0|auto_generated|divider|divider|op_16~65_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_16~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[401]~282_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[401]~286_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~65_sumout\ & ( (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[401]~282_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[401]~286_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~286_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[401]~282_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[421]~287_combout\);

-- Location: LABCELL_X77_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[420]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[420]~298_combout\ = ( \Div0|auto_generated|divider|divider|op_16~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[420]~298_combout\);

-- Location: LABCELL_X77_Y5_N18
\Div0|auto_generated|divider|divider|StageOut[420]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[420]~302_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[400]~301_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[400]~301_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[420]~302_combout\);

-- Location: LABCELL_X77_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[419]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[419]~316_combout\ = ( \Div0|auto_generated|divider|divider|op_16~73_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_16~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[399]~314_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[399]~315_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~73_sumout\ & ( (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[399]~314_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[399]~315_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~315_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[399]~314_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[419]~316_combout\);

-- Location: MLABCELL_X78_Y5_N33
\Div0|auto_generated|divider|divider|StageOut[418]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\);

-- Location: MLABCELL_X78_Y5_N54
\Div0|auto_generated|divider|divider|StageOut[418]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[418]~328_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[418]~328_combout\);

-- Location: LABCELL_X77_Y7_N30
\Div0|auto_generated|divider|divider|op_18~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_18~82_cout\);

-- Location: LABCELL_X77_Y7_N33
\Div0|auto_generated|divider|divider|op_18~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_18~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~78\);

-- Location: LABCELL_X77_Y7_N36
\Div0|auto_generated|divider|divider|op_18~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~73_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~78\ ))
-- \Div0|auto_generated|divider|divider|op_18~74\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~78\,
	sumout => \Div0|auto_generated|divider|divider|op_18~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~74\);

-- Location: LABCELL_X77_Y7_N39
\Div0|auto_generated|divider|divider|op_18~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[418]~328_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[418]~327_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~74\ ))
-- \Div0|auto_generated|divider|divider|op_18~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[418]~328_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[418]~327_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~327_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~328_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~74\,
	sumout => \Div0|auto_generated|divider|divider|op_18~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~70\);

-- Location: LABCELL_X77_Y7_N42
\Div0|auto_generated|divider|divider|op_18~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[419]~316_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~70\ ))
-- \Div0|auto_generated|divider|divider|op_18~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[419]~316_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[419]~316_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~70\,
	sumout => \Div0|auto_generated|divider|divider|op_18~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~66\);

-- Location: LABCELL_X77_Y7_N45
\Div0|auto_generated|divider|divider|op_18~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[420]~302_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[420]~298_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~66\ ))
-- \Div0|auto_generated|divider|divider|op_18~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[420]~302_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[420]~298_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~298_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~302_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~66\,
	sumout => \Div0|auto_generated|divider|divider|op_18~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~62\);

-- Location: LABCELL_X77_Y7_N48
\Div0|auto_generated|divider|divider|op_18~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[421]~287_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~62\ ))
-- \Div0|auto_generated|divider|divider|op_18~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[421]~287_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[421]~287_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~62\,
	sumout => \Div0|auto_generated|divider|divider|op_18~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~58\);

-- Location: LABCELL_X77_Y7_N51
\Div0|auto_generated|divider|divider|op_18~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[422]~270_combout\) # (\Div0|auto_generated|divider|divider|StageOut[422]~263_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~58\ ))
-- \Div0|auto_generated|divider|divider|op_18~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~57_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[422]~270_combout\) # (\Div0|auto_generated|divider|divider|StageOut[422]~263_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~263_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~270_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~58\,
	sumout => \Div0|auto_generated|divider|divider|op_18~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~54\);

-- Location: LABCELL_X77_Y7_N54
\Div0|auto_generated|divider|divider|op_18~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[423]~252_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~54\ ))
-- \Div0|auto_generated|divider|divider|op_18~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[423]~252_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[423]~252_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~54\,
	sumout => \Div0|auto_generated|divider|divider|op_18~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~50\);

-- Location: LABCELL_X77_Y7_N57
\Div0|auto_generated|divider|divider|op_18~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[424]~232_combout\) # (\Div0|auto_generated|divider|divider|StageOut[424]~222_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~50\ ))
-- \Div0|auto_generated|divider|divider|op_18~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[424]~232_combout\) # (\Div0|auto_generated|divider|divider|StageOut[424]~222_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~222_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~232_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~50\,
	sumout => \Div0|auto_generated|divider|divider|op_18~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~46\);

-- Location: LABCELL_X77_Y6_N0
\Div0|auto_generated|divider|divider|op_18~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[425]~209_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~46\ ))
-- \Div0|auto_generated|divider|divider|op_18~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[425]~209_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[425]~209_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~46\,
	sumout => \Div0|auto_generated|divider|divider|op_18~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~42\);

-- Location: LABCELL_X77_Y6_N3
\Div0|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[426]~184_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[426]~174_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~42\ ))
-- \Div0|auto_generated|divider|divider|op_18~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[426]~184_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[426]~174_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~174_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~184_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~42\,
	sumout => \Div0|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~38\);

-- Location: LABCELL_X77_Y6_N6
\Div0|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[427]~81_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~38\ ))
-- \Div0|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[427]~81_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[427]~81_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~38\,
	sumout => \Div0|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X77_Y6_N9
\Div0|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[428]~61_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[428]~51_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))
-- \Div0|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[428]~61_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[428]~51_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~51_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~61_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~18\,
	sumout => \Div0|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X77_Y6_N12
\Div0|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[429]~101_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))
-- \Div0|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[429]~101_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[429]~101_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~14\,
	sumout => \Div0|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X77_Y6_N15
\Div0|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[430]~119_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[430]~109_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~22\ ))
-- \Div0|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[430]~119_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[430]~109_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~109_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~119_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~22\,
	sumout => \Div0|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X77_Y6_N18
\Div0|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[431]~44_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~26\ ))
-- \Div0|auto_generated|divider|divider|op_18~10\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[431]~44_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[431]~44_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~26\,
	sumout => \Div0|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X77_Y6_N21
\Div0|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[432]~158_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[432]~148_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))
-- \Div0|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[432]~158_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[432]~148_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~148_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~158_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~10\,
	sumout => \Div0|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~34\);

-- Location: LABCELL_X77_Y6_N24
\Div0|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[433]~145_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~34\ ))
-- \Div0|auto_generated|divider|divider|op_18~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[433]~145_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[433]~145_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~34\,
	sumout => \Div0|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~30\);

-- Location: LABCELL_X77_Y6_N27
\Div0|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[434]~134_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[434]~124_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~124_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[434]~134_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~30\,
	cout => \Div0|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X77_Y6_N30
\Div0|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: MLABCELL_X78_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[453]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[453]~135_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[453]~135_combout\);

-- Location: MLABCELL_X78_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[453]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[453]~146_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[433]~145_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[433]~145_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[453]~146_combout\);

-- Location: MLABCELL_X78_Y3_N57
\Div0|auto_generated|divider|divider|StageOut[452]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[452]~159_combout\ = ( \Div0|auto_generated|divider|divider|op_17~37_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[432]~148_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[432]~158_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~37_sumout\ & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[432]~148_combout\) # (\Div0|auto_generated|divider|divider|StageOut[432]~158_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~158_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[432]~148_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[452]~159_combout\);

-- Location: MLABCELL_X78_Y3_N48
\Div0|auto_generated|divider|divider|StageOut[451]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[451]~34_combout\ = ( \Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[451]~34_combout\);

-- Location: MLABCELL_X78_Y5_N12
\Div0|auto_generated|divider|divider|StageOut[451]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[451]~45_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[431]~44_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[431]~44_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[451]~45_combout\);

-- Location: MLABCELL_X78_Y3_N39
\Div0|auto_generated|divider|divider|StageOut[450]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[450]~120_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[430]~119_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[430]~109_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~109_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[430]~119_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[450]~120_combout\);

-- Location: MLABCELL_X78_Y3_N54
\Div0|auto_generated|divider|divider|StageOut[449]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[449]~91_combout\ = ( \Div0|auto_generated|divider|divider|op_17~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[449]~91_combout\);

-- Location: LABCELL_X77_Y3_N12
\Div0|auto_generated|divider|divider|StageOut[449]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[449]~102_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[429]~101_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[429]~101_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[449]~102_combout\);

-- Location: MLABCELL_X78_Y3_N51
\Div0|auto_generated|divider|divider|StageOut[448]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[448]~62_combout\ = ( \Div0|auto_generated|divider|divider|op_17~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[428]~51_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[428]~61_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~17_sumout\ & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[428]~51_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[428]~61_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~61_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[428]~51_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[448]~62_combout\);

-- Location: LABCELL_X77_Y3_N42
\Div0|auto_generated|divider|divider|StageOut[447]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[447]~71_combout\ = ( \Div0|auto_generated|divider|divider|op_17~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[447]~71_combout\);

-- Location: LABCELL_X77_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[447]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[447]~82_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[427]~81_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[427]~81_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[447]~82_combout\);

-- Location: MLABCELL_X78_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[446]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[446]~185_combout\ = ( \Div0|auto_generated|divider|divider|op_17~41_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_17~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[426]~184_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[426]~174_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~41_sumout\ & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[426]~184_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[426]~174_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~174_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[426]~184_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[446]~185_combout\);

-- Location: MLABCELL_X78_Y4_N27
\Div0|auto_generated|divider|divider|StageOut[445]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[445]~199_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[445]~199_combout\);

-- Location: MLABCELL_X78_Y4_N6
\Div0|auto_generated|divider|divider|StageOut[445]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[445]~210_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[425]~209_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[425]~209_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[445]~210_combout\);

-- Location: MLABCELL_X78_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[444]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[444]~233_combout\ = ( \Div0|auto_generated|divider|divider|op_17~49_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_17~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[424]~232_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[424]~222_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~49_sumout\ & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[424]~232_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[424]~222_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~222_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[424]~232_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[444]~233_combout\);

-- Location: MLABCELL_X78_Y7_N30
\Div0|auto_generated|divider|divider|StageOut[443]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[443]~243_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[443]~243_combout\);

-- Location: MLABCELL_X78_Y7_N54
\Div0|auto_generated|divider|divider|StageOut[443]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[443]~253_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[423]~252_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[423]~252_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[443]~253_combout\);

-- Location: MLABCELL_X78_Y7_N36
\Div0|auto_generated|divider|divider|StageOut[442]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[442]~271_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[422]~263_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[422]~270_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~270_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[422]~263_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[442]~271_combout\);

-- Location: LABCELL_X77_Y4_N54
\Div0|auto_generated|divider|divider|StageOut[441]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[441]~281_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[441]~281_combout\);

-- Location: LABCELL_X77_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[441]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[441]~288_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[421]~287_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[421]~287_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[441]~288_combout\);

-- Location: MLABCELL_X78_Y7_N51
\Div0|auto_generated|divider|divider|StageOut[440]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[440]~303_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[420]~302_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[420]~298_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~298_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[420]~302_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[440]~303_combout\);

-- Location: MLABCELL_X78_Y5_N24
\Div0|auto_generated|divider|divider|StageOut[439]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[439]~313_combout\ = ( \Div0|auto_generated|divider|divider|op_17~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[439]~313_combout\);

-- Location: LABCELL_X77_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[439]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[439]~317_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[419]~316_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[419]~316_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[439]~317_combout\);

-- Location: LABCELL_X79_Y5_N54
\Div0|auto_generated|divider|divider|StageOut[438]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[438]~329_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[418]~328_combout\ ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~73_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[418]~327_combout\ 
-- & ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~328_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[418]~327_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[438]~329_combout\);

-- Location: LABCELL_X79_Y5_N27
\Div0|auto_generated|divider|divider|StageOut[437]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[437]~339_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[437]~339_combout\);

-- Location: LABCELL_X79_Y5_N6
\Div0|auto_generated|divider|divider|StageOut[437]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[437]~340_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[437]~340_combout\);

-- Location: MLABCELL_X78_Y7_N0
\Div0|auto_generated|divider|divider|op_19~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_19~82_cout\);

-- Location: MLABCELL_X78_Y7_N3
\Div0|auto_generated|divider|divider|op_19~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_19~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~78\);

-- Location: MLABCELL_X78_Y7_N6
\Div0|auto_generated|divider|divider|op_19~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~78\ ))
-- \Div0|auto_generated|divider|divider|op_19~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~78\,
	sumout => \Div0|auto_generated|divider|divider|op_19~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~74\);

-- Location: MLABCELL_X78_Y7_N9
\Div0|auto_generated|divider|divider|op_19~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[437]~340_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[437]~339_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~74\ ))
-- \Div0|auto_generated|divider|divider|op_19~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[437]~340_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[437]~339_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~339_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~340_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~74\,
	sumout => \Div0|auto_generated|divider|divider|op_19~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~70\);

-- Location: MLABCELL_X78_Y7_N12
\Div0|auto_generated|divider|divider|op_19~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[438]~329_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~70\ ))
-- \Div0|auto_generated|divider|divider|op_19~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[438]~329_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[438]~329_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~70\,
	sumout => \Div0|auto_generated|divider|divider|op_19~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~66\);

-- Location: MLABCELL_X78_Y7_N15
\Div0|auto_generated|divider|divider|op_19~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[439]~317_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[439]~313_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~66\ ))
-- \Div0|auto_generated|divider|divider|op_19~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[439]~317_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[439]~313_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~313_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~317_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~66\,
	sumout => \Div0|auto_generated|divider|divider|op_19~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~62\);

-- Location: MLABCELL_X78_Y7_N18
\Div0|auto_generated|divider|divider|op_19~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[440]~303_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~62\ ))
-- \Div0|auto_generated|divider|divider|op_19~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[440]~303_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[440]~303_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~62\,
	sumout => \Div0|auto_generated|divider|divider|op_19~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~58\);

-- Location: MLABCELL_X78_Y7_N21
\Div0|auto_generated|divider|divider|op_19~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[441]~288_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[441]~281_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~58\ ))
-- \Div0|auto_generated|divider|divider|op_19~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[441]~288_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[441]~281_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~281_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~288_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~58\,
	sumout => \Div0|auto_generated|divider|divider|op_19~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~54\);

-- Location: MLABCELL_X78_Y7_N24
\Div0|auto_generated|divider|divider|op_19~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[442]~271_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~54\ ))
-- \Div0|auto_generated|divider|divider|op_19~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[442]~271_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[442]~271_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~54\,
	sumout => \Div0|auto_generated|divider|divider|op_19~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~50\);

-- Location: MLABCELL_X78_Y7_N27
\Div0|auto_generated|divider|divider|op_19~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Div0|auto_generated|divider|divider|op_18~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[443]~253_combout\) # (\Div0|auto_generated|divider|divider|StageOut[443]~243_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~50\ ))
-- \Div0|auto_generated|divider|divider|op_19~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Div0|auto_generated|divider|divider|op_18~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[443]~253_combout\) # (\Div0|auto_generated|divider|divider|StageOut[443]~243_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~243_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~253_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~50\,
	sumout => \Div0|auto_generated|divider|divider|op_19~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~46\);

-- Location: MLABCELL_X78_Y6_N0
\Div0|auto_generated|divider|divider|op_19~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[444]~233_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~46\ ))
-- \Div0|auto_generated|divider|divider|op_19~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[444]~233_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[444]~233_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~46\,
	sumout => \Div0|auto_generated|divider|divider|op_19~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~42\);

-- Location: MLABCELL_X78_Y6_N3
\Div0|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[445]~210_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[445]~199_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~42\ ))
-- \Div0|auto_generated|divider|divider|op_19~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[445]~210_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[445]~199_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~199_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~210_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~42\,
	sumout => \Div0|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~38\);

-- Location: MLABCELL_X78_Y6_N6
\Div0|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[446]~185_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~38\ ))
-- \Div0|auto_generated|divider|divider|op_19~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[446]~185_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[446]~185_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~38\,
	sumout => \Div0|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~34\);

-- Location: MLABCELL_X78_Y6_N9
\Div0|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[447]~82_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[447]~71_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~34\ ))
-- \Div0|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[447]~82_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[447]~71_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~71_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~82_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~34\,
	sumout => \Div0|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~18\);

-- Location: MLABCELL_X78_Y6_N12
\Div0|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[448]~62_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))
-- \Div0|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[448]~62_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[448]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~18\,
	sumout => \Div0|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~14\);

-- Location: MLABCELL_X78_Y6_N15
\Div0|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[449]~102_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[449]~91_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))
-- \Div0|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[449]~102_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[449]~91_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~102_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~14\,
	sumout => \Div0|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~22\);

-- Location: MLABCELL_X78_Y6_N18
\Div0|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[450]~120_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22\ ))
-- \Div0|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[450]~120_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[450]~120_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~22\,
	sumout => \Div0|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~26\);

-- Location: MLABCELL_X78_Y6_N21
\Div0|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[451]~45_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[451]~34_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~26\ ))
-- \Div0|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[451]~45_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[451]~34_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~34_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~45_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~26\,
	sumout => \Div0|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~10\);

-- Location: MLABCELL_X78_Y6_N24
\Div0|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[452]~159_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))
-- \Div0|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[452]~159_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[452]~159_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~10\,
	sumout => \Div0|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~30\);

-- Location: MLABCELL_X78_Y6_N27
\Div0|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[453]~146_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[453]~135_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~135_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[453]~146_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~30\,
	cout => \Div0|auto_generated|divider|divider|op_19~6_cout\);

-- Location: MLABCELL_X78_Y6_N30
\Div0|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X79_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[472]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[472]~147_combout\ = ( \Div0|auto_generated|divider|divider|op_18~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[472]~147_combout\);

-- Location: MLABCELL_X78_Y3_N45
\Div0|auto_generated|divider|divider|StageOut[472]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[472]~160_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[452]~159_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[452]~159_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[472]~160_combout\);

-- Location: LABCELL_X79_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[471]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[471]~46_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[451]~34_combout\) # (\Div0|auto_generated|divider|divider|StageOut[451]~45_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~45_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[451]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[471]~46_combout\);

-- Location: LABCELL_X77_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[470]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[470]~108_combout\ = ( \Div0|auto_generated|divider|divider|op_18~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[470]~108_combout\);

-- Location: MLABCELL_X78_Y3_N36
\Div0|auto_generated|divider|divider|StageOut[470]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[470]~121_combout\ = (\Div0|auto_generated|divider|divider|StageOut[450]~120_combout\ & \Div0|auto_generated|divider|divider|op_18~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[450]~120_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[470]~121_combout\);

-- Location: LABCELL_X79_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[469]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[469]~103_combout\ = ( \Div0|auto_generated|divider|divider|op_18~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_18~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[449]~102_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[449]~91_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[449]~102_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[449]~91_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[449]~102_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[469]~103_combout\);

-- Location: LABCELL_X77_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[468]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[468]~50_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[468]~50_combout\);

-- Location: LABCELL_X79_Y5_N21
\Div0|auto_generated|divider|divider|StageOut[468]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[468]~63_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[448]~62_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[448]~62_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[468]~63_combout\);

-- Location: LABCELL_X77_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[467]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[467]~83_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[447]~82_combout\) # (\Div0|auto_generated|divider|divider|StageOut[447]~71_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~71_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[447]~82_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[467]~83_combout\);

-- Location: MLABCELL_X78_Y5_N36
\Div0|auto_generated|divider|divider|StageOut[466]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[466]~173_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[466]~173_combout\);

-- Location: LABCELL_X79_Y5_N33
\Div0|auto_generated|divider|divider|StageOut[466]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[466]~186_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[446]~185_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[446]~185_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[466]~186_combout\);

-- Location: MLABCELL_X78_Y4_N9
\Div0|auto_generated|divider|divider|StageOut[465]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[465]~211_combout\ = ( \Div0|auto_generated|divider|divider|op_18~41_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_18~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[445]~210_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[445]~199_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~41_sumout\ & ( (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[445]~210_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[445]~199_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~199_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[445]~210_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[465]~211_combout\);

-- Location: LABCELL_X77_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[464]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[464]~221_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[464]~221_combout\);

-- Location: MLABCELL_X78_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[464]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[464]~234_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[444]~233_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[444]~233_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[464]~234_combout\);

-- Location: MLABCELL_X78_Y7_N57
\Div0|auto_generated|divider|divider|StageOut[463]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[463]~254_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[443]~253_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[443]~243_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~243_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[443]~253_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[463]~254_combout\);

-- Location: LABCELL_X79_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[462]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[462]~262_combout\ = ( \Div0|auto_generated|divider|divider|op_18~53_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[462]~262_combout\);

-- Location: MLABCELL_X78_Y7_N45
\Div0|auto_generated|divider|divider|StageOut[462]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[462]~272_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[442]~271_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[442]~271_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[462]~272_combout\);

-- Location: LABCELL_X79_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[461]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[461]~289_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[441]~281_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[441]~288_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~288_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[441]~281_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[461]~289_combout\);

-- Location: LABCELL_X79_Y7_N15
\Div0|auto_generated|divider|divider|StageOut[460]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[460]~297_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[460]~297_combout\);

-- Location: LABCELL_X79_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[460]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[460]~304_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[440]~303_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[440]~303_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[460]~304_combout\);

-- Location: LABCELL_X79_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[459]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[459]~318_combout\ = ( \Div0|auto_generated|divider|divider|op_18~65_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[439]~313_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[439]~317_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~65_sumout\ & ( (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[439]~313_combout\) # (\Div0|auto_generated|divider|divider|StageOut[439]~317_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~317_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[439]~313_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[459]~318_combout\);

-- Location: LABCELL_X79_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[458]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[458]~326_combout\ = ( \Div0|auto_generated|divider|divider|op_18~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[458]~326_combout\);

-- Location: LABCELL_X79_Y5_N15
\Div0|auto_generated|divider|divider|StageOut[458]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[458]~330_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[438]~329_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[438]~329_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[458]~330_combout\);

-- Location: LABCELL_X79_Y5_N9
\Div0|auto_generated|divider|divider|StageOut[457]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[457]~341_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[437]~339_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[437]~340_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~340_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[437]~339_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[457]~341_combout\);

-- Location: LABCELL_X80_Y5_N54
\Div0|auto_generated|divider|divider|StageOut[456]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[456]~349_combout\ = ( \Div0|auto_generated|divider|divider|op_18~77_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[456]~349_combout\);

-- Location: LABCELL_X79_Y5_N36
\Div0|auto_generated|divider|divider|StageOut[456]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[456]~350_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[456]~350_combout\);

-- Location: LABCELL_X79_Y7_N30
\Div0|auto_generated|divider|divider|op_20~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_20~82_cout\);

-- Location: LABCELL_X79_Y7_N33
\Div0|auto_generated|divider|divider|op_20~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_20~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~78\);

-- Location: LABCELL_X79_Y7_N36
\Div0|auto_generated|divider|divider|op_20~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~73_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~78\ ))
-- \Div0|auto_generated|divider|divider|op_20~74\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~78\,
	sumout => \Div0|auto_generated|divider|divider|op_20~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~74\);

-- Location: LABCELL_X79_Y7_N39
\Div0|auto_generated|divider|divider|op_20~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Div0|auto_generated|divider|divider|op_19~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[456]~350_combout\) # (\Div0|auto_generated|divider|divider|StageOut[456]~349_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~74\ ))
-- \Div0|auto_generated|divider|divider|op_20~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Div0|auto_generated|divider|divider|op_19~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[456]~350_combout\) # (\Div0|auto_generated|divider|divider|StageOut[456]~349_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~349_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~350_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~74\,
	sumout => \Div0|auto_generated|divider|divider|op_20~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~70\);

-- Location: LABCELL_X79_Y7_N42
\Div0|auto_generated|divider|divider|op_20~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[457]~341_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~70\ ))
-- \Div0|auto_generated|divider|divider|op_20~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[457]~341_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[457]~341_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~70\,
	sumout => \Div0|auto_generated|divider|divider|op_20~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~66\);

-- Location: LABCELL_X79_Y7_N45
\Div0|auto_generated|divider|divider|op_20~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Div0|auto_generated|divider|divider|op_19~65_sumout\)) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[458]~330_combout\) # (\Div0|auto_generated|divider|divider|StageOut[458]~326_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~66\ ))
-- \Div0|auto_generated|divider|divider|op_20~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Div0|auto_generated|divider|divider|op_19~65_sumout\)) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[458]~330_combout\) # (\Div0|auto_generated|divider|divider|StageOut[458]~326_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~326_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~330_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~66\,
	sumout => \Div0|auto_generated|divider|divider|op_20~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~62\);

-- Location: LABCELL_X79_Y7_N48
\Div0|auto_generated|divider|divider|op_20~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[459]~318_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~62\ ))
-- \Div0|auto_generated|divider|divider|op_20~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[459]~318_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[459]~318_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~62\,
	sumout => \Div0|auto_generated|divider|divider|op_20~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~58\);

-- Location: LABCELL_X79_Y7_N51
\Div0|auto_generated|divider|divider|op_20~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[460]~304_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[460]~297_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~58\ ))
-- \Div0|auto_generated|divider|divider|op_20~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[460]~304_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[460]~297_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~297_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~304_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~58\,
	sumout => \Div0|auto_generated|divider|divider|op_20~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~54\);

-- Location: LABCELL_X79_Y7_N54
\Div0|auto_generated|divider|divider|op_20~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[461]~289_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~54\ ))
-- \Div0|auto_generated|divider|divider|op_20~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[461]~289_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[461]~289_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~54\,
	sumout => \Div0|auto_generated|divider|divider|op_20~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~50\);

-- Location: LABCELL_X79_Y7_N57
\Div0|auto_generated|divider|divider|op_20~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[462]~272_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[462]~262_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~50\ ))
-- \Div0|auto_generated|divider|divider|op_20~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[462]~272_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[462]~262_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~262_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~272_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~50\,
	sumout => \Div0|auto_generated|divider|divider|op_20~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~46\);

-- Location: LABCELL_X79_Y6_N0
\Div0|auto_generated|divider|divider|op_20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[463]~254_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~46\ ))
-- \Div0|auto_generated|divider|divider|op_20~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[463]~254_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[463]~254_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~46\,
	sumout => \Div0|auto_generated|divider|divider|op_20~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~42\);

-- Location: LABCELL_X79_Y6_N3
\Div0|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[464]~234_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[464]~221_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~42\ ))
-- \Div0|auto_generated|divider|divider|op_20~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[464]~234_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[464]~221_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~221_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~234_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~42\,
	sumout => \Div0|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X79_Y6_N6
\Div0|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[465]~211_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~38\ ))
-- \Div0|auto_generated|divider|divider|op_20~34\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[465]~211_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[465]~211_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~38\,
	sumout => \Div0|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X79_Y6_N9
\Div0|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[466]~186_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[466]~173_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~34\ ))
-- \Div0|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[466]~186_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[466]~173_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~173_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~186_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~34\,
	sumout => \Div0|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X79_Y6_N12
\Div0|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[467]~83_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~30\ ))
-- \Div0|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[467]~83_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[467]~83_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~30\,
	sumout => \Div0|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X79_Y6_N15
\Div0|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[468]~63_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[468]~50_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))
-- \Div0|auto_generated|divider|divider|op_20~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[468]~63_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[468]~50_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~50_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~63_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~18\,
	sumout => \Div0|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~14\);

-- Location: LABCELL_X79_Y6_N18
\Div0|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[469]~103_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))
-- \Div0|auto_generated|divider|divider|op_20~22\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[469]~103_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[469]~103_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~14\,
	sumout => \Div0|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X79_Y6_N21
\Div0|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[470]~121_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[470]~108_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~22\ ))
-- \Div0|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[470]~121_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[470]~108_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~108_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~121_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~22\,
	sumout => \Div0|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X79_Y6_N24
\Div0|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[471]~46_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26\ ))
-- \Div0|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[471]~46_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[471]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~26\,
	sumout => \Div0|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~10\);

-- Location: LABCELL_X79_Y6_N27
\Div0|auto_generated|divider|divider|op_20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[472]~160_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[472]~147_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~147_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[472]~160_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~10\,
	cout => \Div0|auto_generated|divider|divider|op_20~6_cout\);

-- Location: LABCELL_X79_Y6_N30
\Div0|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_20~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X80_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[491]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[491]~33_combout\ = ( \Div0|auto_generated|divider|divider|op_19~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[491]~33_combout\);

-- Location: LABCELL_X80_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[491]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[491]~47_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[471]~46_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[471]~46_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[491]~47_combout\);

-- Location: LABCELL_X80_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[490]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[490]~122_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[470]~121_combout\ & ( (\Div0|auto_generated|divider|divider|op_19~25_sumout\) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[470]~121_combout\ & ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[470]~108_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~108_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[470]~121_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[490]~122_combout\);

-- Location: MLABCELL_X78_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[489]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[489]~90_combout\ = ( \Div0|auto_generated|divider|divider|op_19~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[489]~90_combout\);

-- Location: LABCELL_X80_Y5_N3
\Div0|auto_generated|divider|divider|StageOut[489]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[489]~104_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[469]~103_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[469]~103_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[489]~104_combout\);

-- Location: LABCELL_X80_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[488]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[488]~64_combout\ = ( \Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[468]~63_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[468]~50_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[468]~63_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[468]~50_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~50_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[468]~63_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[488]~64_combout\);

-- Location: MLABCELL_X78_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[487]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[487]~70_combout\ = ( \Div0|auto_generated|divider|divider|op_19~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[487]~70_combout\);

-- Location: LABCELL_X75_Y6_N6
\Div0|auto_generated|divider|divider|StageOut[487]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[487]~84_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[467]~83_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[467]~83_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[487]~84_combout\);

-- Location: LABCELL_X80_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[486]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[486]~187_combout\ = ( \Div0|auto_generated|divider|divider|op_19~33_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[466]~173_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[466]~186_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[466]~173_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[466]~186_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~186_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[466]~173_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[486]~187_combout\);

-- Location: MLABCELL_X78_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[485]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[485]~198_combout\ = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[485]~198_combout\);

-- Location: LABCELL_X79_Y5_N3
\Div0|auto_generated|divider|divider|StageOut[485]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[485]~212_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[465]~211_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[465]~211_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[485]~212_combout\);

-- Location: MLABCELL_X78_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[484]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[484]~235_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[464]~221_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[464]~234_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~234_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[464]~221_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[484]~235_combout\);

-- Location: MLABCELL_X78_Y7_N33
\Div0|auto_generated|divider|divider|StageOut[483]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[483]~242_combout\ = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[483]~242_combout\);

-- Location: LABCELL_X80_Y5_N21
\Div0|auto_generated|divider|divider|StageOut[483]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[463]~254_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[463]~254_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\);

-- Location: MLABCELL_X78_Y7_N42
\Div0|auto_generated|divider|divider|StageOut[482]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[482]~273_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[462]~262_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[462]~272_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~272_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[462]~262_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[482]~273_combout\);

-- Location: MLABCELL_X78_Y7_N48
\Div0|auto_generated|divider|divider|StageOut[481]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[481]~280_combout\ = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[481]~280_combout\);

-- Location: LABCELL_X79_Y7_N9
\Div0|auto_generated|divider|divider|StageOut[481]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[481]~290_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[461]~289_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[461]~289_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[481]~290_combout\);

-- Location: LABCELL_X80_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[480]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[480]~305_combout\ = ( \Div0|auto_generated|divider|divider|op_19~57_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[460]~297_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[460]~304_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~57_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[460]~297_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[460]~304_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~304_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[460]~297_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[480]~305_combout\);

-- Location: LABCELL_X80_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[479]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[479]~312_combout\ = ( \Div0|auto_generated|divider|divider|op_19~61_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[479]~312_combout\);

-- Location: LABCELL_X80_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[479]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[479]~319_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[459]~318_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[459]~318_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[479]~319_combout\);

-- Location: LABCELL_X80_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[478]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[478]~331_combout\ = ( \Div0|auto_generated|divider|divider|op_19~65_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[458]~326_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[458]~330_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~65_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[458]~326_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[458]~330_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~330_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[458]~326_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[478]~331_combout\);

-- Location: LABCELL_X81_Y5_N36
\Div0|auto_generated|divider|divider|StageOut[477]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[477]~338_combout\ = ( \Div0|auto_generated|divider|divider|op_19~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[477]~338_combout\);

-- Location: LABCELL_X79_Y5_N24
\Div0|auto_generated|divider|divider|StageOut[477]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[477]~342_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[457]~341_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[457]~341_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[477]~342_combout\);

-- Location: LABCELL_X80_Y7_N15
\Div0|auto_generated|divider|divider|StageOut[476]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[476]~351_combout\ = ( \Div0|auto_generated|divider|divider|op_19~73_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[456]~349_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[456]~350_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~73_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[456]~349_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[456]~350_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~350_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[456]~349_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[476]~351_combout\);

-- Location: LABCELL_X80_Y5_N36
\Div0|auto_generated|divider|divider|StageOut[475]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ = ( \Div0|auto_generated|divider|divider|op_19~77_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\);

-- Location: LABCELL_X80_Y5_N45
\Div0|auto_generated|divider|divider|StageOut[475]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[475]~359_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[475]~359_combout\);

-- Location: LABCELL_X80_Y7_N30
\Div0|auto_generated|divider|divider|op_21~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_21~82_cout\);

-- Location: LABCELL_X80_Y7_N33
\Div0|auto_generated|divider|divider|op_21~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_21~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~78\);

-- Location: LABCELL_X80_Y7_N36
\Div0|auto_generated|divider|divider|op_21~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~78\ ))
-- \Div0|auto_generated|divider|divider|op_21~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~78\,
	sumout => \Div0|auto_generated|divider|divider|op_21~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~74\);

-- Location: LABCELL_X80_Y7_N39
\Div0|auto_generated|divider|divider|op_21~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Div0|auto_generated|divider|divider|op_20~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[475]~359_combout\) # (\Div0|auto_generated|divider|divider|StageOut[475]~358_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~74\ ))
-- \Div0|auto_generated|divider|divider|op_21~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Div0|auto_generated|divider|divider|op_20~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[475]~359_combout\) # (\Div0|auto_generated|divider|divider|StageOut[475]~358_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~358_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~359_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~74\,
	sumout => \Div0|auto_generated|divider|divider|op_21~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~70\);

-- Location: LABCELL_X80_Y7_N42
\Div0|auto_generated|divider|divider|op_21~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[476]~351_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~70\ ))
-- \Div0|auto_generated|divider|divider|op_21~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[476]~351_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[476]~351_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~70\,
	sumout => \Div0|auto_generated|divider|divider|op_21~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~66\);

-- Location: LABCELL_X80_Y7_N45
\Div0|auto_generated|divider|divider|op_21~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[477]~342_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[477]~338_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~66\ ))
-- \Div0|auto_generated|divider|divider|op_21~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[477]~342_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[477]~338_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~338_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~342_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~66\,
	sumout => \Div0|auto_generated|divider|divider|op_21~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~62\);

-- Location: LABCELL_X80_Y7_N48
\Div0|auto_generated|divider|divider|op_21~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[478]~331_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~62\ ))
-- \Div0|auto_generated|divider|divider|op_21~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[478]~331_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[478]~331_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~62\,
	sumout => \Div0|auto_generated|divider|divider|op_21~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~58\);

-- Location: LABCELL_X80_Y7_N51
\Div0|auto_generated|divider|divider|op_21~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[479]~319_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[479]~312_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~58\ ))
-- \Div0|auto_generated|divider|divider|op_21~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[479]~319_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[479]~312_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~312_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~319_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~58\,
	sumout => \Div0|auto_generated|divider|divider|op_21~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~54\);

-- Location: LABCELL_X80_Y7_N54
\Div0|auto_generated|divider|divider|op_21~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~49_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[480]~305_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_21~54\ ))
-- \Div0|auto_generated|divider|divider|op_21~50\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[480]~305_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_21~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[480]~305_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~54\,
	sumout => \Div0|auto_generated|divider|divider|op_21~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~50\);

-- Location: LABCELL_X80_Y7_N57
\Div0|auto_generated|divider|divider|op_21~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Div0|auto_generated|divider|divider|op_20~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[481]~290_combout\) # (\Div0|auto_generated|divider|divider|StageOut[481]~280_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~50\ ))
-- \Div0|auto_generated|divider|divider|op_21~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Div0|auto_generated|divider|divider|op_20~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[481]~290_combout\) # (\Div0|auto_generated|divider|divider|StageOut[481]~280_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~280_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~290_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~50\,
	sumout => \Div0|auto_generated|divider|divider|op_21~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~46\);

-- Location: LABCELL_X80_Y6_N0
\Div0|auto_generated|divider|divider|op_21~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[482]~273_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~46\ ))
-- \Div0|auto_generated|divider|divider|op_21~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[482]~273_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[482]~273_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~46\,
	sumout => \Div0|auto_generated|divider|divider|op_21~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~42\);

-- Location: LABCELL_X80_Y6_N3
\Div0|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[483]~255_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[483]~242_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~42\ ))
-- \Div0|auto_generated|divider|divider|op_21~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[483]~255_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[483]~242_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~242_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~255_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~42\,
	sumout => \Div0|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~38\);

-- Location: LABCELL_X80_Y6_N6
\Div0|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[484]~235_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~38\ ))
-- \Div0|auto_generated|divider|divider|op_21~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[484]~235_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[484]~235_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~38\,
	sumout => \Div0|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~34\);

-- Location: LABCELL_X80_Y6_N9
\Div0|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[485]~212_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[485]~198_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~34\ ))
-- \Div0|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[485]~212_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[485]~198_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~198_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~212_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~34\,
	sumout => \Div0|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~30\);

-- Location: LABCELL_X80_Y6_N12
\Div0|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[486]~187_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30\ ))
-- \Div0|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[486]~187_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[486]~187_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~30\,
	sumout => \Div0|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~26\);

-- Location: LABCELL_X80_Y6_N15
\Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[487]~84_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[487]~70_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~26\ ))
-- \Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[487]~84_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[487]~70_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~70_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~84_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~26\,
	sumout => \Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~18\);

-- Location: LABCELL_X80_Y6_N18
\Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[488]~64_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18\ ))
-- \Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[488]~64_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[488]~64_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~18\,
	sumout => \Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~14\);

-- Location: LABCELL_X80_Y6_N21
\Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[489]~104_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[489]~90_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))
-- \Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[489]~104_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[489]~90_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~90_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~104_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~22\);

-- Location: LABCELL_X80_Y6_N24
\Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[490]~122_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~22\ ))
-- \Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[490]~122_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[490]~122_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~22\,
	sumout => \Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~10\);

-- Location: LABCELL_X80_Y6_N27
\Div0|auto_generated|divider|divider|op_21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[491]~47_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[491]~33_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~33_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[491]~47_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~10\,
	cout => \Div0|auto_generated|divider|divider|op_21~6_cout\);

-- Location: LABCELL_X80_Y6_N30
\Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_21~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: LABCELL_X79_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[510]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[510]~107_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[510]~107_combout\);

-- Location: LABCELL_X81_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[510]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[510]~123_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[490]~122_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[490]~122_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[510]~123_combout\);

-- Location: LABCELL_X79_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[509]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[509]~105_combout\ = ( \Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_20~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[489]~90_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[489]~104_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[489]~90_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[489]~104_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~104_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[489]~90_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[509]~105_combout\);

-- Location: LABCELL_X79_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[508]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[508]~49_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[508]~49_combout\);

-- Location: LABCELL_X81_Y5_N33
\Div0|auto_generated|divider|divider|StageOut[508]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[508]~65_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[488]~64_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[488]~64_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[508]~65_combout\);

-- Location: LABCELL_X79_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[507]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[507]~85_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[487]~84_combout\) # (\Div0|auto_generated|divider|divider|StageOut[487]~70_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~70_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[487]~84_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[507]~85_combout\);

-- Location: LABCELL_X79_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[506]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[506]~172_combout\ = ( \Div0|auto_generated|divider|divider|op_20~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[506]~172_combout\);

-- Location: LABCELL_X81_Y5_N51
\Div0|auto_generated|divider|divider|StageOut[506]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[506]~188_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[486]~187_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[486]~187_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[506]~188_combout\);

-- Location: LABCELL_X81_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[505]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[505]~213_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[485]~212_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[485]~198_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~198_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[485]~212_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[505]~213_combout\);

-- Location: LABCELL_X80_Y5_N33
\Div0|auto_generated|divider|divider|StageOut[504]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[504]~220_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[504]~220_combout\);

-- Location: LABCELL_X81_Y5_N12
\Div0|auto_generated|divider|divider|StageOut[504]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[504]~236_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[484]~235_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[484]~235_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[504]~236_combout\);

-- Location: LABCELL_X80_Y5_N51
\Div0|auto_generated|divider|divider|StageOut[503]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[503]~256_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[483]~242_combout\ ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~41_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[483]~255_combout\ 
-- & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~242_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[483]~255_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[503]~256_combout\);

-- Location: LABCELL_X79_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[502]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[502]~261_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[502]~261_combout\);

-- Location: MLABCELL_X78_Y7_N39
\Div0|auto_generated|divider|divider|StageOut[502]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[502]~274_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[482]~273_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[482]~273_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[502]~274_combout\);

-- Location: LABCELL_X79_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[501]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[501]~291_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[481]~280_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[481]~290_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~290_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[481]~280_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[501]~291_combout\);

-- Location: LABCELL_X81_Y7_N15
\Div0|auto_generated|divider|divider|StageOut[500]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[500]~296_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[500]~296_combout\);

-- Location: LABCELL_X80_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[500]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[500]~306_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[480]~305_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[480]~305_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[500]~306_combout\);

-- Location: LABCELL_X81_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[499]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[499]~320_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[479]~319_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[479]~312_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~312_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[479]~319_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[499]~320_combout\);

-- Location: MLABCELL_X82_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[498]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[498]~325_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[498]~325_combout\);

-- Location: LABCELL_X80_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[498]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[498]~332_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[478]~331_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[478]~331_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[498]~332_combout\);

-- Location: LABCELL_X81_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[497]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[497]~343_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[477]~342_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[477]~338_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~338_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[477]~342_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[497]~343_combout\);

-- Location: MLABCELL_X84_Y7_N36
\Div0|auto_generated|divider|divider|StageOut[496]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[496]~348_combout\ = ( \Div0|auto_generated|divider|divider|op_20~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[496]~348_combout\);

-- Location: LABCELL_X81_Y5_N3
\Div0|auto_generated|divider|divider|StageOut[496]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[496]~352_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[476]~351_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[476]~351_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[496]~352_combout\);

-- Location: LABCELL_X80_Y5_N6
\Div0|auto_generated|divider|divider|StageOut[495]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[495]~360_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[475]~359_combout\ ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~73_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[475]~358_combout\ 
-- & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~359_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[475]~358_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[495]~360_combout\);

-- Location: LABCELL_X83_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[494]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[494]~365_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[494]~365_combout\);

-- Location: MLABCELL_X84_Y7_N45
\Div0|auto_generated|divider|divider|StageOut[494]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[494]~366_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[494]~366_combout\);

-- Location: LABCELL_X81_Y7_N30
\Div0|auto_generated|divider|divider|op_22~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_22~82_cout\);

-- Location: LABCELL_X81_Y7_N33
\Div0|auto_generated|divider|divider|op_22~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_22~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~78\);

-- Location: LABCELL_X81_Y7_N36
\Div0|auto_generated|divider|divider|op_22~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~78\ ))
-- \Div0|auto_generated|divider|divider|op_22~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~78\,
	sumout => \Div0|auto_generated|divider|divider|op_22~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~74\);

-- Location: LABCELL_X81_Y7_N39
\Div0|auto_generated|divider|divider|op_22~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[494]~366_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[494]~365_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~74\ ))
-- \Div0|auto_generated|divider|divider|op_22~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[494]~366_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[494]~365_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~365_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~366_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~74\,
	sumout => \Div0|auto_generated|divider|divider|op_22~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~70\);

-- Location: LABCELL_X81_Y7_N42
\Div0|auto_generated|divider|divider|op_22~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[495]~360_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~70\ ))
-- \Div0|auto_generated|divider|divider|op_22~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[495]~360_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[495]~360_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~70\,
	sumout => \Div0|auto_generated|divider|divider|op_22~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~66\);

-- Location: LABCELL_X81_Y7_N45
\Div0|auto_generated|divider|divider|op_22~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~61_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[496]~352_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[496]~348_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_22~66\ ))
-- \Div0|auto_generated|divider|divider|op_22~62\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[496]~352_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[496]~348_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_22~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~348_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~352_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~66\,
	sumout => \Div0|auto_generated|divider|divider|op_22~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~62\);

-- Location: LABCELL_X81_Y7_N48
\Div0|auto_generated|divider|divider|op_22~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[497]~343_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~62\ ))
-- \Div0|auto_generated|divider|divider|op_22~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[497]~343_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[497]~343_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~62\,
	sumout => \Div0|auto_generated|divider|divider|op_22~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~58\);

-- Location: LABCELL_X81_Y7_N51
\Div0|auto_generated|divider|divider|op_22~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[498]~332_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[498]~325_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~58\ ))
-- \Div0|auto_generated|divider|divider|op_22~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[498]~332_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[498]~325_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~325_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~332_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~58\,
	sumout => \Div0|auto_generated|divider|divider|op_22~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~54\);

-- Location: LABCELL_X81_Y7_N54
\Div0|auto_generated|divider|divider|op_22~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[499]~320_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~54\ ))
-- \Div0|auto_generated|divider|divider|op_22~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[499]~320_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[499]~320_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~54\,
	sumout => \Div0|auto_generated|divider|divider|op_22~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~50\);

-- Location: LABCELL_X81_Y7_N57
\Div0|auto_generated|divider|divider|op_22~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[500]~306_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[500]~296_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~50\ ))
-- \Div0|auto_generated|divider|divider|op_22~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[500]~306_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[500]~296_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~296_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~306_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~50\,
	sumout => \Div0|auto_generated|divider|divider|op_22~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~46\);

-- Location: LABCELL_X81_Y6_N0
\Div0|auto_generated|divider|divider|op_22~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[501]~291_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~46\ ))
-- \Div0|auto_generated|divider|divider|op_22~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[501]~291_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[501]~291_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~46\,
	sumout => \Div0|auto_generated|divider|divider|op_22~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~42\);

-- Location: LABCELL_X81_Y6_N3
\Div0|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[502]~274_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[502]~261_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~42\ ))
-- \Div0|auto_generated|divider|divider|op_22~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[502]~274_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[502]~261_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~261_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~274_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~42\,
	sumout => \Div0|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~38\);

-- Location: LABCELL_X81_Y6_N6
\Div0|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[503]~256_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~38\ ))
-- \Div0|auto_generated|divider|divider|op_22~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[503]~256_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[503]~256_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~38\,
	sumout => \Div0|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~34\);

-- Location: LABCELL_X81_Y6_N9
\Div0|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[504]~236_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[504]~220_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~34\ ))
-- \Div0|auto_generated|divider|divider|op_22~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[504]~236_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[504]~220_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~220_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~236_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~34\,
	sumout => \Div0|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~30\);

-- Location: LABCELL_X81_Y6_N12
\Div0|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[505]~213_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30\ ))
-- \Div0|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[505]~213_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[505]~213_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~30\,
	sumout => \Div0|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~26\);

-- Location: LABCELL_X81_Y6_N15
\Div0|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[506]~188_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[506]~172_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~26\ ))
-- \Div0|auto_generated|divider|divider|op_22~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[506]~188_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[506]~172_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~172_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~188_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~26\,
	sumout => \Div0|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~22\);

-- Location: LABCELL_X81_Y6_N18
\Div0|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[507]~85_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))
-- \Div0|auto_generated|divider|divider|op_22~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[507]~85_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[507]~85_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~22\,
	sumout => \Div0|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~14\);

-- Location: LABCELL_X81_Y6_N21
\Div0|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[508]~65_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[508]~49_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14\ ))
-- \Div0|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[508]~65_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[508]~49_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~65_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~14\,
	sumout => \Div0|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~10\);

-- Location: LABCELL_X81_Y6_N24
\Div0|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[509]~105_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))
-- \Div0|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[509]~105_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[509]~105_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~10\,
	sumout => \Div0|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~18\);

-- Location: LABCELL_X81_Y6_N27
\Div0|auto_generated|divider|divider|op_22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[510]~123_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[510]~107_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~107_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[510]~123_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~18\,
	cout => \Div0|auto_generated|divider|divider|op_22~6_cout\);

-- Location: LABCELL_X81_Y6_N30
\Div0|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_22~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~1_sumout\);

-- Location: LABCELL_X81_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[529]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[529]~89_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[529]~89_combout\);

-- Location: MLABCELL_X82_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[529]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[529]~106_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[509]~105_combout\ & ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[509]~105_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[529]~106_combout\);

-- Location: MLABCELL_X82_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[528]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[528]~66_combout\ = ( \Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[508]~65_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[508]~49_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[508]~65_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[508]~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[508]~65_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[528]~66_combout\);

-- Location: LABCELL_X80_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[527]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[527]~69_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[527]~69_combout\);

-- Location: LABCELL_X83_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[527]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[527]~86_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[507]~85_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[507]~85_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[527]~86_combout\);

-- Location: MLABCELL_X82_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[526]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[526]~189_combout\ = ( \Div0|auto_generated|divider|divider|op_21~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[506]~188_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[506]~172_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~25_sumout\ & ( (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[506]~188_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[506]~172_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~172_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[506]~188_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[526]~189_combout\);

-- Location: LABCELL_X80_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[525]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[525]~197_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[525]~197_combout\);

-- Location: MLABCELL_X84_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[525]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[525]~214_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[505]~213_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[505]~213_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[525]~214_combout\);

-- Location: MLABCELL_X82_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[524]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[524]~237_combout\ = ( \Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[504]~220_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[504]~236_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[504]~220_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[504]~236_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~236_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[504]~220_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[524]~237_combout\);

-- Location: LABCELL_X80_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[523]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[523]~241_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[523]~241_combout\);

-- Location: LABCELL_X81_Y5_N9
\Div0|auto_generated|divider|divider|StageOut[523]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[523]~257_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[503]~256_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[503]~256_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[523]~257_combout\);

-- Location: LABCELL_X81_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[522]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[522]~275_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[502]~261_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[502]~274_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~274_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[502]~261_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[522]~275_combout\);

-- Location: LABCELL_X80_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[521]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[521]~279_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[521]~279_combout\);

-- Location: LABCELL_X79_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[521]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[521]~292_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[501]~291_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[501]~291_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[521]~292_combout\);

-- Location: LABCELL_X80_Y7_N9
\Div0|auto_generated|divider|divider|StageOut[520]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[520]~307_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[500]~306_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[500]~296_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~296_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[500]~306_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[520]~307_combout\);

-- Location: LABCELL_X81_Y8_N33
\Div0|auto_generated|divider|divider|StageOut[519]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[519]~311_combout\ = ( \Div0|auto_generated|divider|divider|op_21~53_sumout\ & ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[519]~311_combout\);

-- Location: LABCELL_X81_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[519]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[519]~321_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[499]~320_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[499]~320_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[519]~321_combout\);

-- Location: MLABCELL_X82_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[518]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[518]~333_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[498]~332_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[498]~325_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~325_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[498]~332_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[518]~333_combout\);

-- Location: LABCELL_X81_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[517]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[517]~337_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[517]~337_combout\);

-- Location: LABCELL_X81_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[517]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[517]~344_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[497]~343_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[497]~343_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[517]~344_combout\);

-- Location: MLABCELL_X82_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[516]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[516]~353_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[496]~348_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[496]~352_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~352_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[496]~348_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[516]~353_combout\);

-- Location: MLABCELL_X84_Y7_N30
\Div0|auto_generated|divider|divider|StageOut[515]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[515]~357_combout\ = ( \Div0|auto_generated|divider|divider|op_21~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[515]~357_combout\);

-- Location: LABCELL_X83_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[515]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[515]~361_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[495]~360_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[495]~360_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[515]~361_combout\);

-- Location: LABCELL_X83_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[514]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[514]~367_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[494]~365_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[494]~366_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~366_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[494]~365_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[514]~367_combout\);

-- Location: LABCELL_X81_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[513]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[513]~371_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[513]~371_combout\);

-- Location: MLABCELL_X84_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[513]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[513]~372_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[513]~372_combout\);

-- Location: MLABCELL_X82_Y7_N30
\Div0|auto_generated|divider|divider|op_23~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_23~82_cout\);

-- Location: MLABCELL_X82_Y7_N33
\Div0|auto_generated|divider|divider|op_23~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_23~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~78\);

-- Location: MLABCELL_X82_Y7_N36
\Div0|auto_generated|divider|divider|op_23~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~73_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_23~78\ ))
-- \Div0|auto_generated|divider|divider|op_23~74\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_23~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~78\,
	sumout => \Div0|auto_generated|divider|divider|op_23~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~74\);

-- Location: MLABCELL_X82_Y7_N39
\Div0|auto_generated|divider|divider|op_23~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[513]~372_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[513]~371_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~74\ ))
-- \Div0|auto_generated|divider|divider|op_23~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~73_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[513]~372_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[513]~371_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~371_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~372_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~74\,
	sumout => \Div0|auto_generated|divider|divider|op_23~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~70\);

-- Location: MLABCELL_X82_Y7_N42
\Div0|auto_generated|divider|divider|op_23~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[514]~367_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~70\ ))
-- \Div0|auto_generated|divider|divider|op_23~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[514]~367_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[514]~367_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~70\,
	sumout => \Div0|auto_generated|divider|divider|op_23~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~66\);

-- Location: MLABCELL_X82_Y7_N45
\Div0|auto_generated|divider|divider|op_23~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[515]~361_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[515]~357_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~66\ ))
-- \Div0|auto_generated|divider|divider|op_23~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[515]~361_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[515]~357_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~357_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~361_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~66\,
	sumout => \Div0|auto_generated|divider|divider|op_23~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~62\);

-- Location: MLABCELL_X82_Y7_N48
\Div0|auto_generated|divider|divider|op_23~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~57_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[516]~353_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~62\ ))
-- \Div0|auto_generated|divider|divider|op_23~58\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[516]~353_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[516]~353_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~62\,
	sumout => \Div0|auto_generated|divider|divider|op_23~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~58\);

-- Location: MLABCELL_X82_Y7_N51
\Div0|auto_generated|divider|divider|op_23~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~53_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[517]~344_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[517]~337_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~58\ ))
-- \Div0|auto_generated|divider|divider|op_23~54\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[517]~344_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[517]~337_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~337_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~344_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~58\,
	sumout => \Div0|auto_generated|divider|divider|op_23~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~54\);

-- Location: MLABCELL_X82_Y7_N54
\Div0|auto_generated|divider|divider|op_23~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~49_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[518]~333_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_23~54\ ))
-- \Div0|auto_generated|divider|divider|op_23~50\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[518]~333_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_23~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[518]~333_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~54\,
	sumout => \Div0|auto_generated|divider|divider|op_23~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~50\);

-- Location: MLABCELL_X82_Y7_N57
\Div0|auto_generated|divider|divider|op_23~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[519]~321_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[519]~311_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~50\ ))
-- \Div0|auto_generated|divider|divider|op_23~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[519]~321_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[519]~311_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~311_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~321_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~50\,
	sumout => \Div0|auto_generated|divider|divider|op_23~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~46\);

-- Location: MLABCELL_X82_Y6_N0
\Div0|auto_generated|divider|divider|op_23~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[520]~307_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~46\ ))
-- \Div0|auto_generated|divider|divider|op_23~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[520]~307_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[520]~307_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~46\,
	sumout => \Div0|auto_generated|divider|divider|op_23~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~42\);

-- Location: MLABCELL_X82_Y6_N3
\Div0|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[521]~292_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[521]~279_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~42\ ))
-- \Div0|auto_generated|divider|divider|op_23~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[521]~292_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[521]~279_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~279_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~292_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~42\,
	sumout => \Div0|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~38\);

-- Location: MLABCELL_X82_Y6_N6
\Div0|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[522]~275_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~38\ ))
-- \Div0|auto_generated|divider|divider|op_23~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[522]~275_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[522]~275_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~38\,
	sumout => \Div0|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~34\);

-- Location: MLABCELL_X82_Y6_N9
\Div0|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[523]~257_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[523]~241_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~34\ ))
-- \Div0|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[523]~257_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[523]~241_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~241_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~257_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~34\,
	sumout => \Div0|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~30\);

-- Location: MLABCELL_X82_Y6_N12
\Div0|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[524]~237_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30\ ))
-- \Div0|auto_generated|divider|divider|op_23~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[524]~237_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[524]~237_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~30\,
	sumout => \Div0|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~26\);

-- Location: MLABCELL_X82_Y6_N15
\Div0|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[525]~214_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[525]~197_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~26\ ))
-- \Div0|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[525]~214_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[525]~197_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~197_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~214_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~26\,
	sumout => \Div0|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~22\);

-- Location: MLABCELL_X82_Y6_N18
\Div0|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[526]~189_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))
-- \Div0|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[526]~189_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[526]~189_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~22\,
	sumout => \Div0|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~18\);

-- Location: MLABCELL_X82_Y6_N21
\Div0|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[527]~86_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[527]~69_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))
-- \Div0|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[527]~86_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[527]~69_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~69_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~86_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~18\,
	sumout => \Div0|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~14\);

-- Location: MLABCELL_X82_Y6_N24
\Div0|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[528]~66_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~14\ ))
-- \Div0|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[528]~66_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[528]~66_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~14\,
	sumout => \Div0|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~10\);

-- Location: MLABCELL_X82_Y6_N27
\Div0|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[529]~106_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[529]~89_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~89_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[529]~106_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~10\,
	cout => \Div0|auto_generated|divider|divider|op_23~6_cout\);

-- Location: MLABCELL_X82_Y6_N30
\Div0|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~1_sumout\);

-- Location: LABCELL_X81_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[548]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[548]~48_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[548]~48_combout\);

-- Location: LABCELL_X83_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[548]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[548]~67_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[528]~66_combout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[528]~66_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[548]~67_combout\);

-- Location: LABCELL_X81_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[547]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[547]~87_combout\ = ( \Div0|auto_generated|divider|divider|op_22~13_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[527]~86_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[527]~69_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[527]~86_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[527]~69_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~69_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[527]~86_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[547]~87_combout\);

-- Location: MLABCELL_X82_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[546]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[546]~171_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[546]~171_combout\);

-- Location: LABCELL_X83_Y6_N39
\Div0|auto_generated|divider|divider|StageOut[546]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[546]~190_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[526]~189_combout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[526]~189_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[546]~190_combout\);

-- Location: LABCELL_X83_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[545]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[545]~215_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[525]~197_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[525]~214_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~214_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[525]~197_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[545]~215_combout\);

-- Location: LABCELL_X81_Y6_N54
\Div0|auto_generated|divider|divider|StageOut[544]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[544]~219_combout\ = ( \Div0|auto_generated|divider|divider|op_22~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[544]~219_combout\);

-- Location: MLABCELL_X82_Y6_N57
\Div0|auto_generated|divider|divider|StageOut[544]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[544]~238_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[524]~237_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[524]~237_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[544]~238_combout\);

-- Location: MLABCELL_X82_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[543]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[543]~258_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[523]~257_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[523]~241_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~241_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[523]~257_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[543]~258_combout\);

-- Location: LABCELL_X83_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[542]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[542]~260_combout\ = ( \Div0|auto_generated|divider|divider|op_22~37_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[542]~260_combout\);

-- Location: LABCELL_X83_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[542]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[542]~276_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[522]~275_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[522]~275_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[542]~276_combout\);

-- Location: MLABCELL_X84_Y6_N33
\Div0|auto_generated|divider|divider|StageOut[541]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[541]~293_combout\ = ( \Div0|auto_generated|divider|divider|op_22~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[521]~292_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[521]~279_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[521]~292_combout\) # (\Div0|auto_generated|divider|divider|StageOut[521]~279_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_22~41_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~279_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[521]~292_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[541]~293_combout\);

-- Location: LABCELL_X83_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[540]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[540]~295_combout\ = ( \Div0|auto_generated|divider|divider|op_22~45_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[540]~295_combout\);

-- Location: LABCELL_X80_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[540]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[540]~308_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[520]~307_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[520]~307_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[540]~308_combout\);

-- Location: MLABCELL_X84_Y6_N9
\Div0|auto_generated|divider|divider|StageOut[539]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[539]~322_combout\ = ( \Div0|auto_generated|divider|divider|op_22~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[519]~311_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[519]~321_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[519]~311_combout\) # (\Div0|auto_generated|divider|divider|StageOut[519]~321_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_22~49_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~321_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[519]~311_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[539]~322_combout\);

-- Location: LABCELL_X81_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[538]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[538]~324_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[538]~324_combout\);

-- Location: MLABCELL_X82_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[538]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[538]~334_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[518]~333_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[518]~333_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[538]~334_combout\);

-- Location: LABCELL_X81_Y7_N9
\Div0|auto_generated|divider|divider|StageOut[537]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[537]~345_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[517]~337_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[517]~344_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~344_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[517]~337_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[537]~345_combout\);

-- Location: LABCELL_X81_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[536]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[536]~347_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[536]~347_combout\);

-- Location: MLABCELL_X82_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[536]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[536]~354_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[516]~353_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[516]~353_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[536]~354_combout\);

-- Location: LABCELL_X83_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[535]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[535]~362_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[515]~361_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[515]~357_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~357_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[515]~361_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[535]~362_combout\);

-- Location: LABCELL_X83_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[534]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[534]~364_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[534]~364_combout\);

-- Location: LABCELL_X83_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[534]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[534]~368_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[514]~367_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[514]~367_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[534]~368_combout\);

-- Location: LABCELL_X83_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[533]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[533]~373_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[513]~371_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[513]~372_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~372_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[513]~371_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[533]~373_combout\);

-- Location: LABCELL_X83_Y5_N15
\Div0|auto_generated|divider|divider|StageOut[532]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[532]~375_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[532]~375_combout\);

-- Location: MLABCELL_X84_Y7_N21
\Div0|auto_generated|divider|divider|StageOut[532]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[532]~376_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[532]~376_combout\);

-- Location: LABCELL_X83_Y7_N30
\Div0|auto_generated|divider|divider|op_25~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_25~82_cout\);

-- Location: LABCELL_X83_Y7_N33
\Div0|auto_generated|divider|divider|op_25~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~77_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~82_cout\ ))
-- \Div0|auto_generated|divider|divider|op_25~78\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~82_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_25~77_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~78\);

-- Location: LABCELL_X83_Y7_N36
\Div0|auto_generated|divider|divider|op_25~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~73_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~78\ ))
-- \Div0|auto_generated|divider|divider|op_25~74\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~78\,
	sumout => \Div0|auto_generated|divider|divider|op_25~73_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~74\);

-- Location: LABCELL_X83_Y7_N39
\Div0|auto_generated|divider|divider|op_25~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~69_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[532]~376_combout\) # (\Div0|auto_generated|divider|divider|StageOut[532]~375_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~74\ ))
-- \Div0|auto_generated|divider|divider|op_25~70\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[532]~376_combout\) # (\Div0|auto_generated|divider|divider|StageOut[532]~375_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~375_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~376_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~74\,
	sumout => \Div0|auto_generated|divider|divider|op_25~69_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~70\);

-- Location: LABCELL_X83_Y7_N42
\Div0|auto_generated|divider|divider|op_25~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~65_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[533]~373_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~70\ ))
-- \Div0|auto_generated|divider|divider|op_25~66\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[533]~373_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[533]~373_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~70\,
	sumout => \Div0|auto_generated|divider|divider|op_25~65_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~66\);

-- Location: LABCELL_X83_Y7_N45
\Div0|auto_generated|divider|divider|op_25~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~61_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[534]~368_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[534]~364_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~66\ ))
-- \Div0|auto_generated|divider|divider|op_25~62\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[534]~368_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[534]~364_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~364_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~368_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~66\,
	sumout => \Div0|auto_generated|divider|divider|op_25~61_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~62\);

-- Location: LABCELL_X83_Y7_N48
\Div0|auto_generated|divider|divider|op_25~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~57_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[535]~362_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_25~62\ ))
-- \Div0|auto_generated|divider|divider|op_25~58\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[535]~362_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_25~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[535]~362_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~62\,
	sumout => \Div0|auto_generated|divider|divider|op_25~57_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~58\);

-- Location: LABCELL_X83_Y7_N51
\Div0|auto_generated|divider|divider|op_25~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~53_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[536]~354_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[536]~347_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_25~58\ ))
-- \Div0|auto_generated|divider|divider|op_25~54\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[536]~354_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[536]~347_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_25~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~347_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~354_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~58\,
	sumout => \Div0|auto_generated|divider|divider|op_25~53_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~54\);

-- Location: LABCELL_X83_Y7_N54
\Div0|auto_generated|divider|divider|op_25~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~49_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[537]~345_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~54\ ))
-- \Div0|auto_generated|divider|divider|op_25~50\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[537]~345_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[537]~345_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~54\,
	sumout => \Div0|auto_generated|divider|divider|op_25~49_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~50\);

-- Location: LABCELL_X83_Y7_N57
\Div0|auto_generated|divider|divider|op_25~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~45_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[538]~334_combout\) # (\Div0|auto_generated|divider|divider|StageOut[538]~324_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~50\ ))
-- \Div0|auto_generated|divider|divider|op_25~46\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~49_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[538]~334_combout\) # (\Div0|auto_generated|divider|divider|StageOut[538]~324_combout\)))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~324_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~334_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~50\,
	sumout => \Div0|auto_generated|divider|divider|op_25~45_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~46\);

-- Location: LABCELL_X83_Y6_N0
\Div0|auto_generated|divider|divider|op_25~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[539]~322_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~46\ ))
-- \Div0|auto_generated|divider|divider|op_25~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[539]~322_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[539]~322_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~46\,
	sumout => \Div0|auto_generated|divider|divider|op_25~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~42\);

-- Location: LABCELL_X83_Y6_N3
\Div0|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[540]~308_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[540]~295_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~42\ ))
-- \Div0|auto_generated|divider|divider|op_25~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[540]~308_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[540]~295_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~295_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~308_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~42\,
	sumout => \Div0|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~38\);

-- Location: LABCELL_X83_Y6_N6
\Div0|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[541]~293_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~38\ ))
-- \Div0|auto_generated|divider|divider|op_25~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[541]~293_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[541]~293_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~38\,
	sumout => \Div0|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~34\);

-- Location: LABCELL_X83_Y6_N9
\Div0|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[542]~276_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[542]~260_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~34\ ))
-- \Div0|auto_generated|divider|divider|op_25~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[542]~276_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[542]~260_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~260_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~276_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~34\,
	sumout => \Div0|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~30\);

-- Location: LABCELL_X83_Y6_N12
\Div0|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[543]~258_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30\ ))
-- \Div0|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[543]~258_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[543]~258_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~30\,
	sumout => \Div0|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~26\);

-- Location: LABCELL_X83_Y6_N15
\Div0|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[544]~238_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[544]~219_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~26\ ))
-- \Div0|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[544]~238_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[544]~219_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~219_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~238_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~26\,
	sumout => \Div0|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~22\);

-- Location: LABCELL_X83_Y6_N18
\Div0|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[545]~215_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22\ ))
-- \Div0|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[545]~215_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[545]~215_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~22\,
	sumout => \Div0|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~18\);

-- Location: LABCELL_X83_Y6_N21
\Div0|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[546]~190_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[546]~171_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~18\ ))
-- \Div0|auto_generated|divider|divider|op_25~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[546]~190_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[546]~171_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~171_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~190_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~18\,
	sumout => \Div0|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~14\);

-- Location: LABCELL_X83_Y6_N24
\Div0|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[547]~87_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~14\ ))
-- \Div0|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[547]~87_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[547]~87_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~14\,
	sumout => \Div0|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~10\);

-- Location: LABCELL_X83_Y6_N27
\Div0|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[548]~67_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[548]~48_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~48_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[548]~67_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~10\,
	cout => \Div0|auto_generated|divider|divider|op_25~6_cout\);

-- Location: LABCELL_X83_Y6_N30
\Div0|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_25~1_sumout\);

-- Location: MLABCELL_X82_Y6_N45
\Div0|auto_generated|divider|divider|StageOut[567]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[567]~68_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[567]~68_combout\);

-- Location: LABCELL_X81_Y6_N51
\Div0|auto_generated|divider|divider|StageOut[567]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[567]~88_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[547]~87_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[547]~87_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[567]~88_combout\);

-- Location: LABCELL_X83_Y4_N51
\Div0|auto_generated|divider|divider|StageOut[566]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[566]~191_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[546]~190_combout\ & ( (\Div0|auto_generated|divider|divider|op_23~17_sumout\) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[546]~190_combout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[546]~171_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~171_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[546]~190_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[566]~191_combout\);

-- Location: LABCELL_X83_Y4_N39
\Div0|auto_generated|divider|divider|StageOut[565]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[565]~196_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[565]~196_combout\);

-- Location: MLABCELL_X84_Y6_N42
\Div0|auto_generated|divider|divider|StageOut[565]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[565]~216_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[545]~215_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[545]~215_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[565]~216_combout\);

-- Location: LABCELL_X83_Y4_N45
\Div0|auto_generated|divider|divider|StageOut[564]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[564]~239_combout\ = ( \Div0|auto_generated|divider|divider|op_23~25_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[544]~238_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[544]~219_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~25_sumout\ & ( (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[544]~238_combout\) # (\Div0|auto_generated|divider|divider|StageOut[544]~219_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~219_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[544]~238_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[564]~239_combout\);

-- Location: LABCELL_X83_Y4_N42
\Div0|auto_generated|divider|divider|StageOut[563]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[563]~240_combout\ = (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & \Div0|auto_generated|divider|divider|op_23~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[563]~240_combout\);

-- Location: LABCELL_X83_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[563]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[563]~259_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[543]~258_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[543]~258_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[563]~259_combout\);

-- Location: LABCELL_X83_Y4_N48
\Div0|auto_generated|divider|divider|StageOut[562]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[562]~277_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[542]~260_combout\ & ( (\Div0|auto_generated|divider|divider|op_23~33_sumout\) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[542]~260_combout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[542]~276_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~276_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[542]~260_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[562]~277_combout\);

-- Location: MLABCELL_X84_Y5_N39
\Div0|auto_generated|divider|divider|StageOut[561]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[561]~278_combout\ = ( \Div0|auto_generated|divider|divider|op_23~37_sumout\ & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[561]~278_combout\);

-- Location: MLABCELL_X84_Y6_N48
\Div0|auto_generated|divider|divider|StageOut[561]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[561]~294_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[541]~293_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[541]~293_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[561]~294_combout\);

-- Location: LABCELL_X83_Y4_N54
\Div0|auto_generated|divider|divider|StageOut[560]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[560]~309_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[540]~295_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[540]~308_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~308_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[540]~295_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[560]~309_combout\);

-- Location: MLABCELL_X82_Y7_N27
\Div0|auto_generated|divider|divider|StageOut[559]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[559]~310_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[559]~310_combout\);

-- Location: MLABCELL_X84_Y6_N36
\Div0|auto_generated|divider|divider|StageOut[559]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[559]~323_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[539]~322_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[539]~322_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[559]~323_combout\);

-- Location: MLABCELL_X82_Y7_N3
\Div0|auto_generated|divider|divider|StageOut[558]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[558]~335_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[538]~334_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[538]~324_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~324_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[538]~334_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[558]~335_combout\);

-- Location: MLABCELL_X82_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[557]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[557]~336_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[557]~336_combout\);

-- Location: LABCELL_X83_Y5_N0
\Div0|auto_generated|divider|divider|StageOut[557]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[557]~346_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[537]~345_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[537]~345_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[557]~346_combout\);

-- Location: MLABCELL_X82_Y7_N15
\Div0|auto_generated|divider|divider|StageOut[556]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[556]~355_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[536]~354_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[536]~347_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~347_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[536]~354_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[556]~355_combout\);

-- Location: MLABCELL_X82_Y7_N9
\Div0|auto_generated|divider|divider|StageOut[555]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[555]~356_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[555]~356_combout\);

-- Location: LABCELL_X83_Y5_N27
\Div0|auto_generated|divider|divider|StageOut[555]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[555]~363_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[535]~362_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[535]~362_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[555]~363_combout\);

-- Location: LABCELL_X83_Y5_N12
\Div0|auto_generated|divider|divider|StageOut[554]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[554]~369_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[534]~368_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[534]~364_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~364_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[534]~368_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[554]~369_combout\);

-- Location: LABCELL_X83_Y5_N9
\Div0|auto_generated|divider|divider|StageOut[553]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[553]~370_combout\ = ( \Div0|auto_generated|divider|divider|op_23~69_sumout\ & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[553]~370_combout\);

-- Location: LABCELL_X83_Y5_N24
\Div0|auto_generated|divider|divider|StageOut[553]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[553]~374_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[533]~373_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[533]~373_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[553]~374_combout\);

-- Location: LABCELL_X83_Y5_N18
\Div0|auto_generated|divider|divider|StageOut[552]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[552]~377_combout\ = ( \Div0|auto_generated|divider|divider|op_23~73_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[532]~376_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[532]~375_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~73_sumout\ & ( (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[532]~376_combout\) # (\Div0|auto_generated|divider|divider|StageOut[532]~375_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~375_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[532]~376_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[552]~377_combout\);

-- Location: LABCELL_X83_Y5_N6
\Div0|auto_generated|divider|divider|StageOut[551]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[551]~378_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[551]~378_combout\);

-- Location: LABCELL_X83_Y5_N21
\Div0|auto_generated|divider|divider|StageOut[551]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[551]~379_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[551]~379_combout\);

-- Location: LABCELL_X83_Y5_N30
\Div0|auto_generated|divider|divider|op_26~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~82_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_26~82_cout\);

-- Location: LABCELL_X83_Y5_N33
\Div0|auto_generated|divider|divider|op_26~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~78_cout\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~82_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~78_cout\);

-- Location: LABCELL_X83_Y5_N36
\Div0|auto_generated|divider|divider|op_26~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~74_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~77_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~78_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~78_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~74_cout\);

-- Location: LABCELL_X83_Y5_N39
\Div0|auto_generated|divider|divider|op_26~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~70_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Div0|auto_generated|divider|divider|op_25~73_sumout\)) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[551]~379_combout\) # (\Div0|auto_generated|divider|divider|StageOut[551]~378_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~74_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~378_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[551]~379_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~74_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~70_cout\);

-- Location: LABCELL_X83_Y5_N42
\Div0|auto_generated|divider|divider|op_26~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~66_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~69_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[552]~377_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[552]~377_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~70_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~66_cout\);

-- Location: LABCELL_X83_Y5_N45
\Div0|auto_generated|divider|divider|op_26~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~62_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~65_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[553]~374_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[553]~370_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~370_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[553]~374_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~66_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~62_cout\);

-- Location: LABCELL_X83_Y5_N48
\Div0|auto_generated|divider|divider|op_26~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~58_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~61_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[554]~369_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[554]~369_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~62_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~58_cout\);

-- Location: LABCELL_X83_Y5_N51
\Div0|auto_generated|divider|divider|op_26~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~54_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~57_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[555]~363_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[555]~356_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~356_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[555]~363_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~58_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~54_cout\);

-- Location: LABCELL_X83_Y5_N54
\Div0|auto_generated|divider|divider|op_26~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~50_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~53_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[556]~355_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[556]~355_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~54_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~50_cout\);

-- Location: LABCELL_X83_Y5_N57
\Div0|auto_generated|divider|divider|op_26~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~46_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~49_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[557]~346_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[557]~336_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~336_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[557]~346_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~50_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~46_cout\);

-- Location: LABCELL_X83_Y4_N0
\Div0|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~45_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[558]~335_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[558]~335_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~46_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~42_cout\);

-- Location: LABCELL_X83_Y4_N3
\Div0|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[559]~323_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[559]~310_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~310_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[559]~323_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~38_cout\);

-- Location: LABCELL_X83_Y4_N6
\Div0|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[560]~309_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[560]~309_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~34_cout\);

-- Location: LABCELL_X83_Y4_N9
\Div0|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[561]~294_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[561]~278_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~278_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[561]~294_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~30_cout\);

-- Location: LABCELL_X83_Y4_N12
\Div0|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[562]~277_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[562]~277_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~26_cout\);

-- Location: LABCELL_X83_Y4_N15
\Div0|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[563]~259_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[563]~240_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~240_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[563]~259_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~22_cout\);

-- Location: LABCELL_X83_Y4_N18
\Div0|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[564]~239_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[564]~239_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~18_cout\);

-- Location: LABCELL_X83_Y4_N21
\Div0|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[565]~216_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[565]~196_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~196_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[565]~216_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~14_cout\);

-- Location: LABCELL_X83_Y4_N24
\Div0|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[566]~191_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[566]~191_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~10_cout\);

-- Location: LABCELL_X83_Y4_N27
\Div0|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[567]~88_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[567]~68_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~68_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[567]~88_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~6_cout\);

-- Location: LABCELL_X83_Y4_N30
\Div0|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_26~1_sumout\);

-- Location: MLABCELL_X82_Y4_N0
\Div0|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~49_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|op_1~50\ = CARRY(( \Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|op_1~50\);

-- Location: MLABCELL_X82_Y4_N3
\Div0|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~45_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~50\ ))
-- \Div0|auto_generated|divider|op_1~46\ = CARRY(( \Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~50\,
	sumout => \Div0|auto_generated|divider|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|op_1~46\);

-- Location: MLABCELL_X82_Y4_N6
\Div0|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~53_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~46\ ))
-- \Div0|auto_generated|divider|op_1~54\ = CARRY(( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~46\,
	sumout => \Div0|auto_generated|divider|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|op_1~54\);

-- Location: MLABCELL_X82_Y4_N9
\Div0|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~57_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~54\ ))
-- \Div0|auto_generated|divider|op_1~58\ = CARRY(( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~54\,
	sumout => \Div0|auto_generated|divider|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|op_1~58\);

-- Location: MLABCELL_X82_Y4_N12
\Div0|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~41_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~58\ ))
-- \Div0|auto_generated|divider|op_1~42\ = CARRY(( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~58\,
	sumout => \Div0|auto_generated|divider|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|op_1~42\);

-- Location: MLABCELL_X82_Y4_N15
\Div0|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~69_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~42\ ))
-- \Div0|auto_generated|divider|op_1~70\ = CARRY(( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~42\,
	sumout => \Div0|auto_generated|divider|op_1~69_sumout\,
	cout => \Div0|auto_generated|divider|op_1~70\);

-- Location: MLABCELL_X82_Y4_N18
\Div0|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~65_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~70\ ))
-- \Div0|auto_generated|divider|op_1~66\ = CARRY(( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~70\,
	sumout => \Div0|auto_generated|divider|op_1~65_sumout\,
	cout => \Div0|auto_generated|divider|op_1~66\);

-- Location: MLABCELL_X82_Y4_N21
\Div0|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~61_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~66\ ))
-- \Div0|auto_generated|divider|op_1~62\ = CARRY(( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~66\,
	sumout => \Div0|auto_generated|divider|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|op_1~62\);

-- Location: MLABCELL_X82_Y4_N24
\Div0|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~37_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~62\ ))
-- \Div0|auto_generated|divider|op_1~38\ = CARRY(( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~62\,
	sumout => \Div0|auto_generated|divider|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|op_1~38\);

-- Location: MLABCELL_X82_Y4_N27
\Div0|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~33_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))
-- \Div0|auto_generated|divider|op_1~34\ = CARRY(( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~38\,
	sumout => \Div0|auto_generated|divider|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|op_1~34\);

-- Location: MLABCELL_X82_Y4_N30
\Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~34\ ))
-- \Div0|auto_generated|divider|op_1~30\ = CARRY(( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~34\,
	sumout => \Div0|auto_generated|divider|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|op_1~30\);

-- Location: MLABCELL_X82_Y4_N33
\Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~30\ ))
-- \Div0|auto_generated|divider|op_1~26\ = CARRY(( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~30\,
	sumout => \Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|op_1~26\);

-- Location: MLABCELL_X82_Y4_N36
\Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~26\ ))
-- \Div0|auto_generated|divider|op_1~22\ = CARRY(( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~26\,
	sumout => \Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|op_1~22\);

-- Location: MLABCELL_X82_Y4_N39
\Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~22\ ))
-- \Div0|auto_generated|divider|op_1~18\ = CARRY(( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~22\,
	sumout => \Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|op_1~18\);

-- Location: MLABCELL_X82_Y4_N42
\Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~18\ ))
-- \Div0|auto_generated|divider|op_1~14\ = CARRY(( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~18\,
	sumout => \Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|op_1~14\);

-- Location: MLABCELL_X82_Y4_N45
\Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~14\ ))
-- \Div0|auto_generated|divider|op_1~10\ = CARRY(( \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~14\,
	sumout => \Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|op_1~10\);

-- Location: MLABCELL_X82_Y4_N48
\Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~10\ ))
-- \Div0|auto_generated|divider|op_1~6\ = CARRY(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|op_1~10\,
	sumout => \Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X83_Y3_N48
\currentColor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~0_combout\ = ( \Div0|auto_generated|divider|op_1~17_sumout\ & ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( \Add6~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|op_1~17_sumout\ & ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( 
-- \Add6~1_sumout\ ) ) ) # ( \Div0|auto_generated|divider|op_1~17_sumout\ & ( !\Div0|auto_generated|divider|op_1~13_sumout\ & ( \Add6~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|op_1~17_sumout\ & ( !\Div0|auto_generated|divider|op_1~13_sumout\ & ( 
-- (\Add6~1_sumout\ & (((\Div0|auto_generated|divider|op_1~9_sumout\) # (\Div0|auto_generated|divider|op_1~5_sumout\)) # (\Div0|auto_generated|divider|op_1~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datae => \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \currentColor~0_combout\);

-- Location: MLABCELL_X82_Y4_N51
\Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|op_1~6\,
	sumout => \Div0|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X80_Y1_N9
\currentColor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~1_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_16_result_int[17]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \currentColor~1_combout\);

-- Location: LABCELL_X75_Y1_N3
\currentColor~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~2_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\currentColor~1_combout\ & \Div0|auto_generated|divider|divider|op_14~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_currentColor~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \currentColor~2_combout\);

-- Location: MLABCELL_X87_Y1_N51
\currentColor~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~3_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \currentColor~2_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \currentColor~2_combout\ & ( (\Add6~1_sumout\ & 
-- !\LessThan5~5_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( !\currentColor~2_combout\ & ( (\Add6~1_sumout\ & !\LessThan5~5_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- !\currentColor~2_combout\ & ( (\Add6~1_sumout\ & !\LessThan5~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_LessThan5~5_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \ALT_INV_currentColor~2_combout\,
	combout => \currentColor~3_combout\);

-- Location: LABCELL_X83_Y3_N54
\currentColor~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~4_combout\ = ( \Div0|auto_generated|divider|op_1~33_sumout\ & ( \Div0|auto_generated|divider|op_1~25_sumout\ & ( (\currentColor~3_combout\ & !\Add6~1_sumout\) ) ) ) # ( !\Div0|auto_generated|divider|op_1~33_sumout\ & ( 
-- \Div0|auto_generated|divider|op_1~25_sumout\ & ( (\currentColor~3_combout\ & !\Add6~1_sumout\) ) ) ) # ( \Div0|auto_generated|divider|op_1~33_sumout\ & ( !\Div0|auto_generated|divider|op_1~25_sumout\ & ( (\currentColor~3_combout\ & !\Add6~1_sumout\) ) ) ) 
-- # ( !\Div0|auto_generated|divider|op_1~33_sumout\ & ( !\Div0|auto_generated|divider|op_1~25_sumout\ & ( (\currentColor~3_combout\ & ((!\Add6~1_sumout\) # ((!\Div0|auto_generated|divider|op_1~29_sumout\ & !\Div0|auto_generated|divider|op_1~37_sumout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_currentColor~3_combout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	datae => \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \currentColor~4_combout\);

-- Location: LABCELL_X83_Y3_N33
\Div0|auto_generated|divider|quotient[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[4]~0_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|op_1~41_sumout\ & ( \Add6~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( 
-- \Div0|auto_generated|divider|op_1~41_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~41_sumout\ & ( !\Add6~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000011111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \Div0|auto_generated|divider|quotient[4]~0_combout\);

-- Location: LABCELL_X83_Y3_N0
\currentColor~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~5_combout\ = ( \currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[4]~0_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( 
-- !\currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[4]~0_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[4]~0_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & 
-- \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) # ( !\currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[4]~0_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011000100110011001100110011001111110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_currentColor~0_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	combout => \currentColor~5_combout\);

-- Location: MLABCELL_X87_Y3_N54
\compteur~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~7_combout\ = ( \Add1~1_sumout\ & ( \LessThan1~3_combout\ ) ) # ( !\Add1~1_sumout\ & ( (\LessThan1~3_combout\ & (\Add1~9_sumout\ & ((\Add1~13_sumout\) # (\Add1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_Add1~5_sumout\,
	datac => \ALT_INV_Add1~9_sumout\,
	datad => \ALT_INV_Add1~13_sumout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \compteur~7_combout\);

-- Location: MLABCELL_X84_Y2_N36
\compteur~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur~8_combout\ = ( \LessThan4~0_combout\ & ( (!\compteur~7_combout\ & (((!\compteur~2_combout\) # (!\compteur~3_combout\)) # (\vga_line~3_combout\))) ) ) # ( !\LessThan4~0_combout\ & ( (\vga_line~3_combout\ & !\compteur~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_vga_line~3_combout\,
	datab => \ALT_INV_compteur~2_combout\,
	datac => \ALT_INV_compteur~7_combout\,
	datad => \ALT_INV_compteur~3_combout\,
	dataf => \ALT_INV_LessThan4~0_combout\,
	combout => \compteur~8_combout\);

-- Location: MLABCELL_X87_Y3_N21
\LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~4_combout\ = ( \LessThan1~2_combout\ & ( (\LessThan1~0_combout\ & \LessThan1~1_combout\) ) ) # ( !\LessThan1~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_LessThan1~1_combout\,
	dataf => \ALT_INV_LessThan1~2_combout\,
	combout => \LessThan1~4_combout\);

-- Location: MLABCELL_X87_Y3_N30
\Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~5_sumout\ = SUM(( (\vga_line~4_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~41_sumout\)) ) + ( !VCC ))
-- \Add8~6\ = CARRY(( (\vga_line~4_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~41_sumout\)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~4_combout\,
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_vga_line~4_combout\,
	dataf => \ALT_INV_Add1~41_sumout\,
	cin => GND,
	sumout => \Add8~5_sumout\,
	cout => \Add8~6\);

-- Location: MLABCELL_X87_Y3_N33
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_sumout\ = SUM(( (\vga_line~1_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~37_sumout\)) ) + ( \Add8~6\ ))
-- \Add8~2\ = CARRY(( (\vga_line~1_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~37_sumout\)) ) + ( \Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~4_combout\,
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_vga_line~1_combout\,
	dataf => \ALT_INV_Add1~37_sumout\,
	cin => \Add8~6\,
	sumout => \Add8~1_sumout\,
	cout => \Add8~2\);

-- Location: MLABCELL_X82_Y5_N51
\Div0|auto_generated|divider|quotient[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~1_combout\ = ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~45_sumout\ & ( 
-- (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_25~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LABCELL_X83_Y4_N57
\Div0|auto_generated|divider|quotient[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~2_combout\ = ( \Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~49_sumout\ & ( 
-- (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_26~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \Div0|auto_generated|divider|quotient[0]~2_combout\);

-- Location: LABCELL_X83_Y3_N42
\currentColor~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~6_combout\ = ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( \Add6~1_sumout\ ) ) # ( !\Div0|auto_generated|divider|op_1~13_sumout\ & ( (\Add6~1_sumout\ & ((\Div0|auto_generated|divider|op_1~17_sumout\) # 
-- (\Div0|auto_generated|divider|op_1~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \currentColor~6_combout\);

-- Location: LABCELL_X83_Y3_N36
\currentColor~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~7_combout\ = ( \currentColor~4_combout\ & ( !\currentColor~6_combout\ & ( (!\Add6~1_sumout\) # ((!\Div0|auto_generated|divider|op_1~9_sumout\ & (!\Div0|auto_generated|divider|op_1~5_sumout\ & !\Div0|auto_generated|divider|op_1~1_sumout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \ALT_INV_currentColor~6_combout\,
	combout => \currentColor~7_combout\);

-- Location: MLABCELL_X82_Y5_N36
\LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~0_combout\ = ( \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( \currentColor~7_combout\ & ( (!\Add8~5_sumout\ & ((!\Add8~1_sumout\) # (\Div0|auto_generated|divider|quotient[1]~1_combout\))) # (\Add8~5_sumout\ & (!\Add8~1_sumout\ & 
-- \Div0|auto_generated|divider|quotient[1]~1_combout\)) ) ) ) # ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( \currentColor~7_combout\ & ( (!\Add8~1_sumout\ & \Div0|auto_generated|divider|quotient[1]~1_combout\) ) ) ) # ( 
-- \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( !\currentColor~7_combout\ & ( (!\LessThan5~5_combout\ & ((!\Add8~5_sumout\) # (!\Add8~1_sumout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( !\currentColor~7_combout\ & ( 
-- (!\LessThan5~5_combout\ & ((!\Add8~5_sumout\) # (!\Add8~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~5_sumout\,
	datab => \ALT_INV_Add8~1_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datad => \ALT_INV_LessThan5~5_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[0]~2_combout\,
	dataf => \ALT_INV_currentColor~7_combout\,
	combout => \LessThan14~0_combout\);

-- Location: MLABCELL_X84_Y3_N27
\vga_line~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_line~8_combout\ = ( \compteur:vga_column[10]~q\ & ( \LessThan1~2_combout\ & ( \Add2~1_sumout\ ) ) ) # ( !\compteur:vga_column[10]~q\ & ( \LessThan1~2_combout\ & ( (!\LessThan1~0_combout\ & (((\Add2~1_sumout\)))) # (\LessThan1~0_combout\ & 
-- ((!\LessThan1~1_combout\ & ((\Add2~1_sumout\))) # (\LessThan1~1_combout\ & (\compteur:vga_line[2]~q\)))) ) ) ) # ( \compteur:vga_column[10]~q\ & ( !\LessThan1~2_combout\ & ( \Add2~1_sumout\ ) ) ) # ( !\compteur:vga_column[10]~q\ & ( !\LessThan1~2_combout\ 
-- & ( \compteur:vga_line[2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100000001111011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => \ALT_INV_LessThan1~1_combout\,
	datac => \ALT_INV_compteur:vga_line[2]~q\,
	datad => \ALT_INV_Add2~1_sumout\,
	datae => \ALT_INV_compteur:vga_column[10]~q\,
	dataf => \ALT_INV_LessThan1~2_combout\,
	combout => \vga_line~8_combout\);

-- Location: MLABCELL_X87_Y3_N36
\Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~13_sumout\ = SUM(( (\vga_line~8_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~33_sumout\)) ) + ( \Add8~2\ ))
-- \Add8~14\ = CARRY(( (\vga_line~8_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~33_sumout\)) ) + ( \Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~4_combout\,
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_vga_line~8_combout\,
	dataf => \ALT_INV_Add1~33_sumout\,
	cin => \Add8~2\,
	sumout => \Add8~13_sumout\,
	cout => \Add8~14\);

-- Location: MLABCELL_X87_Y3_N39
\Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~9_sumout\ = SUM(( (\vga_line~2_combout\ & ((!\LessThan2~1_combout\) # ((!\compteur:vga_column[10]~q\ & \LessThan1~4_combout\)))) ) + ( (!\compteur:vga_column[10]~q\ & (\LessThan1~4_combout\ & \Add1~29_sumout\)) ) + ( \Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:vga_column[10]~q\,
	datab => \ALT_INV_LessThan1~4_combout\,
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_vga_line~2_combout\,
	dataf => \ALT_INV_Add1~29_sumout\,
	cin => \Add8~14\,
	sumout => \Add8~9_sumout\);

-- Location: LABCELL_X83_Y7_N9
\Div0|auto_generated|divider|quotient[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~3_combout\ = ( \Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~53_sumout\ & ( 
-- (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_23~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \Div0|auto_generated|divider|quotient[2]~3_combout\);

-- Location: MLABCELL_X82_Y5_N27
\Div0|auto_generated|divider|quotient[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~4_combout\ = ( \Div0|auto_generated|divider|op_1~57_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~57_sumout\ & ( 
-- (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_22~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \Div0|auto_generated|divider|quotient[3]~4_combout\);

-- Location: MLABCELL_X82_Y5_N54
\LessThan14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~2_combout\ = ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \currentColor~7_combout\ & ( (!\Add8~9_sumout\) # ((!\Add8~13_sumout\ & \Div0|auto_generated|divider|quotient[2]~3_combout\)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \currentColor~7_combout\ & ( (!\Add8~13_sumout\ & (!\Add8~9_sumout\ & \Div0|auto_generated|divider|quotient[2]~3_combout\)) ) ) ) # ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- !\currentColor~7_combout\ & ( (!\LessThan5~5_combout\ & ((!\Add8~13_sumout\) # (!\Add8~9_sumout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\currentColor~7_combout\ & ( (!\LessThan5~5_combout\ & ((!\Add8~13_sumout\) # 
-- (!\Add8~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100000000000101000001111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~13_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_Add8~9_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \ALT_INV_currentColor~7_combout\,
	combout => \LessThan14~2_combout\);

-- Location: MLABCELL_X82_Y5_N0
\LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~1_combout\ = ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \currentColor~7_combout\ & ( (\Add8~9_sumout\ & (!\Add8~13_sumout\ $ (\Div0|auto_generated|divider|quotient[2]~3_combout\))) ) ) ) # ( 
-- !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \currentColor~7_combout\ & ( (!\Add8~9_sumout\ & (!\Add8~13_sumout\ $ (\Div0|auto_generated|divider|quotient[2]~3_combout\))) ) ) ) # ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- !\currentColor~7_combout\ & ( (!\Add8~13_sumout\ & (\LessThan5~5_combout\ & !\Add8~9_sumout\)) # (\Add8~13_sumout\ & (!\LessThan5~5_combout\ & \Add8~9_sumout\)) ) ) ) # ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\currentColor~7_combout\ & 
-- ( (!\Add8~13_sumout\ & (\LessThan5~5_combout\ & !\Add8~9_sumout\)) # (\Add8~13_sumout\ & (!\LessThan5~5_combout\ & \Add8~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100100001001000010010010100000010100000000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~13_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_Add8~9_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \ALT_INV_currentColor~7_combout\,
	combout => \LessThan14~1_combout\);

-- Location: LABCELL_X83_Y3_N6
\currentColor~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~10_combout\ = ( \Div0|auto_generated|divider|op_1~65_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~65_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & !\Add6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \currentColor~10_combout\);

-- Location: LABCELL_X83_Y3_N3
\currentColor~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~11_combout\ = ( \currentColor~4_combout\ & ( \currentColor~10_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( !\currentColor~4_combout\ & 
-- ( \currentColor~10_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\currentColor~10_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) 
-- # ( !\currentColor~4_combout\ & ( !\currentColor~10_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000001001100110011001100110011001111111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datad => \ALT_INV_currentColor~0_combout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \ALT_INV_currentColor~10_combout\,
	combout => \currentColor~11_combout\);

-- Location: MLABCELL_X82_Y4_N57
\Div0|auto_generated|divider|quotient[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[5]~5_combout\ = ( \Div0|auto_generated|divider|op_1~69_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~69_sumout\ & ( 
-- (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_20~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \Div0|auto_generated|divider|quotient[5]~5_combout\);

-- Location: MLABCELL_X84_Y4_N18
\Div0|auto_generated|divider|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~0_combout\ = ( \Div0|auto_generated|divider|op_1~1_sumout\ & ( \Add6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \Div0|auto_generated|divider|_~0_combout\);

-- Location: MLABCELL_X82_Y5_N6
\Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = ( \currentColor~0_combout\ & ( \Div0|auto_generated|divider|_~0_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( !\currentColor~0_combout\ & ( \Div0|auto_generated|divider|_~0_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( 
-- \currentColor~0_combout\ & ( !\Div0|auto_generated|divider|_~0_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( !\currentColor~0_combout\ & ( !\Div0|auto_generated|divider|_~0_combout\ & ( (!\currentColor~4_combout\ & (((!\LessThan5~5_combout\)))) # 
-- (\currentColor~4_combout\ & (\Div0|auto_generated|divider|quotient[5]~5_combout\ & ((\Div0|auto_generated|divider|quotient[4]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000101110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datad => \ALT_INV_currentColor~4_combout\,
	datae => \ALT_INV_currentColor~0_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV__~0_combout\,
	combout => \Add10~0_combout\);

-- Location: MLABCELL_X82_Y5_N33
\LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~0_combout\ = ( \Div0|auto_generated|divider|quotient[1]~1_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[1]~1_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( \Div0|auto_generated|divider|quotient[1]~1_combout\ & ( !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[1]~1_combout\ & ( !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( ((!\Div0|auto_generated|divider|_~0_combout\ & (\currentColor~4_combout\ & 
-- !\currentColor~0_combout\))) # (\LessThan5~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100110011001100010011001100110001001100110011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV__~0_combout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_currentColor~4_combout\,
	datad => \ALT_INV_currentColor~0_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\,
	combout => \LessThan12~0_combout\);

-- Location: LABCELL_X85_Y4_N36
\currentColor~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~8_combout\ = ( \Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\) # (\Add6~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~61_sumout\ & ( 
-- (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & !\Add6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \currentColor~8_combout\);

-- Location: LABCELL_X83_Y3_N18
\currentColor~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~9_combout\ = ( \currentColor~4_combout\ & ( \currentColor~8_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( !\currentColor~4_combout\ & ( 
-- \currentColor~8_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\currentColor~8_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) # ( 
-- !\currentColor~4_combout\ & ( !\currentColor~8_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011000100110011001100110011001111110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_currentColor~0_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \ALT_INV_currentColor~8_combout\,
	combout => \currentColor~9_combout\);

-- Location: MLABCELL_X82_Y5_N30
\LessThan12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~1_combout\ = ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( (\LessThan5~5_combout\ & (((!\currentColor~4_combout\) # (\currentColor~0_combout\)) # 
-- (\Div0|auto_generated|divider|_~0_combout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( ((!\Div0|auto_generated|divider|_~0_combout\ & (!\currentColor~0_combout\ & 
-- \currentColor~4_combout\))) # (\LessThan5~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110110011001100110001001100110011000100110011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV__~0_combout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \ALT_INV_currentColor~0_combout\,
	datad => \ALT_INV_currentColor~4_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[0]~2_combout\,
	combout => \LessThan12~1_combout\);

-- Location: MLABCELL_X82_Y5_N42
\outputValue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \outputValue~0_combout\ = ( \LessThan12~1_combout\ & ( ((\currentColor~11_combout\ & (\Add10~0_combout\ & \currentColor~9_combout\))) # (\LessThan12~0_combout\) ) ) # ( !\LessThan12~1_combout\ & ( (\currentColor~11_combout\ & (\Add10~0_combout\ & 
-- \currentColor~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_currentColor~11_combout\,
	datab => \ALT_INV_Add10~0_combout\,
	datac => \ALT_INV_LessThan12~0_combout\,
	datad => \ALT_INV_currentColor~9_combout\,
	dataf => \ALT_INV_LessThan12~1_combout\,
	combout => \outputValue~0_combout\);

-- Location: MLABCELL_X82_Y5_N18
\VGA_R~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_R~0_combout\ = ( \LessThan14~1_combout\ & ( \outputValue~0_combout\ & ( (\currentColor~5_combout\ & \compteur~8_combout\) ) ) ) # ( !\LessThan14~1_combout\ & ( \outputValue~0_combout\ & ( (\currentColor~5_combout\ & \compteur~8_combout\) ) ) ) # ( 
-- \LessThan14~1_combout\ & ( !\outputValue~0_combout\ & ( (\compteur~8_combout\ & (!\currentColor~5_combout\ $ (((!\LessThan14~0_combout\ & !\LessThan14~2_combout\))))) ) ) ) # ( !\LessThan14~1_combout\ & ( !\outputValue~0_combout\ & ( (\compteur~8_combout\ 
-- & (!\currentColor~5_combout\ $ (!\LessThan14~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100100010001000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_currentColor~5_combout\,
	datab => \ALT_INV_compteur~8_combout\,
	datac => \ALT_INV_LessThan14~0_combout\,
	datad => \ALT_INV_LessThan14~2_combout\,
	datae => \ALT_INV_LessThan14~1_combout\,
	dataf => \ALT_INV_outputValue~0_combout\,
	combout => \VGA_R~0_combout\);

-- Location: FF_X82_Y5_N19
\VGA_R[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_R~0_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_R[0]~reg0_q\);

-- Location: LABCELL_X83_Y3_N21
\currentColor~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~12_combout\ = ( \currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[5]~5_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( 
-- !\currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[5]~5_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[5]~5_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & 
-- \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) # ( !\currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[5]~5_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000001001100110011001100110011001111111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \ALT_INV_LessThan5~5_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datad => \ALT_INV_currentColor~0_combout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	combout => \currentColor~12_combout\);

-- Location: LABCELL_X83_Y7_N12
\currentColor~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~13_combout\ = ( \currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( 
-- !\currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & 
-- \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) # ( !\currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000101010101010101010101010101111111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan5~5_combout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datad => \ALT_INV_currentColor~0_combout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\,
	combout => \currentColor~13_combout\);

-- Location: LABCELL_X83_Y7_N15
\currentColor~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~14_combout\ = ( \currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( (!\LessThan5~5_combout\) # ((!\currentColor~0_combout\ & ((!\Add6~1_sumout\) # (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) ) # ( 
-- !\currentColor~4_combout\ & ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\LessThan5~5_combout\ ) ) ) # ( \currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( (!\LessThan5~5_combout\ & (((\Add6~1_sumout\ & 
-- \Div0|auto_generated|divider|op_1~1_sumout\)) # (\currentColor~0_combout\))) ) ) ) # ( !\currentColor~4_combout\ & ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\LessThan5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000010100010101010101010101010101111101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan5~5_combout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_currentColor~0_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	combout => \currentColor~14_combout\);

-- Location: MLABCELL_X82_Y5_N24
\LessThan14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~3_combout\ = ( \currentColor~14_combout\ & ( (!\Add8~9_sumout\) # ((!\Add8~13_sumout\ & ((\currentColor~13_combout\) # (\LessThan14~0_combout\))) # (\Add8~13_sumout\ & (\LessThan14~0_combout\ & \currentColor~13_combout\))) ) ) # ( 
-- !\currentColor~14_combout\ & ( (!\Add8~9_sumout\ & ((!\Add8~13_sumout\ & ((\currentColor~13_combout\) # (\LessThan14~0_combout\))) # (\Add8~13_sumout\ & (\LessThan14~0_combout\ & \currentColor~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001010000010001000101010101110111011111010111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datab => \ALT_INV_Add8~13_sumout\,
	datac => \ALT_INV_LessThan14~0_combout\,
	datad => \ALT_INV_currentColor~13_combout\,
	dataf => \ALT_INV_currentColor~14_combout\,
	combout => \LessThan14~3_combout\);

-- Location: MLABCELL_X82_Y5_N48
\VGA_R~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_R~1_combout\ = ( \LessThan14~3_combout\ & ( (\compteur~8_combout\ & (!\currentColor~12_combout\ $ (((!\currentColor~5_combout\) # (\outputValue~0_combout\))))) ) ) # ( !\LessThan14~3_combout\ & ( (\compteur~8_combout\ & \currentColor~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010000010000010101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur~8_combout\,
	datab => \ALT_INV_outputValue~0_combout\,
	datac => \ALT_INV_currentColor~12_combout\,
	datad => \ALT_INV_currentColor~5_combout\,
	dataf => \ALT_INV_LessThan14~3_combout\,
	combout => \VGA_R~1_combout\);

-- Location: FF_X82_Y5_N49
\VGA_R[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_R~1_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_R[1]~reg0_q\);

-- Location: MLABCELL_X82_Y5_N45
\VGA_R~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_R~2_combout\ = ( \LessThan14~3_combout\ & ( (\compteur~8_combout\ & (!\currentColor~11_combout\ $ (((!\Add10~0_combout\) # (\outputValue~0_combout\))))) ) ) # ( !\LessThan14~3_combout\ & ( (\currentColor~11_combout\ & \compteur~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000011001010000000001100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_currentColor~11_combout\,
	datab => \ALT_INV_Add10~0_combout\,
	datac => \ALT_INV_outputValue~0_combout\,
	datad => \ALT_INV_compteur~8_combout\,
	dataf => \ALT_INV_LessThan14~3_combout\,
	combout => \VGA_R~2_combout\);

-- Location: FF_X82_Y5_N46
\VGA_R[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_R~2_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_R[2]~reg0_q\);

-- Location: MLABCELL_X82_Y5_N12
\VGA_R~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_R~3_combout\ = ( \currentColor~9_combout\ & ( \LessThan14~3_combout\ & ( (\compteur~8_combout\ & ((!\Add10~0_combout\) # ((!\currentColor~11_combout\) # (\outputValue~0_combout\)))) ) ) ) # ( !\currentColor~9_combout\ & ( \LessThan14~3_combout\ & ( 
-- (\compteur~8_combout\ & (\Add10~0_combout\ & (\currentColor~11_combout\ & !\outputValue~0_combout\))) ) ) ) # ( \currentColor~9_combout\ & ( !\LessThan14~3_combout\ & ( \compteur~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000001000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur~8_combout\,
	datab => \ALT_INV_Add10~0_combout\,
	datac => \ALT_INV_currentColor~11_combout\,
	datad => \ALT_INV_outputValue~0_combout\,
	datae => \ALT_INV_currentColor~9_combout\,
	dataf => \ALT_INV_LessThan14~3_combout\,
	combout => \VGA_R~3_combout\);

-- Location: FF_X82_Y5_N13
\VGA_R[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_R~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_R[3]~reg0_q\);

-- Location: LABCELL_X83_Y4_N36
\LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~0_combout\ = ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & !\Add6~1_sumout\)) ) ) # ( 
-- !\Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Add6~1_sumout\ & (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~1_sumout\)))) # (\Add6~1_sumout\ & 
-- (((!\Div0|auto_generated|divider|op_1~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001100000001011100110000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datad => \ALT_INV_Add6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \LessThan15~0_combout\);

-- Location: MLABCELL_X84_Y4_N30
\LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan17~0_combout\ = ( \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Add8~1_sumout\ & (((!\Add8~5_sumout\) # (!\Div0|auto_generated|divider|divider|op_25~1_sumout\)) # (\Add6~1_sumout\))) # 
-- (\Add8~1_sumout\ & (!\Add8~5_sumout\ & ((!\Div0|auto_generated|divider|divider|op_25~1_sumout\) # (\Add6~1_sumout\)))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Add8~1_sumout\ & 
-- ((!\Div0|auto_generated|divider|divider|op_25~1_sumout\) # (\Add6~1_sumout\))) ) ) ) # ( \Div0|auto_generated|divider|quotient[0]~2_combout\ & ( !\Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Add8~1_sumout\ & ((!\Add8~5_sumout\) # ((!\Add6~1_sumout\ 
-- & !\Div0|auto_generated|divider|divider|op_25~1_sumout\)))) # (\Add8~1_sumout\ & (!\Add6~1_sumout\ & (!\Add8~5_sumout\ & !\Div0|auto_generated|divider|divider|op_25~1_sumout\))) ) ) ) # ( !\Div0|auto_generated|divider|quotient[0]~2_combout\ & ( 
-- !\Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\Add8~1_sumout\ & (!\Add6~1_sumout\ & !\Div0|auto_generated|divider|divider|op_25~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000111010001010000010101010001000101111101010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~1_sumout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add8~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[0]~2_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \LessThan17~0_combout\);

-- Location: MLABCELL_X84_Y4_N36
\outputValue~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \outputValue~1_combout\ = ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (!\Add8~9_sumout\) # ((!\Add8~13_sumout\) # (\LessThan17~0_combout\)) ) ) ) # ( 
-- !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( \Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (!\Add8~9_sumout\ & ((!\Add8~13_sumout\) # (\LessThan17~0_combout\))) ) ) ) # ( \Div0|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( (!\Add8~9_sumout\) # ((!\Add8~13_sumout\ & \LessThan17~0_combout\)) ) ) ) # ( !\Div0|auto_generated|divider|quotient[3]~4_combout\ & ( !\Div0|auto_generated|divider|quotient[2]~3_combout\ & ( 
-- (!\Add8~9_sumout\ & (!\Add8~13_sumout\ & (!\LessThan15~0_combout\ & \LessThan17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000101010101110111010001000101010101110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~9_sumout\,
	datab => \ALT_INV_Add8~13_sumout\,
	datac => \ALT_INV_LessThan15~0_combout\,
	datad => \ALT_INV_LessThan17~0_combout\,
	datae => \Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_quotient[2]~3_combout\,
	combout => \outputValue~1_combout\);

-- Location: MLABCELL_X84_Y4_N0
\Add12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = ( \currentColor~10_combout\ & ( !\currentColor~0_combout\ & ( (!\Div0|auto_generated|divider|_~0_combout\ & (\Div0|auto_generated|divider|quotient[5]~5_combout\ & (\Div0|auto_generated|divider|quotient[4]~0_combout\ & 
-- \currentColor~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV__~0_combout\,
	datab => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	datac => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datad => \ALT_INV_currentColor~4_combout\,
	datae => \ALT_INV_currentColor~10_combout\,
	dataf => \ALT_INV_currentColor~0_combout\,
	combout => \Add12~0_combout\);

-- Location: MLABCELL_X84_Y4_N42
\VGA_G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_G~0_combout\ = ( \Add12~0_combout\ & ( \currentColor~7_combout\ & ( (\compteur~8_combout\ & (!\Div0|auto_generated|divider|quotient[4]~0_combout\ $ (((!\outputValue~1_combout\) # (\currentColor~8_combout\))))) ) ) ) # ( !\Add12~0_combout\ & ( 
-- \currentColor~7_combout\ & ( (\compteur~8_combout\ & (!\Div0|auto_generated|divider|quotient[4]~0_combout\ $ (!\outputValue~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010010000100100001001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datab => \ALT_INV_compteur~8_combout\,
	datac => \ALT_INV_outputValue~1_combout\,
	datad => \ALT_INV_currentColor~8_combout\,
	datae => \ALT_INV_Add12~0_combout\,
	dataf => \ALT_INV_currentColor~7_combout\,
	combout => \VGA_G~0_combout\);

-- Location: FF_X84_Y4_N35
\VGA_G[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \VGA_G~0_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_G[0]~reg0_q\);

-- Location: LABCELL_X83_Y3_N45
\currentColor~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~15_combout\ = ( \Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\Add6~1_sumout\ & \currentColor~3_combout\) ) ) # ( !\Div0|auto_generated|divider|op_1~37_sumout\ & ( \currentColor~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_currentColor~3_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \currentColor~15_combout\);

-- Location: LABCELL_X83_Y3_N27
\currentColor~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \currentColor~16_combout\ = ( \currentColor~15_combout\ & ( \Div0|auto_generated|divider|op_1~1_sumout\ & ( !\Add6~1_sumout\ ) ) ) # ( \currentColor~15_combout\ & ( !\Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\Add6~1_sumout\) # 
-- ((!\Div0|auto_generated|divider|op_1~33_sumout\ & (!\Div0|auto_generated|divider|op_1~25_sumout\ & !\Div0|auto_generated|divider|op_1~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	datae => \ALT_INV_currentColor~15_combout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \currentColor~16_combout\);

-- Location: MLABCELL_X84_Y4_N48
\outputValue~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \outputValue~2_combout\ = ( !\currentColor~0_combout\ & ( \currentColor~16_combout\ & ( (!\Div0|auto_generated|divider|quotient[4]~0_combout\) # ((!\currentColor~8_combout\) # ((!\currentColor~10_combout\) # 
-- (!\Div0|auto_generated|divider|quotient[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datab => \ALT_INV_currentColor~8_combout\,
	datac => \ALT_INV_currentColor~10_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	datae => \ALT_INV_currentColor~0_combout\,
	dataf => \ALT_INV_currentColor~16_combout\,
	combout => \outputValue~2_combout\);

-- Location: MLABCELL_X84_Y4_N12
\VGA_G~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_G~1_combout\ = ( \currentColor~7_combout\ & ( \outputValue~2_combout\ & ( (\compteur~8_combout\ & (!\Div0|auto_generated|divider|quotient[5]~5_combout\ $ (((!\Div0|auto_generated|divider|quotient[4]~0_combout\) # (!\outputValue~1_combout\))))) ) ) ) 
-- # ( \currentColor~7_combout\ & ( !\outputValue~2_combout\ & ( (\compteur~8_combout\ & \Div0|auto_generated|divider|quotient[5]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000000100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datab => \ALT_INV_compteur~8_combout\,
	datac => \ALT_INV_outputValue~1_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	datae => \ALT_INV_currentColor~7_combout\,
	dataf => \ALT_INV_outputValue~2_combout\,
	combout => \VGA_G~1_combout\);

-- Location: MLABCELL_X84_Y4_N9
\VGA_G[1]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_G[1]~reg0feeder_combout\ = ( \VGA_G~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_VGA_G~1_combout\,
	combout => \VGA_G[1]~reg0feeder_combout\);

-- Location: FF_X84_Y4_N10
\VGA_G[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_G[1]~reg0feeder_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_G[1]~reg0_q\);

-- Location: LABCELL_X83_Y3_N12
\LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~0_combout\ = ( \currentColor~4_combout\ & ( !\currentColor~0_combout\ & ( (\Div0|auto_generated|divider|quotient[4]~0_combout\ & (\Div0|auto_generated|divider|quotient[5]~5_combout\ & ((!\Add6~1_sumout\) # 
-- (!\Div0|auto_generated|divider|op_1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	datac => \Div0|auto_generated|divider|ALT_INV_quotient[4]~0_combout\,
	datad => \Div0|auto_generated|divider|ALT_INV_quotient[5]~5_combout\,
	datae => \ALT_INV_currentColor~4_combout\,
	dataf => \ALT_INV_currentColor~0_combout\,
	combout => \LessThan16~0_combout\);

-- Location: MLABCELL_X84_Y4_N24
\VGA_G~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_G~2_combout\ = ( \currentColor~7_combout\ & ( \LessThan16~0_combout\ & ( (\compteur~8_combout\ & ((!\currentColor~10_combout\ & (\outputValue~1_combout\)) # (\currentColor~10_combout\ & ((!\outputValue~1_combout\) # (\currentColor~8_combout\))))) ) ) 
-- ) # ( \currentColor~7_combout\ & ( !\LessThan16~0_combout\ & ( (\compteur~8_combout\ & \currentColor~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur~8_combout\,
	datab => \ALT_INV_currentColor~10_combout\,
	datac => \ALT_INV_outputValue~1_combout\,
	datad => \ALT_INV_currentColor~8_combout\,
	datae => \ALT_INV_currentColor~7_combout\,
	dataf => \ALT_INV_LessThan16~0_combout\,
	combout => \VGA_G~2_combout\);

-- Location: FF_X84_Y4_N46
\VGA_G[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \VGA_G~2_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_G[2]~reg0_q\);

-- Location: MLABCELL_X84_Y4_N54
\VGA_G~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_G~3_combout\ = ( \outputValue~1_combout\ & ( \currentColor~7_combout\ & ( (\compteur~8_combout\ & (((\currentColor~10_combout\ & \LessThan16~0_combout\)) # (\currentColor~8_combout\))) ) ) ) # ( !\outputValue~1_combout\ & ( \currentColor~7_combout\ & 
-- ( (\compteur~8_combout\ & \currentColor~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur~8_combout\,
	datab => \ALT_INV_currentColor~8_combout\,
	datac => \ALT_INV_currentColor~10_combout\,
	datad => \ALT_INV_LessThan16~0_combout\,
	datae => \ALT_INV_outputValue~1_combout\,
	dataf => \ALT_INV_currentColor~7_combout\,
	combout => \VGA_G~3_combout\);

-- Location: FF_X84_Y4_N29
\VGA_G[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \VGA_G~3_combout\,
	sload => VCC,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_G[3]~reg0_q\);

-- Location: FF_X84_Y4_N44
\VGA_B[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_G~0_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_B[0]~reg0_q\);

-- Location: FF_X84_Y4_N13
\VGA_B[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_G~1_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_B[1]~reg0_q\);

-- Location: FF_X84_Y4_N26
\VGA_B[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_G~2_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_B[2]~reg0_q\);

-- Location: FF_X84_Y4_N55
\VGA_B[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \VGA_G~3_combout\,
	ena => \clk25~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_B[3]~reg0_q\);

-- Location: FF_X85_Y9_N43
\compteur:counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[24]~q\);

-- Location: LABCELL_X85_Y10_N30
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \compteur:counter[0]~q\ ) + ( VCC ) + ( !VCC ))
-- \Add0~102\ = CARRY(( \compteur:counter[0]~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[0]~q\,
	cin => GND,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: FF_X85_Y10_N7
\compteur:counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~101_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[0]~q\);

-- Location: LABCELL_X85_Y10_N33
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \compteur:counter[1]~q\ ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~98\ = CARRY(( \compteur:counter[1]~q\ ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[1]~q\,
	cin => \Add0~102\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: FF_X85_Y10_N5
\compteur:counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~97_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[1]~q\);

-- Location: LABCELL_X85_Y10_N36
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \compteur:counter[2]~q\ ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~94\ = CARRY(( \compteur:counter[2]~q\ ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:counter[2]~q\,
	cin => \Add0~98\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: FF_X85_Y10_N11
\compteur:counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~93_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[2]~q\);

-- Location: LABCELL_X85_Y10_N39
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \compteur:counter[3]~q\ ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~90\ = CARRY(( \compteur:counter[3]~q\ ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[3]~q\,
	cin => \Add0~94\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: LABCELL_X85_Y10_N21
\compteur:counter[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur:counter[3]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \compteur:counter[3]~feeder_combout\);

-- Location: FF_X85_Y10_N23
\compteur:counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur:counter[3]~feeder_combout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[3]~q\);

-- Location: LABCELL_X85_Y10_N42
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \compteur:counter[4]~q\ ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~86\ = CARRY(( \compteur:counter[4]~q\ ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[4]~q\,
	cin => \Add0~90\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: FF_X85_Y10_N2
\compteur:counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~85_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[4]~q\);

-- Location: LABCELL_X85_Y10_N45
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( \compteur:counter[5]~q\ ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~82\ = CARRY(( \compteur:counter[5]~q\ ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[5]~q\,
	cin => \Add0~86\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: FF_X85_Y10_N17
\compteur:counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~81_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[5]~q\);

-- Location: LABCELL_X85_Y10_N48
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \compteur:counter[6]~q\ ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~78\ = CARRY(( \compteur:counter[6]~q\ ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[6]~q\,
	cin => \Add0~82\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: LABCELL_X85_Y10_N24
\compteur:counter[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur:counter[6]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \compteur:counter[6]~feeder_combout\);

-- Location: FF_X85_Y10_N26
\compteur:counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur:counter[6]~feeder_combout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[6]~q\);

-- Location: LABCELL_X85_Y10_N51
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \compteur:counter[7]~q\ ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~34\ = CARRY(( \compteur:counter[7]~q\ ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[7]~q\,
	cin => \Add0~78\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X85_Y10_N12
\compteur:counter[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur:counter[7]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \compteur:counter[7]~feeder_combout\);

-- Location: FF_X85_Y10_N14
\compteur:counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur:counter[7]~feeder_combout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[7]~q\);

-- Location: LABCELL_X85_Y10_N54
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \compteur:counter[8]~q\ ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \compteur:counter[8]~q\ ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[8]~q\,
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X85_Y10_N20
\compteur:counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~37_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[8]~q\);

-- Location: LABCELL_X85_Y10_N57
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \compteur:counter[9]~q\ ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \compteur:counter[9]~q\ ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[9]~q\,
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: LABCELL_X85_Y10_N27
\compteur:counter[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur:counter[9]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \compteur:counter[9]~feeder_combout\);

-- Location: FF_X85_Y10_N28
\compteur:counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur:counter[9]~feeder_combout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[9]~q\);

-- Location: LABCELL_X85_Y9_N0
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \compteur:counter[10]~q\ ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \compteur:counter[10]~q\ ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[10]~q\,
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X85_Y9_N56
\compteur:counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~45_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[10]~q\);

-- Location: LABCELL_X85_Y9_N3
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \compteur:counter[11]~q\ ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \compteur:counter[11]~q\ ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:counter[11]~q\,
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X85_Y9_N53
\compteur:counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~49_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[11]~q\);

-- Location: LABCELL_X85_Y9_N6
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \compteur:counter[12]~q\ ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~30\ = CARRY(( \compteur:counter[12]~q\ ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[12]~q\,
	cin => \Add0~50\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X85_Y9_N49
\compteur:counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~29_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[12]~q\);

-- Location: LABCELL_X85_Y9_N9
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \compteur:counter[13]~q\ ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~18\ = CARRY(( \compteur:counter[13]~q\ ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[13]~q\,
	cin => \Add0~30\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X85_Y9_N59
\compteur:counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~17_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[13]~q\);

-- Location: LABCELL_X85_Y9_N12
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \compteur:counter[14]~q\ ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \compteur:counter[14]~q\ ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[14]~q\,
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X85_Y9_N5
\compteur:counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~21_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[14]~q\);

-- Location: LABCELL_X85_Y9_N15
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \compteur:counter[15]~q\ ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \compteur:counter[15]~q\ ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[15]~q\,
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X85_Y9_N16
\compteur:counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[15]~q\);

-- Location: LABCELL_X85_Y9_N18
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \compteur:counter[16]~q\ ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~14\ = CARRY(( \compteur:counter[16]~q\ ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[16]~q\,
	cin => \Add0~26\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X85_Y9_N10
\compteur:counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Add0~13_sumout\,
	sclr => \LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[16]~q\);

-- Location: LABCELL_X85_Y9_N21
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \compteur:counter[17]~q\ ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~10\ = CARRY(( \compteur:counter[17]~q\ ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[17]~q\,
	cin => \Add0~14\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X85_Y9_N22
\compteur:counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[17]~q\);

-- Location: LABCELL_X85_Y9_N24
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \compteur:counter[18]~q\ ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~6\ = CARRY(( \compteur:counter[18]~q\ ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[18]~q\,
	cin => \Add0~10\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X85_Y9_N27
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \compteur:counter[19]~q\ ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~54\ = CARRY(( \compteur:counter[19]~q\ ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[19]~q\,
	cin => \Add0~6\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X85_Y9_N29
\compteur:counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[19]~q\);

-- Location: LABCELL_X85_Y9_N30
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \compteur:counter[20]~q\ ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \compteur:counter[20]~q\ ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_compteur:counter[20]~q\,
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X85_Y9_N32
\compteur:counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[20]~q\);

-- Location: LABCELL_X85_Y9_N33
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \compteur:counter[21]~q\ ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \compteur:counter[21]~q\ ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_compteur:counter[21]~q\,
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X85_Y9_N35
\compteur:counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~61_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[21]~q\);

-- Location: LABCELL_X85_Y9_N36
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \compteur:counter[22]~q\ ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \compteur:counter[22]~q\ ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[22]~q\,
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X85_Y9_N38
\compteur:counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~65_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[22]~q\);

-- Location: LABCELL_X85_Y9_N39
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \compteur:counter[23]~q\ ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \compteur:counter[23]~q\ ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[23]~q\,
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: FF_X85_Y9_N40
\compteur:counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[23]~q\);

-- Location: LABCELL_X85_Y9_N42
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \compteur:counter[24]~q\ ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~2\ = CARRY(( \compteur:counter[24]~q\ ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_compteur:counter[24]~q\,
	cin => \Add0~70\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X85_Y10_N9
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( \Add0~61_sumout\ & ( \Add0~65_sumout\ & ( (\Add0~57_sumout\ & \Add0~53_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	datad => \ALT_INV_Add0~53_sumout\,
	datae => \ALT_INV_Add0~61_sumout\,
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \LessThan0~3_combout\);

-- Location: FF_X85_Y9_N46
\compteur:counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[25]~q\);

-- Location: LABCELL_X85_Y9_N45
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \compteur:counter[25]~q\ ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_compteur:counter[25]~q\,
	cin => \Add0~2\,
	sumout => \Add0~73_sumout\);

-- Location: LABCELL_X85_Y10_N3
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( \Add0~45_sumout\ & ( \Add0~29_sumout\ ) ) # ( !\Add0~45_sumout\ & ( \Add0~29_sumout\ & ( (((\Add0~33_sumout\) # (\Add0~49_sumout\)) # (\Add0~37_sumout\)) # (\Add0~41_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~41_sumout\,
	datab => \ALT_INV_Add0~37_sumout\,
	datac => \ALT_INV_Add0~49_sumout\,
	datad => \ALT_INV_Add0~33_sumout\,
	datae => \ALT_INV_Add0~45_sumout\,
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X85_Y9_N48
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( \Add0~9_sumout\ & ( \LessThan0~0_combout\ & ( ((\Add0~25_sumout\ & (\Add0~17_sumout\ & \Add0~21_sumout\))) # (\Add0~13_sumout\) ) ) ) # ( \Add0~9_sumout\ & ( !\LessThan0~0_combout\ & ( \Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	datab => \ALT_INV_Add0~17_sumout\,
	datac => \ALT_INV_Add0~13_sumout\,
	datad => \ALT_INV_Add0~21_sumout\,
	datae => \ALT_INV_Add0~9_sumout\,
	dataf => \ALT_INV_LessThan0~0_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LABCELL_X85_Y9_N57
\LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = ( \Add0~73_sumout\ & ( \LessThan0~1_combout\ & ( ((\Add0~69_sumout\ & \LessThan0~3_combout\)) # (\Add0~1_sumout\) ) ) ) # ( \Add0~73_sumout\ & ( !\LessThan0~1_combout\ & ( ((\Add0~5_sumout\ & (\Add0~69_sumout\ & 
-- \LessThan0~3_combout\))) # (\Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011011100000000000000000011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_Add0~69_sumout\,
	datad => \ALT_INV_LessThan0~3_combout\,
	datae => \ALT_INV_Add0~73_sumout\,
	dataf => \ALT_INV_LessThan0~1_combout\,
	combout => \LessThan0~4_combout\);

-- Location: FF_X85_Y9_N26
\compteur:counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:counter[18]~q\);

-- Location: MLABCELL_X84_Y9_N6
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( \Add0~65_sumout\ & ( \Add0~69_sumout\ & ( (\Add0~61_sumout\ & (\Add0~53_sumout\ & \Add0~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	datab => \ALT_INV_Add0~53_sumout\,
	datad => \ALT_INV_Add0~57_sumout\,
	datae => \ALT_INV_Add0~65_sumout\,
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \LessThan0~2_combout\);

-- Location: MLABCELL_X84_Y9_N24
\compteur:lightLed~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \compteur:lightLed~0_combout\ = ( \compteur:lightLed~q\ & ( \LessThan0~2_combout\ & ( (!\Add0~73_sumout\) # ((!\Add0~5_sumout\ & (!\Add0~1_sumout\ & !\LessThan0~1_combout\))) ) ) ) # ( !\compteur:lightLed~q\ & ( \LessThan0~2_combout\ & ( (\Add0~73_sumout\ 
-- & (((\LessThan0~1_combout\) # (\Add0~1_sumout\)) # (\Add0~5_sumout\))) ) ) ) # ( \compteur:lightLed~q\ & ( !\LessThan0~2_combout\ & ( (!\Add0~1_sumout\) # (!\Add0~73_sumout\) ) ) ) # ( !\compteur:lightLed~q\ & ( !\LessThan0~2_combout\ & ( (\Add0~1_sumout\ 
-- & \Add0~73_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111001111110000000111000011111111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_Add0~73_sumout\,
	datad => \ALT_INV_LessThan0~1_combout\,
	datae => \ALT_INV_compteur:lightLed~q\,
	dataf => \ALT_INV_LessThan0~2_combout\,
	combout => \compteur:lightLed~0_combout\);

-- Location: FF_X84_Y9_N25
\compteur:lightLed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \compteur:lightLed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \compteur:lightLed~q\);

-- Location: LABCELL_X23_Y24_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


