{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699558843304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 13:40:43 2023 " "Processing started: Thu Nov  9 13:40:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699558843305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699558843305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699558843305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699558843864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699558843965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699558843965 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699558843992 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699558843992 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699558844351 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699558844369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699558844384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.592 " "Worst-case setup slack is 4.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.592               0.000 iCLK  " "    4.592               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 iCLK  " "    0.299               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558844427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558844429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.592 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.592" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.592  " "Path #1: Setup slack is 4.592 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.094      3.094  R        clock network delay " "     3.094      3.094  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.232     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "     3.326      0.232     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.000 FF  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q " "     3.326      0.000 FF  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.315      1.989 FF    IC  AluRead1\|Selector30~0\|datab " "     5.315      1.989 FF    IC  AluRead1\|Selector30~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.740      0.425 FF  CELL  AluRead1\|Selector30~0\|combout " "     5.740      0.425 FF  CELL  AluRead1\|Selector30~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.041      0.301 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab " "     6.041      0.301 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.466      0.425 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout " "     6.466      0.425 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.901      0.435 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad " "     6.901      0.435 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.026      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout " "     7.026      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.971      0.945 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad " "     7.971      0.945 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.096      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout " "     8.096      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.334      0.238 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad " "     8.334      0.238 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.459      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout " "     8.459      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.710      0.251 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad " "     8.710      0.251 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.835      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout " "     8.835      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.267      0.432 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad " "     9.267      0.432 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.392      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout " "     9.392      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.631      0.239 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad " "     9.631      0.239 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.756      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout " "     9.756      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.006      0.250 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad " "    10.006      0.250 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.131      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout " "    10.131      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.372      0.241 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad " "    10.372      0.241 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.497      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout " "    10.497      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.743      0.246 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad " "    10.743      0.246 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.868      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout " "    10.868      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.110      0.242 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad " "    11.110      0.242 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.235      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout " "    11.235      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.224      0.989 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad " "    12.224      0.989 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.349      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout " "    12.349      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.581      0.232 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac " "    12.581      0.232 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.862      0.281 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout " "    12.862      0.281 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.113      0.251 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad " "    13.113      0.251 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.238      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout " "    13.238      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.488      0.250 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad " "    13.488      0.250 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.613      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout " "    13.613      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.850      0.237 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac " "    13.850      0.237 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.131      0.281 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout " "    14.131      0.281 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.371      0.240 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad " "    14.371      0.240 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.496      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout " "    14.496      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.744      0.248 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad " "    14.744      0.248 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.869      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout " "    14.869      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.095      0.226 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad " "    15.095      0.226 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.220      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout " "    15.220      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.635      0.415 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad " "    15.635      0.415 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.760      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout " "    15.760      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.031      0.271 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad " "    16.031      0.271 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.156      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout " "    16.156      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.405      0.249 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad " "    16.405      0.249 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.530      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout " "    16.530      0.125 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.783      0.253 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad " "    16.783      0.253 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.933      0.150 FR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout " "    16.933      0.150 FR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.675      0.742 RR    IC  g_ALU\|g_mux6\|Selector31~7\|datac " "    17.675      0.742 RR    IC  g_ALU\|g_mux6\|Selector31~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.962      0.287 RR  CELL  g_ALU\|g_mux6\|Selector31~7\|combout " "    17.962      0.287 RR  CELL  g_ALU\|g_mux6\|Selector31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.166      0.204 RR    IC  g_ALU\|g_mux6\|Selector31~8\|datad " "    18.166      0.204 RR    IC  g_ALU\|g_mux6\|Selector31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.321      0.155 RR  CELL  g_ALU\|g_mux6\|Selector31~8\|combout " "    18.321      0.155 RR  CELL  g_ALU\|g_mux6\|Selector31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.321      0.000 RR    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d " "    18.321      0.000 RR    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.408      0.087 RR  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "    18.408      0.087 RR  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.970      2.970  R        clock network delay " "    22.970      2.970  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.002      0.032           clock pessimism removed " "    23.002      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982     -0.020           clock uncertainty " "    22.982     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.000      0.018     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "    23.000      0.018     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.408 " "Data Arrival Time  :    18.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.000 " "Data Required Time :    23.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.592  " "Slack              :     4.592 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844480 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.299 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.299" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.299  " "Path #1: Hold slack is 0.299 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      2.970  R        clock network delay " "     2.970      2.970  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.232     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "     3.202      0.232     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q " "     3.202      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      0.655 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\] " "     3.857      0.655 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.924      0.067 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     3.924      0.067 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      3.435  R        clock network delay " "     3.435      3.435  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.403     -0.032           clock pessimism removed " "     3.403     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.403      0.000           clock uncertainty " "     3.403      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     3.625      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.924 " "Data Arrival Time  :     3.924" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.625 " "Data Required Time :     3.625" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.299  " "Slack              :     0.299 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699558844487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699558844504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699558844822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.722 " "Worst-case setup slack is 5.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.722               0.000 iCLK  " "    5.722               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 iCLK  " "    0.312               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558844949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558844952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 iCLK  " "    9.649               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558844955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558844955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.722 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.722" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.722  " "Path #1: Setup slack is 5.722 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      2.811  R        clock network delay " "     2.811      2.811  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.213     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "     3.024      0.213     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.000 RR  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q " "     3.024      0.000 RR  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.891      1.867 RR    IC  AluRead1\|Selector30~0\|datab " "     4.891      1.867 RR    IC  AluRead1\|Selector30~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.272      0.381 RR  CELL  AluRead1\|Selector30~0\|combout " "     5.272      0.381 RR  CELL  AluRead1\|Selector30~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515      0.243 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab " "     5.515      0.243 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.884      0.369 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout " "     5.884      0.369 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.289      0.405 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad " "     6.289      0.405 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.433      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout " "     6.433      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.288      0.855 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad " "     7.288      0.855 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout " "     7.432      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.626      0.194 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad " "     7.626      0.194 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout " "     7.770      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980      0.210 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad " "     7.980      0.210 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.124      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout " "     8.124      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.511      0.387 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad " "     8.511      0.387 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.655      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout " "     8.655      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.850      0.195 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad " "     8.850      0.195 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.994      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout " "     8.994      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.197      0.203 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad " "     9.197      0.203 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.341      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout " "     9.341      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.538      0.197 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad " "     9.538      0.197 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.682      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout " "     9.682      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.882      0.200 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad " "     9.882      0.200 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.026      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout " "    10.026      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.224      0.198 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad " "    10.224      0.198 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.368      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout " "    10.368      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.255      0.887 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad " "    11.255      0.887 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.399      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout " "    11.399      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.583      0.184 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac " "    11.583      0.184 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.848      0.265 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout " "    11.848      0.265 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.058      0.210 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad " "    12.058      0.210 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.202      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout " "    12.202      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.411      0.209 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad " "    12.411      0.209 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.555      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout " "    12.555      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.743      0.188 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac " "    12.743      0.188 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      0.263 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout " "    13.006      0.263 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.202      0.196 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad " "    13.202      0.196 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.346      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout " "    13.346      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.547      0.201 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad " "    13.547      0.201 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.691      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout " "    13.691      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.878      0.187 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad " "    13.878      0.187 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.022      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout " "    14.022      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.409      0.387 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad " "    14.409      0.387 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.553      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout " "    14.553      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.776      0.223 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad " "    14.776      0.223 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.920      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout " "    14.920      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      0.208 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad " "    15.128      0.208 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout " "    15.272      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.484      0.212 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad " "    15.484      0.212 RR    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.628      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout " "    15.628      0.144 RR  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.327      0.699 RR    IC  g_ALU\|g_mux6\|Selector31~7\|datac " "    16.327      0.699 RR    IC  g_ALU\|g_mux6\|Selector31~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.592      0.265 RR  CELL  g_ALU\|g_mux6\|Selector31~7\|combout " "    16.592      0.265 RR  CELL  g_ALU\|g_mux6\|Selector31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.780      0.188 RR    IC  g_ALU\|g_mux6\|Selector31~8\|datad " "    16.780      0.188 RR    IC  g_ALU\|g_mux6\|Selector31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.144 RR  CELL  g_ALU\|g_mux6\|Selector31~8\|combout " "    16.924      0.144 RR  CELL  g_ALU\|g_mux6\|Selector31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.924      0.000 RR    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d " "    16.924      0.000 RR    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.004      0.080 RR  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "    17.004      0.080 RR  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.699      2.699  R        clock network delay " "    22.699      2.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.727      0.028           clock pessimism removed " "    22.727      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707     -0.020           clock uncertainty " "    22.707     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.726      0.019     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "    22.726      0.019     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.004 " "Data Arrival Time  :    17.004" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.726 " "Data Required Time :    22.726" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.722  " "Slack              :     5.722 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558844999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558844999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845005 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      2.700  R        clock network delay " "     2.700      2.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.213     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "     2.913      0.213     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q " "     2.913      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532      0.619 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\] " "     3.532      0.619 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.067 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     3.599      0.067 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      3.114  R        clock network delay " "     3.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086     -0.028           clock pessimism removed " "     3.086     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.000           clock uncertainty " "     3.086      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     3.287      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.599 " "Data Arrival Time  :     3.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.287 " "Data Required Time :     3.287" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845005 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699558845006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.154 " "Worst-case setup slack is 12.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.154               0.000 iCLK  " "   12.154               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558845103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 iCLK  " "    0.114               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558845110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558845113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699558845116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699558845119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699558845119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.154 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.154" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.154  " "Path #1: Setup slack is 12.154 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "From Node    : reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "To Node      : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      1.664  R        clock network delay " "     1.664      1.664  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      0.105     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q " "     1.769      0.105     uTco  reg_ID_EX:regID_EX\|reg_N:read1\|dffg:\\G_NBit_REG:1:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      0.000 FF  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q " "     1.769      0.000 FF  CELL  regID_EX\|read1\|\\G_NBit_REG:1:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.871      1.102 FF    IC  AluRead1\|Selector30~0\|datab " "     2.871      1.102 FF    IC  AluRead1\|Selector30~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.207 FF  CELL  AluRead1\|Selector30~0\|combout " "     3.078      0.207 FF  CELL  AluRead1\|Selector30~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.148 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab " "     3.226      0.148 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.207 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout " "     3.433      0.207 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:1:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.217 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad " "     3.650      0.217 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout " "     3.713      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:2:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.248      0.535 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad " "     4.248      0.535 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.311      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout " "     4.311      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:4:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.112 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad " "     4.423      0.112 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.486      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout " "     4.486      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:5:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.606      0.120 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad " "     4.606      0.120 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.669      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout " "     4.669      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:7:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.892      0.223 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad " "     4.892      0.223 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.955      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout " "     4.955      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.069      0.114 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad " "     5.069      0.114 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.132      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout " "     5.132      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:9:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.253      0.121 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad " "     5.253      0.121 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.316      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout " "     5.316      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:11:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.433      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad " "     5.433      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.496      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout " "     5.496      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad " "     5.613      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.676      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout " "     5.676      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:14:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.793      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad " "     5.793      0.117 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.856      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout " "     5.856      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:15:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.411      0.555 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad " "     6.411      0.555 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.474      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout " "     6.474      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.583      0.109 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac " "     6.583      0.109 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.716      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout " "     6.716      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:18:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.837      0.121 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad " "     6.837      0.121 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.900      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout " "     6.900      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:19:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.019      0.119 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad " "     7.019      0.119 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout " "     7.082      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.196      0.114 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac " "     7.196      0.114 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.329      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout " "     7.329      0.133 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:22:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.445      0.116 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad " "     7.445      0.116 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.508      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout " "     7.508      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:23:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.626      0.118 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad " "     7.626      0.118 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.689      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout " "     7.689      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.796      0.107 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad " "     7.796      0.107 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.859      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout " "     7.859      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:26:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.068      0.209 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad " "     8.068      0.209 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.131      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout " "     8.131      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:27:g_nAdder\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.261      0.130 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad " "     8.261      0.130 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.324      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout " "     8.324      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.443      0.119 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad " "     8.443      0.119 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout " "     8.506      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:30:g_nAdder\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.629      0.123 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad " "     8.629      0.123 FF    IC  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.692      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout " "     8.692      0.063 FF  CELL  g_ALU\|g_adder\|g_Adder\|\\G_NBit_ADD:31:g_nAdder\|g_Xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.087      0.395 FF    IC  g_ALU\|g_mux6\|Selector31~7\|datac " "     9.087      0.395 FF    IC  g_ALU\|g_mux6\|Selector31~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.220      0.133 FF  CELL  g_ALU\|g_mux6\|Selector31~7\|combout " "     9.220      0.133 FF  CELL  g_ALU\|g_mux6\|Selector31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.327      0.107 FF    IC  g_ALU\|g_mux6\|Selector31~8\|datad " "     9.327      0.107 FF    IC  g_ALU\|g_mux6\|Selector31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.390      0.063 FF  CELL  g_ALU\|g_mux6\|Selector31~8\|combout " "     9.390      0.063 FF  CELL  g_ALU\|g_mux6\|Selector31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.390      0.000 FF    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d " "     9.390      0.000 FF    IC  regEx_Mem\|ALUout\|\\G_NBit_REG:0:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.440      0.050 FF  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "     9.440      0.050 FF  CELL  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.587      1.587  R        clock network delay " "    21.587      1.587  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.607      0.020           clock pessimism removed " "    21.607      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.587     -0.020           clock uncertainty " "    21.587     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594      0.007     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q " "    21.594      0.007     uTsu  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:0:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.440 " "Data Arrival Time  :     9.440" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.594 " "Data Required Time :    21.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.154  " "Slack              :    12.154 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845163 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.114 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.114" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845169 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.114  " "Path #1: Hold slack is 0.114 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "From Node    : reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.587      1.587  R        clock network delay " "     1.587      1.587  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.692      0.105     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q " "     1.692      0.105     uTco  reg_EX_MEM:regEx_Mem\|reg_N:ALUout\|dffg:\\G_NBit_REG:7:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.692      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q " "     1.692      0.000 RR  CELL  regEx_Mem\|ALUout\|\\G_NBit_REG:7:Reg\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.991      0.299 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\] " "     1.991      0.299 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portaaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.037 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     2.028      0.037 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830      1.830  R        clock network delay " "     1.830      1.830  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.810     -0.020           clock pessimism removed " "     1.810     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.810      0.000           clock uncertainty " "     1.810      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0 " "     1.914      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.028 " "Data Arrival Time  :     2.028" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.914 " "Data Required Time :     1.914" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.114  " "Slack              :     0.114 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699558845169 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699558845169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699558845414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699558845422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "961 " "Peak virtual memory: 961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699558845481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 13:40:45 2023 " "Processing ended: Thu Nov  9 13:40:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699558845481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699558845481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699558845481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699558845481 ""}
