<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>
defines: 
time_elapsed: 0.720s
ram usage: 37984 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpi6ryb5og/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_write_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v:22</a>: No timescale set for &#34;vhdl_textio_write_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v:22</a>: Compile module &#34;work@vhdl_textio_write_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v:22</a>: Top level module &#34;work@vhdl_textio_write_test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v:24</a>: Cannot find a module definition for &#34;work@vhdl_textio_write_test::vhdl_textio_write&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_write_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@vhdl_textio_write_test), id:7
|vpiName:work@vhdl_textio_write_test
|uhdmallPackages:
\_package: builtin, id:8, parent:work@vhdl_textio_write_test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:9
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:10
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:11
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:12
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@vhdl_textio_write_test, id:13, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>, line:22, parent:work@vhdl_textio_write_test
  |vpiDefName:work@vhdl_textio_write_test
  |vpiFullName:work@vhdl_textio_write_test
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:26
      |vpiFullName:work@vhdl_textio_write_test
      |vpiStmt:
      \_sys_func_call: ($display), id:2, line:28
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:3, line:28
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;PASSED&#34;
  |vpiNet:
  \_logic_net: (write), id:14, line:23
    |vpiName:write
    |vpiFullName:work@vhdl_textio_write_test.write
    |vpiNetType:48
|uhdmtopModules:
\_module: work@vhdl_textio_write_test (work@vhdl_textio_write_test), id:15, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>, line:22
  |vpiDefName:work@vhdl_textio_write_test
  |vpiName:work@vhdl_textio_write_test
  |vpiModule:
  \_module: work@vhdl_textio_write_test::vhdl_textio_write (dut), id:16, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>, line:24, parent:work@vhdl_textio_write_test
    |vpiDefName:work@vhdl_textio_write_test::vhdl_textio_write
    |vpiName:dut
    |vpiFullName:work@vhdl_textio_write_test.dut
    |vpiPort:
    \_port: (write), id:5, parent:dut
      |vpiName:write
      |vpiHighConn:
      \_ref_obj: (write), id:6, line:24
        |vpiName:write
        |vpiActual:
        \_logic_net: (write), id:4, line:23, parent:work@vhdl_textio_write_test
          |vpiName:write
          |vpiFullName:work@vhdl_textio_write_test.write
          |vpiNetType:48
    |vpiInstance:
    \_module: work@vhdl_textio_write_test (work@vhdl_textio_write_test), id:15, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>, line:22
    |vpiModule:
    \_module: work@vhdl_textio_write_test (work@vhdl_textio_write_test), id:15, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_write.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_write.v</a>, line:22
  |vpiNet:
  \_logic_net: (write), id:4, line:23, parent:work@vhdl_textio_write_test

Object: work_vhdl_textio_write_test of type 32 @ 22
Object:  of type 24 @ 0
Object: work_vhdl_textio_write_test of type 4 @ 26
Object: $display of type 56 @ 28
Object:  of type 7 @ 28
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_vhdl_textio_write_test of type 32 @ 22
Object: dut of type 32 @ 24
Object: write of type 608 @ 24
Object: write of type 36 @ 23
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_write_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>