Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP_LED.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP_LED.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus _i000001/ALU_B<16 : 0> on block TOP_LED
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _i000001/Inst_code<31 : 0> on block
   TOP_LED is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP_LED.edif ...
ngc2edif: Total memory usage is 85152 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Inst_ROM.ngc ...
WARNING:NetListWriters:298 - No output is written to Inst_ROM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Inst_ROM.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 81056 kilobytes

