// Seed: 3543728798
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6
);
  logic id_7, id_8;
  id_9(
      1'h0
  );
  logic id_10 = 1;
  type_13(
      .id_0(id_6), .id_1(1), .id_2(id_3), .id_3(1'b0), .id_4(id_4)
  ); type_14(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(id_6), .id_4(id_4), .id_5(1'b0), .id_6(id_5)
  );
  assign id_10 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11#(
        .id_12(1),
        .id_13(1 ? 1 : id_14[1 : 1])
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output id_32;
  input id_31;
  input id_30;
  input id_29;
  output id_28;
  input id_27;
  inout id_26;
  input id_25;
  inout id_24;
  output id_23;
  input id_22;
  input id_21;
  output id_20;
  output id_19;
  inout id_18;
  output id_17;
  input id_16;
  input id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_34 = id_12;
  always id_18 <= 1;
  logic id_36, id_37, id_38;
endmodule
