;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 0, 402
	ADD 210, 30
	JMN 0, 40
	SPL 0, 40
	JMN 0, 40
	CMP 0, 6
	ADD 19, 30
	DJN 0, 7
	MOV -1, <-20
	SUB 0, 60
	MOV -1, <-20
	SUB #0, -40
	SUB 0, 60
	SUB 0, -54
	ADD 208, <-20
	ADD 210, 30
	DAT <0, #-19
	DAT <100, #10
	SUB <0, 60
	ADD 280, <9
	JMN 0, #2
	ADD 280, <9
	SPL 20, 402
	SPL <3
	DAT <20, #992
	SPL <3
	JMZ <20, 992
	JMZ <20, 992
	DAT #300, #-90
	JMZ <130, 9
	SPL 0, -40
	SPL 3, 20
	JMN @300, 90
	DAT <100, #610
	SLT 300, 90
	SPL 3, 20
	SUB 240, 460
	JMZ <20, 992
	CMP -207, <-120
	SPL @0, -19
	CMP -207, <-120
	MOV 0, 402
	SUB #0, -5
	CMP -207, <-120
	MOV 0, 402
	MOV -1, <-20
	ADD 210, 30
	MOV -4, <-20
