

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Mar 07 15:54:13 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ADCON0bits	set	4034
    48   000000                     _LATD	set	3980
    49   000000                     _TRISD	set	3989
    50   000000                     _ADCON2	set	4032
    51   000000                     _ADCON1	set	4033
    52   000000                     _ADRESH	set	4036
    53   000000                     _ADRESL	set	4035
    54   000000                     _ADCON0	set	4034
    55   000000                     _TRISE	set	3990
    56   000000                     _LATE	set	3981
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61   000850                     __pcinit:
    62                           	callstack 0
    63   000850                     start_initialization:
    64                           	callstack 0
    65   000850                     __initialization:
    66                           	callstack 0
    67   000850                     end_of_initialization:
    68                           	callstack 0
    69   000850                     __end_of__initialization:
    70                           	callstack 0
    71   000850  0100               	movlb	0
    72   000852  EF01  F004         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75   000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77   000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80   000001                     	ds	1
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 19 in file "adc_leds.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          1       0       0       0       0       0       0       0       0
   104 ;;      Totals:         1       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        1 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114   000802                     __ptext0:
   115                           	callstack 0
   116   000802                     _main:
   117                           	callstack 31
   118   000802                     
   119                           ;adc_leds.c: 20:     ADCON1 = 0x0E;
   120   000802  0E0E               	movlw	14
   121   000804  6EC1               	movwf	193,c	;volatile
   122                           
   123                           ;adc_leds.c: 21:     ADCON0 = 0x00;
   124   000806  0E00               	movlw	0
   125   000808  6EC2               	movwf	194,c	;volatile
   126                           
   127                           ;adc_leds.c: 22:     ADCON2 = 0x8F;
   128   00080A  0E8F               	movlw	143
   129   00080C  6EC0               	movwf	192,c	;volatile
   130   00080E                     
   131                           ;adc_leds.c: 23:     ADCON0bits.ADON = 1;
   132   00080E  80C2               	bsf	194,0,c	;volatile
   133                           
   134                           ;adc_leds.c: 25:     TRISD = 0x00;
   135   000810  0E00               	movlw	0
   136   000812  6E95               	movwf	149,c	;volatile
   137                           
   138                           ;adc_leds.c: 26:     TRISE = 0x00;
   139   000814  0E00               	movlw	0
   140   000816  6E96               	movwf	150,c	;volatile
   141                           
   142                           ;adc_leds.c: 27:     LATD = 0x00;
   143   000818  0E00               	movlw	0
   144   00081A  6E8C               	movwf	140,c	;volatile
   145                           
   146                           ;adc_leds.c: 28:     LATE = 0x00;
   147   00081C  0E00               	movlw	0
   148   00081E  6E8D               	movwf	141,c	;volatile
   149   000820                     l713:
   150                           
   151                           ;adc_leds.c: 31:         ADCON0bits.GO_DONE = 1;
   152   000820  82C2               	bsf	194,1,c	;volatile
   153   000822                     l28:
   154   000822  B2C2               	btfsc	194,1,c	;volatile
   155   000824  EF16  F004         	goto	u11
   156   000828  EF18  F004         	goto	u10
   157   00082C                     u11:
   158   00082C  EF11  F004         	goto	l28
   159   000830                     u10:
   160   000830                     
   161                           ;adc_leds.c: 33:         LATD = ADRESL;
   162   000830  CFC3 FF8C          	movff	4035,3980	;volatile
   163                           
   164                           ;adc_leds.c: 34:         LATE = ADRESH;
   165   000834  CFC4 FF8D          	movff	4036,3981	;volatile
   166   000838                     
   167                           ;adc_leds.c: 35:         _delay((unsigned long)((10)*(48000000/4000.0)));
   168   000838  0E9C               	movlw	156
   169   00083A  6E01               	movwf	??_main^0,c
   170   00083C  0ED7               	movlw	215
   171   00083E                     u27:
   172   00083E  2EE8               	decfsz	wreg,f,c
   173   000840  D7FE               	bra	u27
   174   000842  2E01               	decfsz	??_main^0,f,c
   175   000844  D7FC               	bra	u27
   176   000846  0000               	nop	
   177   000848  EF10  F004         	goto	l713
   178   00084C  EF00  F000         	goto	start
   179   000850                     __end_of_main:
   180                           	callstack 0
   181                           
   182                           	psect	smallconst
   183   000800                     __psmallconst:
   184                           	callstack 0
   185   000800  00                 	db	0
   186   000801  00                 	db	0	; dummy byte at the end
   187   000000                     
   188                           	psect	rparam
   189   000000                     
   190                           	psect	config
   191                           
   192                           ;Config register CONFIG1L @ 0x300000
   193                           ;	PLL Prescaler Selection bits
   194                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   195                           ;	System Clock Postscaler Selection bits
   196                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   197                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   198                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   199   300000                     	org	3145728
   200   300000  21                 	db	33
   201                           
   202                           ;Config register CONFIG1H @ 0x300001
   203                           ;	Oscillator Selection bits
   204                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   205                           ;	Fail-Safe Clock Monitor Enable bit
   206                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   207                           ;	Internal/External Oscillator Switchover bit
   208                           ;	IESO = OFF, Oscillator Switchover mode disabled
   209   300001                     	org	3145729
   210   300001  0E                 	db	14
   211                           
   212                           ;Config register CONFIG2L @ 0x300002
   213                           ;	Power-up Timer Enable bit
   214                           ;	PWRT = OFF, PWRT disabled
   215                           ;	Brown-out Reset Enable bits
   216                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   217                           ;	Brown-out Reset Voltage bits
   218                           ;	BORV = 3, Minimum setting 2.05V
   219                           ;	USB Voltage Regulator Enable bit
   220                           ;	VREGEN = OFF, USB voltage regulator disabled
   221   300002                     	org	3145730
   222   300002  19                 	db	25
   223                           
   224                           ;Config register CONFIG2H @ 0x300003
   225                           ;	Watchdog Timer Enable bit
   226                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   227                           ;	Watchdog Timer Postscale Select bits
   228                           ;	WDTPS = 32768, 1:32768
   229   300003                     	org	3145731
   230   300003  1E                 	db	30
   231                           
   232                           ; Padding undefined space
   233   300004                     	org	3145732
   234   300004  FF                 	db	255
   235                           
   236                           ;Config register CONFIG3H @ 0x300005
   237                           ;	CCP2 MUX bit
   238                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   239                           ;	PORTB A/D Enable bit
   240                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   241                           ;	Low-Power Timer 1 Oscillator Enable bit
   242                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   243                           ;	MCLR Pin Enable bit
   244                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   245   300005                     	org	3145733
   246   300005  81                 	db	129
   247                           
   248                           ;Config register CONFIG4L @ 0x300006
   249                           ;	Stack Full/Underflow Reset Enable bit
   250                           ;	STVREN = ON, Stack full/underflow will cause Reset
   251                           ;	Single-Supply ICSP Enable bit
   252                           ;	LVP = OFF, Single-Supply ICSP disabled
   253                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   254                           ;	ICPRT = OFF, ICPORT disabled
   255                           ;	Extended Instruction Set Enable bit
   256                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   257                           ;	Background Debugger Enable bit
   258                           ;	DEBUG = 0x1, unprogrammed default
   259   300006                     	org	3145734
   260   300006  81                 	db	129
   261                           
   262                           ; Padding undefined space
   263   300007                     	org	3145735
   264   300007  FF                 	db	255
   265                           
   266                           ;Config register CONFIG5L @ 0x300008
   267                           ;	Code Protection bit
   268                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   269                           ;	Code Protection bit
   270                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   271                           ;	Code Protection bit
   272                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   273                           ;	Code Protection bit
   274                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   275   300008                     	org	3145736
   276   300008  0F                 	db	15
   277                           
   278                           ;Config register CONFIG5H @ 0x300009
   279                           ;	Boot Block Code Protection bit
   280                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   281                           ;	Data EEPROM Code Protection bit
   282                           ;	CPD = OFF, Data EEPROM is not code-protected
   283   300009                     	org	3145737
   284   300009  C0                 	db	192
   285                           
   286                           ;Config register CONFIG6L @ 0x30000A
   287                           ;	Write Protection bit
   288                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   289                           ;	Write Protection bit
   290                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   291                           ;	Write Protection bit
   292                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   293                           ;	Write Protection bit
   294                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   295   30000A                     	org	3145738
   296   30000A  0F                 	db	15
   297                           
   298                           ;Config register CONFIG6H @ 0x30000B
   299                           ;	Configuration Register Write Protection bit
   300                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   301                           ;	Boot Block Write Protection bit
   302                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   303                           ;	Data EEPROM Write Protection bit
   304                           ;	WRTD = OFF, Data EEPROM is not write-protected
   305   30000B                     	org	3145739
   306   30000B  E0                 	db	224
   307                           
   308                           ;Config register CONFIG7L @ 0x30000C
   309                           ;	Table Read Protection bit
   310                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   311                           ;	Table Read Protection bit
   312                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   313                           ;	Table Read Protection bit
   314                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   315                           ;	Table Read Protection bit
   316                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   317   30000C                     	org	3145740
   318   30000C  0F                 	db	15
   319                           
   320                           ;Config register CONFIG7H @ 0x30000D
   321                           ;	Boot Block Table Read Protection bit
   322                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   323   30000D                     	org	3145741
   324   30000D  40                 	db	64
   325                           tosu	equ	0xFFF
   326                           tosh	equ	0xFFE
   327                           tosl	equ	0xFFD
   328                           stkptr	equ	0xFFC
   329                           pclatu	equ	0xFFB
   330                           pclath	equ	0xFFA
   331                           pcl	equ	0xFF9
   332                           tblptru	equ	0xFF8
   333                           tblptrh	equ	0xFF7
   334                           tblptrl	equ	0xFF6
   335                           tablat	equ	0xFF5
   336                           prodh	equ	0xFF4
   337                           prodl	equ	0xFF3
   338                           indf0	equ	0xFEF
   339                           postinc0	equ	0xFEE
   340                           postdec0	equ	0xFED
   341                           preinc0	equ	0xFEC
   342                           plusw0	equ	0xFEB
   343                           fsr0h	equ	0xFEA
   344                           fsr0l	equ	0xFE9
   345                           wreg	equ	0xFE8
   346                           indf1	equ	0xFE7
   347                           postinc1	equ	0xFE6
   348                           postdec1	equ	0xFE5
   349                           preinc1	equ	0xFE4
   350                           plusw1	equ	0xFE3
   351                           fsr1h	equ	0xFE2
   352                           fsr1l	equ	0xFE1
   353                           bsr	equ	0xFE0
   354                           indf2	equ	0xFDF
   355                           postinc2	equ	0xFDE
   356                           postdec2	equ	0xFDD
   357                           preinc2	equ	0xFDC
   358                           plusw2	equ	0xFDB
   359                           fsr2h	equ	0xFDA
   360                           fsr2l	equ	0xFD9
   361                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3B      0       0      20        0.0%
BITBIGSFRlh         29      0       0      21        0.0%
BITBIGSFRllh         7      0       0      22        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Mar 07 15:54:13 2024

                     l30 0830                       l28 0822                       u10 0830  
                     u11 082C                       u27 083E                      l711 080E  
                    l713 0820                      l715 0838                      l709 0802  
                    wreg 0FE8                     _LATD 0F8C                     _LATE 0F8D  
                   _main 0802                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _TRISD 0F95                    _TRISE 0F96  
        __initialization 0850             __end_of_main 0850                   ??_main 0001  
          __activetblptr 0000                   _ADCON0 0FC2                   _ADCON1 0FC1  
                 _ADCON2 0FC0                   _ADRESH 0FC4                   _ADRESL 0FC3  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0850            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0850                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 0850      start_initialization 0850              __smallconst 0800  
             _ADCON0bits 0FC2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
