vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\rec_sec_din_mealy)\RSD_2_biti_moore\RSD_2_biti_moore.vhd"
