// Seed: 1388120273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  assign module_1.id_5 = 0;
  inout uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_6;
  assign id_3 = 1'b0 + 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    input  wand  id_2,
    output tri1  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output wand  id_6,
    output logic id_7,
    inout  logic id_8,
    input  wire  id_9,
    input  uwire id_10
);
  always @(*) id_7 <= 1'b0;
  id_12 :
  assert property (@(*) id_4) $unsigned(44);
  ;
  always id_8 <= -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
