{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601565504957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601565504957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 08:18:24 2020 " "Processing started: Thu Oct  1 08:18:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601565504957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565504957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565504958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601565505353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601565505353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601565515088 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601565515088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601565515089 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601565515089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601565515140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u1 " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601565515145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(65) " "VHDL Process Statement warning at stepmotor.vhd(65): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515150 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(71) " "VHDL Process Statement warning at stepmotor.vhd(71): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(77) " "VHDL Process Statement warning at stepmotor.vhd(77): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(83) " "VHDL Process Statement warning at stepmotor.vhd(83): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(98) " "VHDL Process Statement warning at stepmotor.vhd(98): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(100) " "VHDL Process Statement warning at stepmotor.vhd(100): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(102) " "VHDL Process Statement warning at stepmotor.vhd(102): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515151 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(104) " "VHDL Process Statement warning at stepmotor.vhd(104): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601565515152 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "topCounter stepmotor.vhd(95) " "VHDL Process Statement warning at stepmotor.vhd(95): inferring latch(es) for signal or variable \"topCounter\", which holds its previous value in one or more paths through the process" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1601565515152 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[0\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[0\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515154 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[1\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[1\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515154 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[2\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[2\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515154 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[3\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[3\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515154 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[4\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[4\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515154 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[5\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[5\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[6\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[6\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[7\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[7\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[8\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[8\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[9\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[9\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[10\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[10\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[11\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[11\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[12\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[12\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515155 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[13\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[13\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[14\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[14\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[15\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[15\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[16\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[16\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[17\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[17\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[18\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[18\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[19\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[19\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515156 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[20\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[20\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[21\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[21\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[22\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[22\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[23\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[23\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[24\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[24\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[25\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[25\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565515157 "|toplevel|stepmotor:u1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601565515988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601565516361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601565516361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601565516435 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601565516435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601565516435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601565516435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601565516443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 08:18:36 2020 " "Processing ended: Thu Oct  1 08:18:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601565516443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601565516443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601565516443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601565516443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601565517519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601565517520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 08:18:37 2020 " "Processing started: Thu Oct  1 08:18:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601565517520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601565517520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601565517520 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601565517622 ""}
{ "Info" "0" "" "Project  = Entrega1" {  } {  } 0 0 "Project  = Entrega1" 0 0 "Fitter" 0 0 1601565517623 ""}
{ "Info" "0" "" "Revision = Entrega_1" {  } {  } 0 0 "Revision = Entrega_1" 0 0 "Fitter" 0 0 1601565517623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601565517795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601565517795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Entrega_1 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Entrega_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601565517803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601565517910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601565517910 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601565518362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601565518390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601565518466 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1601565532089 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 31 global CLKCTRL_G10 " "fpga_clk_50~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601565532164 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601565532164 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565532164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601565532170 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601565532171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601565532172 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601565532172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601565532172 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601565532172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601565532173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601565532174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601565532174 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_led_pio\[4\] " "Node \"fpga_led_pio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hh/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hh/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601565532219 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_led_pio\[5\] " "Node \"fpga_led_pio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hh/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hh/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601565532219 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1601565532219 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565532220 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601565547291 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1601565547325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601565547330 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601565547334 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601565547335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601565547335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601565547335 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601565547335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601565547360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1601565547681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565558042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601565576053 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601565576826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565576827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601565578407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601565587530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601565587530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601565588067 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601565588067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601565588067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565588070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601565589702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601565589775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601565590233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601565590233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601565590681 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601565593151 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1601565593491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/Entrega_1.fit.smsg " "Generated suppressed messages file /home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/Entrega_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601565593589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1580 " "Peak virtual memory: 1580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601565594075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 08:19:54 2020 " "Processing ended: Thu Oct  1 08:19:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601565594075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601565594075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601565594075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601565594075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601565596105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601565596105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 08:19:56 2020 " "Processing started: Thu Oct  1 08:19:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601565596105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601565596105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601565596105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1601565596850 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601565602645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601565603208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 08:20:03 2020 " "Processing ended: Thu Oct  1 08:20:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601565603208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601565603208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601565603208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601565603208 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601565603455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601565604385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601565604386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 08:20:04 2020 " "Processing started: Thu Oct  1 08:20:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601565604386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1601565604386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Entrega1 -c Entrega_1 " "Command: quartus_sta Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1601565604386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1601565604474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1601565605029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1601565605029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565605095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565605095 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1601565605785 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1601565605789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601565605791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1601565605793 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1601565605802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.172 " "Worst-case setup slack is 15.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.172               0.000 fpga_clk_50  " "   15.172               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565605839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 fpga_clk_50  " "    0.367               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565605845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565605846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565605847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.387 " "Worst-case minimum pulse width slack is 9.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.387               0.000 fpga_clk_50  " "    9.387               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565605847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565605847 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601565605870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601565605945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601565607161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601565607273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.205 " "Worst-case setup slack is 15.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.205               0.000 fpga_clk_50  " "   15.205               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565607277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 fpga_clk_50  " "    0.368               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565607279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565607280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565607281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.308 " "Worst-case minimum pulse width slack is 9.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.308               0.000 fpga_clk_50  " "    9.308               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565607282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565607282 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1601565607300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601565607519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601565608395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601565608477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.311 " "Worst-case setup slack is 17.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.311               0.000 fpga_clk_50  " "   17.311               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 fpga_clk_50  " "    0.183               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565608484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565608486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.414 " "Worst-case minimum pulse width slack is 9.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 fpga_clk_50  " "    9.414               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608487 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601565608515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601565608697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.511 " "Worst-case setup slack is 17.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.511               0.000 fpga_clk_50  " "   17.511               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 fpga_clk_50  " "    0.172               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565608701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601565608702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.419 " "Worst-case minimum pulse width slack is 9.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.419               0.000 fpga_clk_50  " "    9.419               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601565608702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601565608702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601565610069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601565610070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601565610093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 08:20:10 2020 " "Processing ended: Thu Oct  1 08:20:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601565610093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601565610093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601565610093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601565610093 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601565610388 ""}
