# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/wr_gth_fifo/sim/wr_gth_fifo.v" \
"../../../../project_1.gen/sources_1/ip/fifo_sim_8_32/sim/fifo_sim_8_32.v" \
"../../../../project_1.gen/sources_1/ip/fifo_32w_8r/sim/fifo_32w_8r.v" \
"../../../../project_1.gen/sources_1/ip/dec_fifo_8w_8r/sim/dec_fifo_8w_8r.v" \
"../../../../../EnDec_src/DeSync.v" \
"../../../../../EnDec_src/Decoder.v" \
"../../../../../EnDec_src/Encoder.v" \
"../../../../../EnDec_src/Sync.v" \
"../../../../project_1.srcs/sources_1/new/cnt32_gen.v" \
"../../../../project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v" \
"../../../../project_1.srcs/sim_1/new/enc_dec_core_clk_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
