Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar 23 00:08:27 2024
| Host         : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -hierarchical -file ./Impl/TopDown/top-post-place-util.txt
| Design       : mkPcieTop
| Device       : xcvu095ffva2104-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                                       Instance                                                       |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| mkPcieTop                                                                                                            |                                                                 (top) |      13325 |      12649 |     672 |    4 | 18199 |     37 |     14 |    0 |            0 |
|   (mkPcieTop)                                                                                                        |                                                                 (top) |         83 |         83 |       0 |    0 |   296 |      0 |      0 |    0 |            0 |
|   GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                                                          |                                                              SyncFIFO |         27 |         19 |       8 |    0 |    58 |      0 |      0 |    0 |            0 |
|   host_pcieHostTop_ep7                                                                                               |                                                      mkPcieEndpointX7 |       1810 |       1806 |       0 |    4 |  4045 |      3 |     12 |    0 |            0 |
|     (host_pcieHostTop_ep7)                                                                                           |                                                      mkPcieEndpointX7 |         71 |         71 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|     changeFifo                                                                                                       |                                                                 FIFO2 |         55 |         55 |       0 |    0 |    37 |      0 |      0 |    0 |            0 |
|     cs_changeFifo                                                                                                    |                                                             FIFO1_178 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     fAxiCc                                                                                                           |                                                 FIFO2__parameterized0 |        217 |        217 |       0 |    0 |   269 |      0 |      0 |    0 |            0 |
|     fAxiCq                                                                                                           |                                                 FIFO2__parameterized1 |        135 |        135 |       0 |    0 |   238 |      0 |      0 |    0 |            0 |
|     fcc                                                                                                              |                                             FIFO2__parameterized2_179 |        135 |        135 |       0 |    0 |   262 |      0 |      0 |    0 |            0 |
|     fcc_tlps                                                                                                         |                                             FIFO2__parameterized2_180 |        242 |        242 |       0 |    0 |   262 |      0 |      0 |    0 |            0 |
|     fcq                                                                                                              |                                             FIFO2__parameterized2_181 |        147 |        147 |       0 |    0 |   257 |      0 |      0 |    0 |            0 |
|     frc                                                                                                              |                                             FIFO2__parameterized2_182 |         73 |         73 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|     intrFifo                                                                                                         |                                                 FIFO2__parameterized3 |        102 |        102 |       0 |    0 |   190 |      0 |      0 |    0 |            0 |
|     intrMutex                                                                                                        |                                             FIFO1__parameterized0_183 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     pcieReset250                                                                                                     |                                                         SyncReset_184 |          8 |          8 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|     pcie_ep                                                                                                          |                                                    pcie3_ultrascale_0 |        625 |        621 |       0 |    4 |  2316 |      3 |     12 |    0 |            0 |
|       (pcie_ep)                                                                                                      |                                                    pcie3_ultrascale_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       inst                                                                                                           |            pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_core_top |        625 |        621 |       0 |    4 |  2316 |      3 |     12 |    0 |            0 |
|         (inst)                                                                                                       |            pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_core_top |         10 |         10 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|         gt_top_i                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_wrapper |        588 |        584 |       0 |    4 |  1289 |      0 |      0 |    0 |            0 |
|           (gt_top_i)                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gt_wizard.gtwizard_top_i                                                                                   |                     pcie3_ultrascale_0pcie3_ultrascale_0_gtwizard_top |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             (gt_wizard.gtwizard_top_i)                                                                               |                     pcie3_ultrascale_0pcie3_ultrascale_0_gtwizard_top |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             pcie3_ultrascale_0_gt_i                                                                                  |                               pcie3_ultrascale_0pcie3_ultrascale_0_gt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               (pcie3_ultrascale_0_gt_i)                                                                              |                               pcie3_ultrascale_0pcie3_ultrascale_0_gt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               inst                                                                                                   |                  pcie3_ultrascale_0pcie3_ultrascale_0_gt_gtwizard_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst                                     |                pcie3_ultrascale_0pcie3_ultrascale_0_gt_gtwizard_gthe3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst         |         pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_channel_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     channel_inst                                                                                     |        pcie3_ultrascale_0gtwizard_ultrascale_v1_7_6_gthe3_channel_416 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst         |     pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_channel_wrapper_413 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     channel_inst                                                                                     |            pcie3_ultrascale_0gtwizard_ultrascale_v1_7_6_gthe3_channel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst |          pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     common_inst                                                                                      |         pcie3_ultrascale_0gtwizard_ultrascale_v1_7_6_gthe3_common_415 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst |      pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_common_wrapper_414 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     common_inst                                                                                      |             pcie3_ultrascale_0gtwizard_ultrascale_v1_7_6_gthe3_common |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           phy_clk_i                                                                                                  |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_clk |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           phy_lane[0].phy_rxeq_i                                                                                     |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq |         16 |         16 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[0].phy_rxeq_i)                                                                                 |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_387 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_411 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_412 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[0].phy_txeq_i                                                                                     |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[0].phy_txeq_i)                                                                                 |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_372 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_381 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_382 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_383 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_384 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_385 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_386 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_373 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_379 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_380 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_374 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_375 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_376 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_377 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_378 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[1].phy_rxeq_i                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_7 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[1].phy_rxeq_i)                                                                                 |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_7 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_346 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_370 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_371 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[1].phy_txeq_i                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_8 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[1].phy_txeq_i)                                                                                 |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_8 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_331 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_340 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_341 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_342 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_343 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_344 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_345 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_332 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_338 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_339 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_333 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_334 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_335 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_336 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_337 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[2].phy_rxeq_i                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_9 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[2].phy_rxeq_i)                                                                                 |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_9 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_305 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_329 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_330 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[2].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_10 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[2].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_10 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_290 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_299 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_300 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_301 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_302 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_303 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_304 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_291 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_297 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_298 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_292 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_293 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_294 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_295 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_296 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[3].phy_rxeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_11 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[3].phy_rxeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_11 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_264 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_288 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_289 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[3].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_12 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[3].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_12 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_249 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_258 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_259 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_260 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_261 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_262 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_263 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_250 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_256 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_257 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_251 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_252 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_253 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_254 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_255 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[4].phy_rxeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_13 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[4].phy_rxeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_13 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_223 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_247 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_248 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[4].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_14 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[4].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_14 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_208 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_217 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_218 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_219 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_220 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_221 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_222 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_209 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_215 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_216 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_210 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_211 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_212 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_213 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_214 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[5].phy_rxeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_15 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[5].phy_rxeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_15 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_182 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_206 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_207 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[5].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_16 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[5].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_16 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_167 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_176 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_177 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_178 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_179 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_180 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_181 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_168 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_174 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_175 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_169 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_170 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_171 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_172 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_173 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[6].phy_rxeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_17 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[6].phy_rxeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_17 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_141 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_165 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_166 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[6].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_18 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[6].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_18 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_126 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_135 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_136 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_137 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_138 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_139 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_140 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_127 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_133 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_134 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_128 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_129 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_130 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_131 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_132 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[7].phy_rxeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_19 |         17 |         17 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|             (phy_lane[7].phy_rxeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_19 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_101 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_124 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_125 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_lane[7].phy_txeq_i                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_20 |         48 |         48 |       0 |    0 |    94 |      0 |      0 |    0 |            0 |
|             (phy_lane[7].phy_txeq_i)                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_20 |         36 |         36 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             sync_coeff                                                                                               |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1 |          7 |          7 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_95 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_96 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_97 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_98 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_99 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_100 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_ctrl                                                                                                |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_93 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_94 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             sync_preset                                                                                              |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                |                    pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_90 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_91 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_92 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           phy_rst_i                                                                                                  |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_rst |         44 |         40 |       0 |    4 |   225 |      0 |      0 |    0 |            0 |
|             (phy_rst_i)                                                                                              |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_rst |         23 |         19 |       0 |    4 |    45 |      0 |      0 |    0 |            0 |
|             sync_cplllock                                                                                            |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_82 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_gtpowergood                                                                                         |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_21 |          4 |          4 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_74 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_75 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_76 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_77 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_78 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_79 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[6].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_80 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[7].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_81 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_phystatus                                                                                           |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_22 |          3 |          3 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_66 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_67 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_68 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_69 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_70 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_71 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[6].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_72 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[7].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_73 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_prst_n                                                                                              |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized5_23 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_65 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_qpll1lock                                                                                           |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized4_24 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_61 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_62 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_rxresetdone                                                                                         |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_25 |          2 |          2 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_53 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_54 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_55 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_56 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_57 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_58 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[6].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_59 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[7].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_60 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_txprogdivresetdone                                                                                  |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_26 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_45 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_txresetdone                                                                                         |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_27 |          3 |          3 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_37 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_38 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_39 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_40 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_41 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_42 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[6].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_43 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[7].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_44 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_txsync_done                                                                                         |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_28 |          4 |          4 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|               sync_vec[0].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_29 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[1].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_30 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[2].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_31 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[3].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_32 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[4].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_33 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[5].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_34 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[6].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_35 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               sync_vec[7].sync_cell_i                                                                                | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_36 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         pcie3_uscale_top_inst                                                                                        |                 pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_top |         26 |         26 |       0 |    0 |   994 |      3 |     12 |    0 |            0 |
|           init_ctrl_inst                                                                                             |                        pcie3_ultrascale_0pcie3_ultrascale_0_init_ctrl |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           pcie3_uscale_wrapper_inst                                                                                  |             pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_wrapper |          3 |          3 |       0 |    0 |     0 |      2 |     12 |    0 |            0 |
|             (pcie3_uscale_wrapper_inst)                                                                              |             pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_wrapper |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             bram_inst                                                                                                |                             pcie3_ultrascale_0pcie3_ultrascale_0_bram |          0 |          0 |       0 |    0 |     0 |      2 |     12 |    0 |            0 |
|               bram_cpl_inst                                                                                          |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_cpl |          0 |          0 |       0 |    0 |     0 |      0 |      8 |    0 |            0 |
|                 CPL_FIFO_16KB.bram_16k_inst                                                                          |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_16k |          0 |          0 |       0 |    0 |     0 |      0 |      8 |    0 |            0 |
|               bram_rep_inst                                                                                          |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_rep |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|                 bram_rep_8k_inst                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_bram_rep_8k |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|               bram_req_inst                                                                                          |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_req |          0 |          0 |       0 |    0 |     0 |      0 |      4 |    0 |            0 |
|                 bram_req_8k_inst                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_bram_req_8k |          0 |          0 |       0 |    0 |     0 |      0 |      4 |    0 |            0 |
|           pipe_pipeline_inst                                                                                         |                    pcie3_ultrascale_0pcie3_ultrascale_0_pipe_pipeline |          0 |          0 |       0 |    0 |   974 |      0 |      0 |    0 |            0 |
|             pipe_2_lane.pipe_lane_1_inst                                                                             |                        pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_4_lane.pipe_lane_2_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_0 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_4_lane.pipe_lane_3_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_1 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_8_lane.pipe_lane_4_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_2 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_8_lane.pipe_lane_5_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_3 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_8_lane.pipe_lane_6_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_4 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_8_lane.pipe_lane_7_inst                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_5 |          0 |          0 |       0 |    0 |   120 |      0 |      0 |    0 |            0 |
|             pipe_lane_0_inst                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_6 |          0 |          0 |       0 |    0 |   122 |      0 |      0 |    0 |            0 |
|             pipe_misc_inst                                                                                           |                        pcie3_ultrascale_0pcie3_ultrascale_0_pipe_misc |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           tph_tbl_inst                                                                                               |                          pcie3_ultrascale_0pcie3_ultrascale_0_tph_tbl |         17 |         17 |       0 |    0 |    12 |      1 |      0 |    0 |            0 |
|         rxcdrhold_i                                                                                                  |                        pcie3_ultrascale_0pcie3_ultrascale_0_rxcdrhold |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           (rxcdrhold_i)                                                                                              |                        pcie3_ultrascale_0pcie3_ultrascale_0_rxcdrhold |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           sync_rxcdrhold_req                                                                                         |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             sync_vec[0].sync_cell_i                                                                                  |    pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         user_reset_cdc                                                                                               |                   pcie3_ultrascale_0xpm_cdc_async_rst__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   host_pcieHostTop_pciehost                                                                                          |                                                            mkPcieHost |       7188 |       6628 |     560 |    0 |  8041 |     23 |      0 |    0 |            0 |
|     (host_pcieHostTop_pciehost)                                                                                      |                                                            mkPcieHost |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     arbiter                                                                                                          |                                                          mkTLPArbiter |        645 |        645 |       0 |    0 |   927 |      0 |      0 |    0 |            0 |
|       (arbiter)                                                                                                      |                                                          mkTLPArbiter |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       tlp_in_fifo_0                                                                                                  |                                             FIFO2__parameterized2_175 |        317 |        317 |       0 |    0 |   308 |      0 |      0 |    0 |            0 |
|       tlp_in_fifo_1                                                                                                  |                                             FIFO2__parameterized2_176 |        172 |        172 |       0 |    0 |   308 |      0 |      0 |    0 |            0 |
|       tlp_out_fifo                                                                                                   |                                             FIFO2__parameterized2_177 |        157 |        157 |       0 |    0 |   308 |      0 |      0 |    0 |            0 |
|     csr                                                                                                              |                                            mkPcieControlAndStatusRegs |       1905 |       1905 |       0 |    0 |  2754 |      1 |      0 |    0 |            0 |
|       (csr)                                                                                                          |                                            mkPcieControlAndStatusRegs |        398 |        398 |       0 |    0 |  1854 |      0 |      0 |    0 |            0 |
|       bramRequestFifo                                                                                                |                                                 FIFO2__parameterized4 |         71 |         71 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|       bramResponseFifo                                                                                               |                                             FIFO2__parameterized5_161 |        195 |        195 |       0 |    0 |   387 |      0 |      0 |    0 |            0 |
|       changeFifo_memory                                                                                              |                                                                 BRAM2 |         55 |         55 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|       csrIsMsixAddrFifo                                                                                              |                                             FIFO2__parameterized6_162 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       csrOneHotFifo000                                                                                               |                                             FIFO2__parameterized7_163 |         18 |         18 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       csrOneHotFifo774                                                                                               |                                                 FIFO2__parameterized8 |        344 |        344 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|       csrOneHotFifo992                                                                                               |                                             FIFO2__parameterized7_164 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       csrRagBeatFifo                                                                                                 |                                                 FIFO2__parameterized9 |        433 |        433 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|       csrRag_addrBeatFifo                                                                                            |                                             FIFO2__parameterized9_165 |         51 |         51 |       0 |    0 |    28 |      0 |      0 |    0 |            0 |
|       csrRag_requestFifo                                                                                             |                                             FIFO1__parameterized1_166 |         42 |         42 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|       csrWagBeatFifo                                                                                                 |                                             FIFO2__parameterized9_167 |         73 |         73 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|       csrWagIsMsixAddrFifo                                                                                           |                                             FIFO2__parameterized6_168 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       csrWagOneHotFifo768                                                                                            |                                                FIFO2__parameterized10 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       csrWagOneHotFifo792                                                                                            |                                            FIFO2__parameterized11_169 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       csrWag_addrBeatFifo                                                                                            |                                             FIFO2__parameterized9_170 |         26 |         26 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|       csrWag_requestFifo                                                                                             |                                             FIFO1__parameterized1_171 |         42 |         42 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|       readResponseFifo                                                                                               |                                            FIFO2__parameterized12_172 |         75 |         75 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|       writeDataFifo                                                                                                  |                                            FIFO2__parameterized12_173 |         51 |         51 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|       writeDoneFifo                                                                                                  |                                            FIFO2__parameterized13_174 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     dispatcher                                                                                                       |                                                       mkTLPDispatcher |        428 |        428 |       0 |    0 |   771 |      0 |      0 |    0 |            0 |
|       (dispatcher)                                                                                                   |                                                       mkTLPDispatcher |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       tlp_in_fifo                                                                                                    |                                             FIFO2__parameterized2_156 |        153 |        153 |       0 |    0 |   256 |      0 |      0 |    0 |            0 |
|       tlp_out_fifo_0                                                                                                 |                                             FIFO2__parameterized2_157 |        137 |        137 |       0 |    0 |   254 |      0 |      0 |    0 |            0 |
|       tlp_out_fifo_1                                                                                                 |                                             FIFO2__parameterized2_158 |        136 |        136 |       0 |    0 |   254 |      0 |      0 |    0 |            0 |
|       tlp_out_fifo_2                                                                                                 |                                             FIFO2__parameterized2_159 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       tlp_out_fifo_3                                                                                                 |                                             FIFO2__parameterized2_160 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     mvec_0                                                                                                           |                                                           mkPcieToMem |       1234 |        954 |     280 |    0 |   715 |      0 |      0 |    0 |            0 |
|       (mvec_0)                                                                                                       |                                                           mkPcieToMem |         13 |         13 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|       readDataFifo                                                                                                   |                                         SizedFIFO__parameterized1_151 |        610 |        562 |      48 |    0 |    57 |      0 |      0 |    0 |            0 |
|       readHeaderFifo                                                                                                 |                                         SizedFIFO__parameterized1_152 |        147 |         91 |      56 |    0 |    89 |      0 |      0 |    0 |            0 |
|       tlpOutFifo                                                                                                     |                                         SizedFIFO__parameterized0_153 |        248 |        160 |      88 |    0 |   162 |      0 |      0 |    0 |            0 |
|       writeDataFifo                                                                                                  |                                         SizedFIFO__parameterized1_154 |         83 |         51 |      32 |    0 |    47 |      0 |      0 |    0 |            0 |
|       writeHeaderFifo                                                                                                |                                         SizedFIFO__parameterized1_155 |        134 |         78 |      56 |    0 |    76 |      0 |      0 |    0 |            0 |
|     mvec_1                                                                                                           |                                                       mkPcieToMem_130 |       1238 |        974 |     264 |    0 |   695 |      0 |      0 |    0 |            0 |
|       (mvec_1)                                                                                                       |                                                       mkPcieToMem_130 |         11 |         11 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|       readDataFifo                                                                                                   |                                             SizedFIFO__parameterized1 |        643 |        595 |      48 |    0 |    57 |      0 |      0 |    0 |            0 |
|       readHeaderFifo                                                                                                 |                                         SizedFIFO__parameterized1_148 |        151 |         95 |      56 |    0 |    89 |      0 |      0 |    0 |            0 |
|       tlpOutFifo                                                                                                     |                                             SizedFIFO__parameterized0 |        248 |        160 |      88 |    0 |   162 |      0 |      0 |    0 |            0 |
|       writeDataFifo                                                                                                  |                                         SizedFIFO__parameterized1_149 |         71 |         47 |      24 |    0 |    41 |      0 |      0 |    0 |            0 |
|       writeHeaderFifo                                                                                                |                                         SizedFIFO__parameterized1_150 |        114 |         66 |      48 |    0 |    62 |      0 |      0 |    0 |            0 |
|     sEngine                                                                                                          |                                                      mkMemToPcieSynth |        252 |        236 |      16 |    0 |   257 |      0 |      0 |    0 |            0 |
|       (sEngine)                                                                                                      |                                                      mkMemToPcieSynth |          2 |          2 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_fifos_0                                                                          |                                             SizedFIFO__parameterized2 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_fifos_1                                                                          |                                         SizedFIFO__parameterized2_135 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_fifos_2                                                                          |                                         SizedFIFO__parameterized2_136 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_fifos_3                                                                          |                                         SizedFIFO__parameterized2_137 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_inCountFifo                                                                      |                                                FIFO2__parameterized11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_inFifo                                                                           |                                                FIFO2__parameterized15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_posFifo                                                                          |                                             FIFO2__parameterized7_138 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionMimo_weFifo                                                                           |                                            FIFO2__parameterized16_139 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_fifos_0                                                                       |                                             SizedFIFO__parameterized3 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_fifos_1                                                                       |                                         SizedFIFO__parameterized3_140 |         25 |         17 |       8 |    0 |    15 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_fifos_2                                                                       |                                         SizedFIFO__parameterized3_141 |         12 |         12 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_fifos_3                                                                       |                                         SizedFIFO__parameterized3_142 |         27 |         19 |       8 |    0 |    15 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_inCountFifo                                                                   |                                            FIFO2__parameterized11_143 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_inFifo                                                                        |                                                FIFO2__parameterized17 |         20 |         20 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_posFifo                                                                       |                                             FIFO2__parameterized7_144 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_completionTagMimo_weFifo                                                                        |                                            FIFO2__parameterized16_145 |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_tlpDecodeFifo                                                                                   |                                             FIFO2__parameterized2_146 |         52 |         52 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|       memSlaveEngine_tlpInFifo                                                                                       |                                             FIFO2__parameterized2_147 |         24 |         24 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|     traceif                                                                                                          |                                                          mkPcieTracer |       1463 |       1463 |       0 |    0 |  1910 |     22 |      0 |    0 |            0 |
|       (traceif)                                                                                                      |                                                          mkPcieTracer |          6 |          6 |       0 |    0 |   249 |      0 |      0 |    0 |            0 |
|       fromPcieTraceBram_cbram_bram                                                                                   |                                                 BRAM2__parameterized1 |          2 |          2 |       0 |    0 |     0 |     11 |      0 |    0 |            0 |
|       fromPcieTraceBram_cbram_responseFifo_0                                                                         |                                                 FIFO2__parameterized5 |        201 |        201 |       0 |    0 |   386 |      0 |      0 |    0 |            0 |
|       isRootBroadcastMessage                                                                                         |                                                 FIFO2__parameterized6 |        270 |        270 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       tlpBusResponseFifo                                                                                             |                                                 FIFO2__parameterized2 |        236 |        236 |       0 |    0 |   308 |      0 |      0 |    0 |            0 |
|       tlpFromBusFifo                                                                                                 |                                             FIFO2__parameterized2_131 |        151 |        151 |       0 |    0 |   291 |      0 |      0 |    0 |            0 |
|       tlpToBusFifo                                                                                                   |                                             FIFO2__parameterized2_132 |        139 |        139 |       0 |    0 |   262 |      0 |      0 |    0 |            0 |
|       tlpTraceBramWrAddrFifo                                                                                         |                                                FIFO2__parameterized21 |         59 |         59 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|       toPcieTraceBram_cbram_bram                                                                                     |                                             BRAM2__parameterized1_133 |          1 |          1 |       0 |    0 |     0 |     11 |      0 |    0 |            0 |
|       toPcieTraceBram_cbram_responseFifo_0                                                                           |                                             FIFO2__parameterized5_134 |        398 |        398 |       0 |    0 |   386 |      0 |      0 |    0 |            0 |
|   intrFifo                                                                                                           |                                             FIFO2__parameterized16__3 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_doneFifo                                                                                        |                                                 FIFO1__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_readDataPipes_0_fifo                                                                            |                                                FIFO2__parameterized12 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_readDataPipes_1_fifo                                                                            |                                              FIFO2__parameterized12_0 |         70 |         70 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_read_data_funnel_buffs_0_0                                                                      |                                              FIFO2__parameterized12_1 |         39 |         39 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_req_ars                                                                                         |                                                 FIFO1__parameterized3 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_req_aws                                                                                         |                                               FIFO1__parameterized3_2 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_rs                                                                                              |                                                 FIFO1__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_writeDataPipes_0_fifo                                                                           |                                              FIFO2__parameterized12_3 |         40 |         40 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_writeDataPipes_1_fifo                                                                           |                                              FIFO2__parameterized12_4 |          2 |          2 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_write_data                                                                                      |                                                FIFO2__parameterized22 |         43 |         43 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0                                                               |                                              FIFO2__parameterized22_5 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1                                                               |                                              FIFO2__parameterized22_6 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|   portalTop_ctrl_mux_ws                                                                                              |                                               FIFO1__parameterized0_7 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_doneFifo                                                                           |                                               FIFO1__parameterized2_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo                                                               |                                              FIFO2__parameterized12_9 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo                                                               |                                             FIFO2__parameterized12_10 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo                                                               |                                             FIFO2__parameterized12_11 |         70 |         70 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo                                                               |                                             FIFO2__parameterized12_12 |         70 |         70 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0                                                         |                                             FIFO2__parameterized12_13 |         39 |         39 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_req_ars                                                                            |                                                 FIFO1__parameterized4 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_req_aws                                                                            |                                              FIFO1__parameterized4_14 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_rs                                                                                 |                                                 FIFO1__parameterized5 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo                                                              |                                             FIFO2__parameterized12_15 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo                                                              |                                             FIFO2__parameterized12_16 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo                                                              |                                             FIFO2__parameterized12_17 |         31 |         31 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo                                                              |                                             FIFO2__parameterized12_18 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data                                                                         |                                                FIFO2__parameterized23 |        110 |        110 |       0 |    0 |    70 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                                  |                                             FIFO2__parameterized23_19 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                                  |                                             FIFO2__parameterized23_20 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2                                                  |                                             FIFO2__parameterized23_21 |          1 |          1 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3                                                  |                                             FIFO2__parameterized23_22 |          2 |          2 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   portalTop_framework_ctrl_mux_rv_ws                                                                                 |                                              FIFO1__parameterized5_23 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|   portalTop_lMMUIndicationProxy_rv                                                                                   |                                             mkMMUIndicationProxySynth |        294 |        294 |       0 |    0 |   418 |      0 |      0 |    0 |            0 |
|     (portalTop_lMMUIndicationProxy_rv)                                                                               |                                             mkMMUIndicationProxySynth |          1 |          1 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|     dut                                                                                                              |                                                 mkMMUIndicationOutput |        146 |        146 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|       indicationPipes                                                                                                |                                            mkMMUIndicationOutputPipes |        146 |        146 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|     memslave_doneFifo                                                                                                |                                             FIFO1__parameterized2_117 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                      |                                            FIFO2__parameterized24_118 |         40 |         40 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                       |                                             FIFO1__parameterized6_119 |         24 |         24 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                     |                                            FIFO2__parameterized24_120 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                      |                                             FIFO1__parameterized6_121 |         24 |         24 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteDoneFifo                                                                                       |                                            FIFO2__parameterized13_122 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_req_ars                                                                                                 |                                             FIFO1__parameterized6_123 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_req_aws                                                                                                 |                                             FIFO1__parameterized6_124 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_rs                                                                                                      |                                             FIFO1__parameterized5_125 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_rsCtrl                                                                                                  |                                             FIFO1__parameterized0_126 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_rvFifo                                                                                                  |                                            FIFO2__parameterized12_127 |         36 |         36 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_ws                                                                                                      |                                             FIFO1__parameterized5_128 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_wsCtrl                                                                                                  |                                             FIFO1__parameterized0_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|   portalTop_lMMURequestWrapper_dut                                                                                   |                                     mkMMURequestWrapperMemPortalPipes |        253 |        253 |       0 |    0 |   884 |      0 |      0 |    0 |            0 |
|     (portalTop_lMMURequestWrapper_dut)                                                                               |                                     mkMMURequestWrapperMemPortalPipes |          1 |          1 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|     dut                                                                                                              |                                                     mkMMURequestInput |         51 |         51 |       0 |    0 |   547 |      0 |      0 |    0 |            0 |
|       (dut)                                                                                                          |                                                     mkMMURequestInput |          4 |          4 |       0 |    0 |   347 |      0 |      0 |    0 |            0 |
|       idRequest_requestAdapter_fifo                                                                                  |                                             FIFO1__parameterized1_114 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       idReturn_requestAdapter_fifo                                                                                   |                                             FIFO1__parameterized1_115 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       region_requestAdapter_fifo                                                                                     |                                                 FIFO1__parameterized7 |         39 |         39 |       0 |    0 |   150 |      0 |      0 |    0 |            0 |
|       setInterface_requestAdapter_fifo                                                                               |                                                             FIFO1_116 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       sglist_requestAdapter_fifo                                                                                     |                                                 FIFO1__parameterized8 |          6 |          6 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|     memslave_doneFifo                                                                                                |                                             FIFO1__parameterized2_101 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                      |                                            FIFO2__parameterized24_102 |         50 |         50 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                       |                                             FIFO1__parameterized6_103 |         25 |         25 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                     |                                            FIFO2__parameterized24_104 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                      |                                             FIFO1__parameterized6_105 |         28 |         28 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteDoneFifo                                                                                       |                                            FIFO2__parameterized13_106 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_req_ars                                                                                                 |                                             FIFO1__parameterized6_107 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_req_aws                                                                                                 |                                             FIFO1__parameterized6_108 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_rs                                                                                                      |                                                 FIFO1__parameterized9 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     memslave_rsCtrl                                                                                                  |                                             FIFO1__parameterized0_109 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_rvFifo                                                                                                  |                                            FIFO2__parameterized12_110 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_writeDataFifo                                                                                           |                                            FIFO2__parameterized12_111 |         32 |         32 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|     memslave_ws                                                                                                      |                                             FIFO1__parameterized9_112 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     memslave_wsCtrl                                                                                                  |                                             FIFO1__parameterized0_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|   portalTop_lMMU_mmu                                                                                                 |                                                            mkMMUSynth |       1036 |        988 |      48 |    0 |  1063 |     10 |      2 |    0 |            0 |
|     (portalTop_lMMU_mmu)                                                                                             |                                                            mkMMUSynth |         49 |         49 |       0 |    0 |    95 |      0 |      0 |    0 |            0 |
|     configResponseFifo                                                                                               |                                                FIFO1__parameterized10 |         41 |         41 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|     dmaErrorFifo                                                                                                     |                                                FIFO1__parameterized11 |         16 |         16 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|     dmaErrorFifos_0                                                                                                  |                                             FIFO1__parameterized11_95 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|     dmaErrorFifos_1                                                                                                  |                                             FIFO1__parameterized11_96 |          1 |          1 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|     idResponseFifo                                                                                                   |                                             FIFO1__parameterized10_97 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|     idReturnFifo                                                                                                     |                                             FIFO2__parameterized25_98 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     incomingReqs_1                                                                                                   |                                                FIFO2__parameterized26 |         93 |         93 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|     offs1_1                                                                                                          |                                             SizedFIFO__parameterized5 |         50 |         34 |      16 |    0 |    32 |      0 |      0 |    0 |            0 |
|     pageResponseFifos_1                                                                                              |                                                FIFO2__parameterized27 |         55 |         55 |       0 |    0 |    82 |      0 |      0 |    0 |            0 |
|     regall_cbram_bram                                                                                                |                                                 BRAM2__parameterized2 |          0 |          0 |       0 |    0 |     0 |      4 |      1 |    0 |            0 |
|     regall_cbram_responseFifo_1                                                                                      |                                                FIFO2__parameterized28 |        295 |        295 |       0 |    0 |   244 |      0 |      0 |    0 |            0 |
|     reqs0_1                                                                                                          |                                             SizedFIFO__parameterized6 |        124 |         92 |      32 |    0 |    50 |      0 |      0 |    0 |            0 |
|     sglId_gen_comp_fifo                                                                                              |                                                FIFO2__parameterized29 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     sglId_gen_retFifo                                                                                                |                                             FIFO2__parameterized29_99 |         79 |         79 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     sglId_gen_tagFifo                                                                                                |                                            FIFO2__parameterized29_100 |         20 |         20 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     stage3Params_1                                                                                                   |                                                FIFO2__parameterized30 |        102 |        102 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     stage4Params_1                                                                                                   |                                                FIFO2__parameterized31 |         75 |         75 |       0 |    0 |    99 |      0 |      0 |    0 |            0 |
|     translationTable_cbram_bram                                                                                      |                                                 BRAM2__parameterized3 |         10 |         10 |       0 |    0 |     0 |      6 |      1 |    0 |            0 |
|     translationTable_cbram_responseFifo_1                                                                            |                                                FIFO2__parameterized32 |         33 |         33 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServerIndicationProxy_rv                                                                             |                                       mkMemServerIndicationProxySynth |        403 |        403 |       0 |    0 |   418 |      0 |      0 |    0 |            0 |
|     (portalTop_lMemServerIndicationProxy_rv)                                                                         |                                       mkMemServerIndicationProxySynth |          1 |          1 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|     dut                                                                                                              |                                           mkMemServerIndicationOutput |        179 |        179 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|       indicationPipes                                                                                                |                                      mkMemServerIndicationOutputPipes |        179 |        179 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|     memslave_doneFifo                                                                                                |                                              FIFO1__parameterized2_83 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                      |                                             FIFO2__parameterized24_84 |        112 |        112 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                       |                                              FIFO1__parameterized6_85 |         27 |         27 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                     |                                             FIFO2__parameterized24_86 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                      |                                              FIFO1__parameterized6_87 |         27 |         27 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteDoneFifo                                                                                       |                                             FIFO2__parameterized13_88 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_req_ars                                                                                                 |                                              FIFO1__parameterized6_89 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_req_aws                                                                                                 |                                              FIFO1__parameterized6_90 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_rs                                                                                                      |                                              FIFO1__parameterized5_91 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_rsCtrl                                                                                                  |                                              FIFO1__parameterized0_92 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_rvFifo                                                                                                  |                                             FIFO2__parameterized12_93 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_wsCtrl                                                                                                  |                                              FIFO1__parameterized0_94 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServerRequestWrapper_dut                                                                             |                               mkMemServerRequestWrapperMemPortalPipes |        230 |        230 |       0 |    0 |   430 |      0 |      0 |    0 |            0 |
|     (portalTop_lMemServerRequestWrapper_dut)                                                                         |                               mkMemServerRequestWrapperMemPortalPipes |          1 |          1 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|     dut                                                                                                              |                                               mkMemServerRequestInput |         32 |         32 |       0 |    0 |    85 |      0 |      0 |    0 |            0 |
|       (dut)                                                                                                          |                                               mkMemServerRequestInput |          1 |          1 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|       addrTrans_requestAdapter_fifo                                                                                  |                                                                 FIFO1 |          8 |          8 |       0 |    0 |    54 |      0 |      0 |    0 |            0 |
|       memoryTraffic_requestAdapter_fifo                                                                              |                                              FIFO1__parameterized0_81 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       setTileState_requestAdapter_fifo                                                                               |                                                FIFO1__parameterized12 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|       stateDbg_requestAdapter_fifo                                                                                   |                                              FIFO1__parameterized0_82 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_doneFifo                                                                                                |                                              FIFO1__parameterized2_67 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                      |                                             FIFO2__parameterized24_68 |         49 |         49 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                       |                                              FIFO1__parameterized6_69 |         24 |         24 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                     |                                             FIFO2__parameterized24_70 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                      |                                              FIFO1__parameterized6_71 |         25 |         25 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_fifoWriteDoneFifo                                                                                       |                                             FIFO2__parameterized13_72 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_req_ars                                                                                                 |                                              FIFO1__parameterized6_73 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_req_aws                                                                                                 |                                              FIFO1__parameterized6_74 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_rs                                                                                                      |                                              FIFO1__parameterized5_75 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_rsCtrl                                                                                                  |                                              FIFO1__parameterized0_76 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_rvFifo                                                                                                  |                                             FIFO2__parameterized12_77 |         36 |         36 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_writeDataFifo                                                                                           |                                             FIFO2__parameterized12_78 |         39 |         39 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_ws                                                                                                      |                                              FIFO1__parameterized5_79 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_wsCtrl                                                                                                  |                                              FIFO1__parameterized0_80 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_clientBurstLen                                                               |                                                               RegFile |         17 |          9 |       8 |    0 |     0 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_clientSelect                                                                 |                                                 FIFO2__parameterized7 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverData                                                                   |                                                FIFO2__parameterized34 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_memory                                                      |                                                 BRAM2__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore                                  |                                            SizedFIFO__parameterized10 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore                                  |                                         SizedFIFO__parameterized10_24 |         68 |         52 |      16 |    0 |    14 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_serverTag                                                                    |                                                FIFO2__parameterized16 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo                                                            |                                             FIFO2__parameterized16_25 |         14 |         14 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_retFifo                                                              |                                             FIFO2__parameterized16_26 |         58 |         58 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo                                                              |                                             FIFO2__parameterized16_27 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|   portalTop_lMemServer_writer_addrReqFifo                                                                            |                                                FIFO2__parameterized25 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|   tile_0                                                                                                             |                                                        mkConnectalTop |        960 |        928 |      32 |    0 |  1151 |      0 |      0 |    0 |            0 |
|     (tile_0)                                                                                                         |                                                        mkConnectalTop |          1 |          1 |       0 |    0 |   192 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_doneFifo                                                                                             |                                              FIFO1__parameterized2_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_readDataPipes_0_fifo                                                                                 |                                             FIFO2__parameterized12_29 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_readDataPipes_1_fifo                                                                                 |                                             FIFO2__parameterized12_30 |         70 |         70 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_read_data_funnel_buffs_0_0                                                                           |                                             FIFO2__parameterized12_31 |         39 |         39 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_req_ars                                                                                              |                                              FIFO1__parameterized4_32 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_req_aws                                                                                              |                                              FIFO1__parameterized4_33 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_rs                                                                                                   |                                              FIFO1__parameterized0_34 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_writeDataPipes_0_fifo                                                                                |                                             FIFO2__parameterized12_35 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_writeDataPipes_1_fifo                                                                                |                                             FIFO2__parameterized12_36 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_write_data                                                                                           |                                             FIFO2__parameterized22_37 |         76 |         76 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                                                    |                                             FIFO2__parameterized22_38 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                                                    |                                             FIFO2__parameterized22_39 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     ctrl_mux_rv_ws                                                                                                   |                                              FIFO1__parameterized0_40 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     lEchoIndicationOutput                                                                                            |                                                mkEchoIndicationOutput |         52 |         52 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|       indicationPipes                                                                                                |                                           mkEchoIndicationOutputPipes |         52 |         52 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|     lEchoRequestInput                                                                                                |                                                    mkEchoRequestInput |          1 |          1 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|       say2_requestAdapter_fifo                                                                                       |                                                 FIFO1__parameterized1 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |            0 |
|       say_requestAdapter_fifo                                                                                        |                                              FIFO1__parameterized1_66 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       setLeds_requestAdapter_fifo                                                                                    |                                                FIFO1__parameterized13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     lEcho_delay                                                                                                      |                                            SizedFIFO__parameterized13 |         27 |         19 |       8 |    0 |    23 |      0 |      0 |    0 |            0 |
|     lEcho_delay2                                                                                                     |                                         SizedFIFO__parameterized13_41 |         68 |         44 |      24 |    0 |    41 |      0 |      0 |    0 |            0 |
|     memslave_0_doneFifo                                                                                              |                                              FIFO1__parameterized2_42 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_0_fifoReadAddrGenerator_addrBeatFifo                                                                    |                                                FIFO2__parameterized24 |        159 |        159 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|     memslave_0_fifoReadAddrGenerator_requestFifo                                                                     |                                                 FIFO1__parameterized6 |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_0_fifoWriteAddrGenerator_addrBeatFifo                                                                   |                                             FIFO2__parameterized24_43 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_0_fifoWriteAddrGenerator_requestFifo                                                                    |                                              FIFO1__parameterized6_44 |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_0_fifoWriteDoneFifo                                                                                     |                                                FIFO2__parameterized13 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_0_req_ars                                                                                               |                                              FIFO1__parameterized6_45 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_0_req_aws                                                                                               |                                              FIFO1__parameterized6_46 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_0_rs                                                                                                    |                                              FIFO1__parameterized0_47 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_0_rsCtrl                                                                                                |                                              FIFO1__parameterized0_48 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_0_rvFifo                                                                                                |                                             FIFO2__parameterized12_49 |         45 |         45 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_0_ws                                                                                                    |                                              FIFO1__parameterized0_50 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_0_wsCtrl                                                                                                |                                              FIFO1__parameterized0_51 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_1_doneFifo                                                                                              |                                              FIFO1__parameterized2_52 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|     memslave_1_fifoReadAddrGenerator_addrBeatFifo                                                                    |                                             FIFO2__parameterized24_53 |         69 |         69 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_fifoReadAddrGenerator_requestFifo                                                                     |                                              FIFO1__parameterized6_54 |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_fifoWriteAddrGenerator_addrBeatFifo                                                                   |                                             FIFO2__parameterized24_55 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_fifoWriteAddrGenerator_requestFifo                                                                    |                                              FIFO1__parameterized6_56 |         23 |         23 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_fifoWriteDoneFifo                                                                                     |                                             FIFO2__parameterized13_57 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_1_req_ars                                                                                               |                                              FIFO1__parameterized6_58 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_req_aws                                                                                               |                                              FIFO1__parameterized6_59 |          1 |          1 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|     memslave_1_rs                                                                                                    |                                              FIFO1__parameterized5_60 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_1_rsCtrl                                                                                                |                                              FIFO1__parameterized0_61 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     memslave_1_rvFifo                                                                                                |                                             FIFO2__parameterized12_62 |         35 |         35 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_1_writeDataFifo                                                                                         |                                             FIFO2__parameterized12_63 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|     memslave_1_ws                                                                                                    |                                              FIFO1__parameterized5_64 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|     memslave_1_wsCtrl                                                                                                |                                              FIFO1__parameterized0_65 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


