<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.03.06.10:48:51"
 outputDirectory="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_125_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_125_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_125_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_sys_125" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sys_125_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="eth_tse_0_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_0_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="eth_tse_0_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="eth_tse_0_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="eth_tse_0_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="eth_tse_0_mac_misc_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_0_mac_misc_connection_xon_gen"
       direction="input"
       role="xon_gen"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_xoff_gen"
       direction="input"
       role="xoff_gen"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_magic_wakeup"
       direction="output"
       role="magic_wakeup"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_magic_sleep_n"
       direction="input"
       role="magic_sleep_n"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_tx_crc_fwd"
       direction="input"
       role="ff_tx_crc_fwd"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_tx_septy"
       direction="output"
       role="ff_tx_septy"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_tx_ff_uflow"
       direction="output"
       role="tx_ff_uflow"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_tx_a_full"
       direction="output"
       role="ff_tx_a_full"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_tx_a_empty"
       direction="output"
       role="ff_tx_a_empty"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_rx_err_stat"
       direction="output"
       role="rx_err_stat"
       width="18" />
   <port
       name="eth_tse_0_mac_misc_connection_rx_frm_type"
       direction="output"
       role="rx_frm_type"
       width="4" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_rx_dsav"
       direction="output"
       role="ff_rx_dsav"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_rx_a_full"
       direction="output"
       role="ff_rx_a_full"
       width="1" />
   <port
       name="eth_tse_0_mac_misc_connection_ff_rx_a_empty"
       direction="output"
       role="ff_rx_a_empty"
       width="1" />
  </interface>
  <interface name="eth_tse_0_mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_0_mac_rgmii_connection_rgmii_in"
       direction="input"
       role="rgmii_in"
       width="4" />
   <port
       name="eth_tse_0_mac_rgmii_connection_rgmii_out"
       direction="output"
       role="rgmii_out"
       width="4" />
   <port
       name="eth_tse_0_mac_rgmii_connection_rx_control"
       direction="input"
       role="rx_control"
       width="1" />
   <port
       name="eth_tse_0_mac_rgmii_connection_tx_control"
       direction="output"
       role="tx_control"
       width="1" />
  </interface>
  <interface name="eth_tse_0_mac_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_0_mac_status_connection_set_10"
       direction="input"
       role="set_10"
       width="1" />
   <port
       name="eth_tse_0_mac_status_connection_set_1000"
       direction="input"
       role="set_1000"
       width="1" />
   <port
       name="eth_tse_0_mac_status_connection_eth_mode"
       direction="output"
       role="eth_mode"
       width="1" />
   <port
       name="eth_tse_0_mac_status_connection_ena_10"
       direction="output"
       role="ena_10"
       width="1" />
  </interface>
  <interface name="eth_tse_0_pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_0_pcs_mac_rx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="eth_tse_0_pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_0_pcs_mac_tx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="eth_tse_0_receive" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="eth_tse_0_receive_clock_connection" />
   <property name="associatedReset" value="reset_sys_125" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="2" />
   <property name="symbolsPerBeat" value="4" />
   <port
       name="eth_tse_0_receive_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="eth_tse_0_receive_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="eth_tse_0_receive_error"
       direction="output"
       role="error"
       width="6" />
   <port
       name="eth_tse_0_receive_empty"
       direction="output"
       role="empty"
       width="2" />
   <port
       name="eth_tse_0_receive_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="eth_tse_0_receive_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="eth_tse_0_receive_valid"
       direction="output"
       role="valid"
       width="1" />
  </interface>
  <interface name="eth_tse_0_receive_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_0_receive_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="eth_tse_0_transmit" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="eth_tse_0_transmit_clock_connection" />
   <property name="associatedReset" value="reset_sys_125" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port
       name="eth_tse_0_transmit_data"
       direction="input"
       role="data"
       width="32" />
   <port
       name="eth_tse_0_transmit_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port
       name="eth_tse_0_transmit_error"
       direction="input"
       role="error"
       width="1" />
   <port
       name="eth_tse_0_transmit_empty"
       direction="input"
       role="empty"
       width="2" />
   <port
       name="eth_tse_0_transmit_ready"
       direction="output"
       role="ready"
       width="1" />
   <port
       name="eth_tse_0_transmit_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="eth_tse_0_transmit_valid"
       direction="input"
       role="valid"
       width="1" />
  </interface>
  <interface name="eth_tse_0_transmit_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_0_transmit_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="reset_sys_125" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_sys_125_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fyp_max10_tse_sys:1.0:AUTO_CLK_SYS_125_CLOCK_DOMAIN=-1,AUTO_CLK_SYS_125_CLOCK_RATE=-1,AUTO_CLK_SYS_125_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_GENERATION_ID=1551869318,AUTO_UNIQUE_ID=(clock_source:18.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_eth_tse:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=MAX10,deviceFamilyName=MAX 10,eg_addr=9,eg_fifo=512,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=9,ing_fifo=512,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=MAX10,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=9,ING_FIFO=512,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)(altera_gpio_lite:18.1:ASYNC_MODE=none,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=input,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=4,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=false,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=none,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=input,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=1,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=false,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=clear,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=output,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=4,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=true,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=clear,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=output,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=1,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=true,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="fyp_max10_tse_sys"
   kind="fyp_max10_tse_sys"
   version="1.0"
   name="fyp_max10_tse_sys">
  <parameter
     name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_CLK_SYS_125_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1551869318" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_SYS_125_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_ETH_TSE_0_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter
     name="AUTO_ETH_TSE_0_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_CLK_SYS_125_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_gpio_lite/altera_gpio_lite_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 0 starting:fyp_max10_tse_sys "fyp_max10_tse_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0_master_translator.avalon_universal_master_0 and eth_tse_0_control_port_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_tse_0_control_port_translator.avalon_anti_slave_0 and eth_tse_0.control_port</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys"><![CDATA["<b>fyp_max10_tse_sys</b>" reuses <b>altera_eth_tse</b> "<b>submodules/fyp_max10_tse_sys_eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys"><![CDATA["<b>fyp_max10_tse_sys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/fyp_max10_tse_sys_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys"><![CDATA["<b>fyp_max10_tse_sys</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/fyp_max10_tse_sys_master_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys"><![CDATA["<b>fyp_max10_tse_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/fyp_max10_tse_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys"><![CDATA["<b>fyp_max10_tse_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 4 starting:altera_eth_tse "submodules/fyp_max10_tse_sys_eth_tse_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Info" culprit="eth_tse_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 15 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 14 starting:altera_gpio_lite "submodules/altera_gpio_lite"</message>
   <message level="Info" culprit="rgmii_in4_0"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_gpio_lite</b> "<b>rgmii_in4_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 8 starting:altera_avalon_jtag_uart "submodules/fyp_max10_tse_sys_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7961_1353164676694677003.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7961_1353164676694677003.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 7 starting:altera_jtag_avalon_master "submodules/fyp_max10_tse_sys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 10 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 9 starting:timing_adapter "submodules/fyp_max10_tse_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 8 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 7 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 6 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 5 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 4 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 3 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 15 starting:altera_mm_interconnect "submodules/fyp_max10_tse_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="eth_tse_0_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_tse_0_control_port_translator</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=MAX10,deviceFamilyName=MAX 10,eg_addr=9,eg_fifo=512,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=true,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=9,ing_fifo=512,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=MAX10,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=9,ING_FIFO=512,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)(altera_gpio_lite:18.1:ASYNC_MODE=none,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=input,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=4,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=false,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=none,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=input,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=1,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=false,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=clear,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=output,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=4,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=true,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(altera_gpio_lite:18.1:ASYNC_MODE=clear,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=output,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=1,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=true,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="fyp_max10_tse_sys:.:eth_tse_0"
   kind="altera_eth_tse"
   version="18.1"
   name="fyp_max10_tse_sys_eth_tse_0">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="MAX10" />
  <parameter name="core_version" value="4609" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="512" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="9" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="9" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4609" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="512" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_gpio_lite/altera_gpio_lite_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="fyp_max10_tse_sys" as="eth_tse_0" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 4 starting:altera_eth_tse "submodules/fyp_max10_tse_sys_eth_tse_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Debug" culprit="eth_tse_0"><![CDATA["<b>eth_tse_0</b>" reuses <b>altera_gpio_lite</b> "<b>submodules/altera_gpio_lite</b>"]]></message>
   <message level="Info" culprit="eth_tse_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 15 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 14 starting:altera_gpio_lite "submodules/altera_gpio_lite"</message>
   <message level="Info" culprit="rgmii_in4_0"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_gpio_lite</b> "<b>rgmii_in4_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="fyp_max10_tse_sys:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="fyp_max10_tse_sys_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="125000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 8 starting:altera_avalon_jtag_uart "submodules/fyp_max10_tse_sys_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7961_1353164676694677003.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7961_1353164676694677003.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="fyp_max10_tse_sys:.:master_0"
   kind="altera_jtag_avalon_master"
   version="18.1"
   name="fyp_max10_tse_sys_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="fyp_max10_tse_sys" as="master_0" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 7 starting:altera_jtag_avalon_master "submodules/fyp_max10_tse_sys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/fyp_max10_tse_sys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 10 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 9 starting:timing_adapter "submodules/fyp_max10_tse_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 8 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 7 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 6 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 5 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 4 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 3 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {eth_tse_0_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READ} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {eth_tse_0_reset_connection_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {eth_tse_0_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_tse_0_reset_connection_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {eth_tse_0_reset_connection_reset_bridge.out_reset} {eth_tse_0_control_port_translator.reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {eth_tse_0_control_port_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {eth_tse_0_reset_connection_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {eth_tse_0_reset_connection_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_tse_0_reset_connection_reset_bridge_in_reset} {EXPORT_OF} {eth_tse_0_reset_connection_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {eth_tse_0_control_port} {avalon} {master};set_interface_property {eth_tse_0_control_port} {EXPORT_OF} {eth_tse_0_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.eth_tse_0.control_port} {0};set_module_assignment {interconnect_id.master_0.master} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="fyp_max10_tse_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="fyp_max10_tse_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {eth_tse_0_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READ} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_tse_0_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {eth_tse_0_reset_connection_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {eth_tse_0_reset_connection_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {eth_tse_0_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/eth_tse_0_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_tse_0_reset_connection_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {eth_tse_0_reset_connection_reset_bridge.out_reset} {eth_tse_0_control_port_translator.reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {eth_tse_0_control_port_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {eth_tse_0_reset_connection_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {eth_tse_0_reset_connection_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_tse_0_reset_connection_reset_bridge_in_reset} {EXPORT_OF} {eth_tse_0_reset_connection_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {eth_tse_0_control_port} {avalon} {master};set_interface_property {eth_tse_0_control_port} {EXPORT_OF} {eth_tse_0_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.eth_tse_0.control_port} {0};set_module_assignment {interconnect_id.master_0.master} {0};" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="fyp_max10_tse_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 15 starting:altera_mm_interconnect "submodules/fyp_max10_tse_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="eth_tse_0_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_tse_0_control_port_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="fyp_max10_tse_sys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys" as="rst_controller" />
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fyp_max10_tse_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=MAX10,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=true,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=9,ING_FIFO=512,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="fyp_max10_tse_sys:.:eth_tse_0:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="18.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4609" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="true" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="MAX10" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="9" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="512" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="9" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="512" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="true" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="true" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_eth_tse_0" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 15 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_gpio_lite:18.1:ASYNC_MODE=none,BUFFER_TYPE=single-ended,BUS_HOLD=false,DEVICE_FAMILY=MAX 10,ENABLE_CLOCK_ENA_PORT=false,ENABLE_HR_CLOCK=false,ENABLE_NSLEEP_PORT=false,ENABLE_OE_HALF_CYCLE_DELAY=true,ENABLE_OE_PORT=false,ENABLE_PHASE_DETECTOR_FOR_CK=false,ENABLE_PHASE_INVERT_CTRL_PORT=false,INVERT_CLKDIV_INPUT_CLOCK=false,INVERT_INPUT_CLOCK=false,INVERT_OE_INCLOCK=false,INVERT_OUTPUT=false,INVERT_OUTPUT_CLOCK=false,OPEN_DRAIN_OUTPUT=false,PIN_TYPE=input,REGISTER_MODE=ddr,SET_REGISTER_OUTPUTS_HIGH=false,SIZE=4,SYNC_MODE=none,USE_ADVANCED_DDR_FEATURES=false,USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY=false,USE_DDIO_REG_TO_DRIVE_OE=false,USE_ONE_REG_TO_DRIVE_OE=false,gui_bus_hold=false,gui_clock_enable=false,gui_enable_aclr_port=false,gui_enable_aset_port=false,gui_enable_hr_clock=false,gui_enable_invert_hr_clock_port=false,gui_enable_nsleep_port=false,gui_enable_oe_half_cycle_delay=true,gui_enable_oe_port=false,gui_enable_oe_port_off_shadow=false,gui_enable_oe_port_on_shadow=true,gui_enable_phase_detector_for_ck=false,gui_enable_phase_detector_for_ck_off_shadow=false,gui_enable_sclr_port=false,gui_invert_clkdiv_input_clock=false,gui_invert_input_clock=false,gui_invert_oe_inclock=false,gui_invert_output=false,gui_invert_output_clock=false,gui_io_reg_mode=ddr,gui_open_drain=false,gui_pseudo_diff_buf=false,gui_set_registers_to_power_up_high=false,gui_true_diff_buf=false,gui_use_advanced_ddr_features=false,gui_use_ddio_reg_to_drive_oe=false,gui_use_ddio_reg_to_drive_oe_off_shadow=false,gui_use_hardened_ddio_input_registers=false,gui_use_register_to_drive_obuf_oe=false,gui_use_register_to_drive_obuf_oe_off_shadow=false"
   instancePathKey="fyp_max10_tse_sys:.:eth_tse_0:.:rgmii_in4_0"
   kind="altera_gpio_lite"
   version="18.1"
   name="altera_gpio_lite">
  <parameter name="USE_ONE_REG_TO_DRIVE_OE" value="false" />
  <parameter name="gui_use_hardened_ddio_input_registers" value="false" />
  <parameter name="SYNC_MODE" value="none" />
  <parameter name="SET_REGISTER_OUTPUTS_HIGH" value="false" />
  <parameter name="REGISTER_MODE" value="ddr" />
  <parameter name="gui_set_registers_to_power_up_high" value="false" />
  <parameter name="INVERT_INPUT_CLOCK" value="false" />
  <parameter name="USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY" value="false" />
  <parameter name="gui_enable_invert_hr_clock_port" value="false" />
  <parameter name="SIZE" value="4" />
  <parameter name="BUFFER_TYPE" value="single-ended" />
  <parameter name="gui_enable_sclr_port" value="false" />
  <parameter name="ENABLE_CLOCK_ENA_PORT" value="false" />
  <parameter name="gui_true_diff_buf" value="false" />
  <parameter name="gui_enable_oe_port_off_shadow" value="false" />
  <parameter name="ENABLE_NSLEEP_PORT" value="false" />
  <parameter name="gui_use_ddio_reg_to_drive_oe_off_shadow" value="false" />
  <parameter name="ENABLE_OE_PORT" value="false" />
  <parameter name="gui_enable_nsleep_port" value="false" />
  <parameter name="USE_DDIO_REG_TO_DRIVE_OE" value="false" />
  <parameter name="INVERT_OE_INCLOCK" value="false" />
  <parameter name="gui_invert_input_clock" value="false" />
  <parameter name="gui_bus_hold" value="false" />
  <parameter name="OPEN_DRAIN_OUTPUT" value="false" />
  <parameter name="BUS_HOLD" value="false" />
  <parameter name="INVERT_CLKDIV_INPUT_CLOCK" value="false" />
  <parameter name="USE_ADVANCED_DDR_FEATURES" value="false" />
  <parameter name="ENABLE_OE_HALF_CYCLE_DELAY" value="true" />
  <parameter name="PIN_TYPE" value="input" />
  <parameter name="gui_io_reg_mode" value="ddr" />
  <parameter name="gui_enable_phase_detector_for_ck_off_shadow" value="false" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ENABLE_PHASE_DETECTOR_FOR_CK" value="false" />
  <parameter name="gui_use_ddio_reg_to_drive_oe" value="false" />
  <parameter name="gui_invert_output_clock" value="false" />
  <parameter name="gui_pseudo_diff_buf" value="false" />
  <parameter name="gui_invert_output" value="false" />
  <parameter name="gui_invert_oe_inclock" value="false" />
  <parameter name="ASYNC_MODE" value="none" />
  <parameter name="ENABLE_HR_CLOCK" value="false" />
  <parameter name="ENABLE_PHASE_INVERT_CTRL_PORT" value="false" />
  <parameter name="gui_invert_clkdiv_input_clock" value="false" />
  <parameter name="gui_enable_oe_port_on_shadow" value="true" />
  <parameter name="gui_use_register_to_drive_obuf_oe" value="false" />
  <parameter name="gui_enable_aclr_port" value="false" />
  <parameter name="gui_use_advanced_ddr_features" value="false" />
  <parameter name="gui_enable_phase_detector_for_ck" value="false" />
  <parameter name="INVERT_OUTPUT_CLOCK" value="false" />
  <parameter name="gui_enable_oe_half_cycle_delay" value="true" />
  <parameter name="INVERT_OUTPUT" value="false" />
  <parameter name="gui_enable_oe_port" value="false" />
  <parameter name="gui_clock_enable" value="false" />
  <parameter name="gui_use_register_to_drive_obuf_oe_off_shadow" value="false" />
  <parameter name="gui_enable_hr_clock" value="false" />
  <parameter name="gui_enable_aset_port" value="false" />
  <parameter name="gui_open_drain" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_gpio_lite/altera_gpio_lite_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="fyp_max10_tse_sys_eth_tse_0"
     as="rgmii_in4_0,rgmii_in1_0,rgmii_out4_0,rgmii_out1_0" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 14 starting:altera_gpio_lite "submodules/altera_gpio_lite"</message>
   <message level="Info" culprit="rgmii_in4_0"><![CDATA["<b>eth_tse_0</b>" instantiated <b>altera_gpio_lite</b> "<b>rgmii_in4_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="18.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="fyp_max10_tse_sys_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 10 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="18.1"
   name="fyp_max10_tse_sys_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 9 starting:timing_adapter "submodules/fyp_max10_tse_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="fifo" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 8 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 7 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 6 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="18.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 5 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="18.1"
   name="fyp_max10_tse_sys_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 4 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="fyp_max10_tse_sys:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="18.1"
   name="fyp_max10_tse_sys_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fyp_max10_tse_sys_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 3 starting:channel_adapter "submodules/fyp_max10_tse_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="fyp_max10_tse_sys:.:mm_interconnect_0:.:master_0_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="fyp_max10_tse_sys_mm_interconnect_0"
     as="master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="fyp_max10_tse_sys:.:mm_interconnect_0:.:eth_tse_0_control_port_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="fyp_max10_tse_sys_mm_interconnect_0"
     as="eth_tse_0_control_port_translator" />
  <messages>
   <message level="Debug" culprit="fyp_max10_tse_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="eth_tse_0_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_tse_0_control_port_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
