{"vcs1":{"timestamp_begin":1704266333.734177523, "rt":1.45, "ut":0.61, "st":0.21}}
{"vcselab":{"timestamp_begin":1704266335.274787201, "rt":0.81, "ut":0.35, "st":0.11}}
{"link":{"timestamp_begin":1704266336.145875233, "rt":0.27, "ut":0.18, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704266333.289828746}
{"VCS_COMP_START_TIME": 1704266333.289828746}
{"VCS_COMP_END_TIME": 1704266338.385904551}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 343460}}
{"vcselab": {"peak_mem": 227036}}
