Begin Test:

  a_i = 0000, b_i = 0000, c_i = 0000
  a_i = 0000, b_i = 0000, c_i = 0001
  a_i = 0000, b_i = 0000, c_i = 0010
  a_i = 0000, b_i = 0000, c_i = 0011
  a_i = 0000, b_i = 0000, c_i = 0100
  a_i = 0000, b_i = 0000, c_i = 0101
  a_i = 0000, b_i = 0000, c_i = 0110
  a_i = 0000, b_i = 0000, c_i = 0111
  a_i = 0000, b_i = 0000, c_i = 1000
  a_i = 0000, b_i = 0000, c_i = 1001
  a_i = 0000, b_i = 0000, c_i = 1010
  a_i = 0000, b_i = 0000, c_i = 1011
  a_i = 0000, b_i = 0000, c_i = 1100
  a_i = 0000, b_i = 0000, c_i = 1101
  a_i = 0000, b_i = 0000, c_i = 1110
  a_i = 0000, b_i = 0000, c_i = 1111
  a_i = 0000, b_i = 0001, c_i = 0000
[170000] %Error: testbench.sv:67: Assertion failed in TOP.testbench: [0;31mError![0m: sum_o should be 00001, got 11111 (a_i is 0000, b_i is 0001)
%Error: testbench.sv:67: Verilog $stop
Aborting...
