{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670811895957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670811895957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 23:24:55 2022 " "Processing started: Sun Dec 11 23:24:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670811895957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811895957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811895957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670811896273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670811896273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decod4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod4_16 " "Found entity 1: decod4_16" {  } { { "decod4_16.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/decod4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904526 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(22) " "Verilog HDL warning at register.v(22): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670811904528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_fpga " "Found entity 1: cpu_fpga" {  } { { "cpu_fpga.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_fpga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_fpga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_fpga_tb " "Found entity 1: cpu_fpga_tb" {  } { { "cpu_fpga_tb.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_fpga_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811904552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811904552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_fpga " "Elaborating entity \"cpu_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670811904673 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_fpga.v(15) " "Verilog HDL Case Statement information at cpu_fpga.v(15): all case item expressions in this case statement are onehot" {  } { { "cpu_fpga.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_fpga.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670811904687 "|cpu_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:dut " "Elaborating entity \"cpu\" for hierarchy \"cpu:dut\"" {  } { { "cpu_fpga.v" "dut" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu_fpga.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904688 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_bus cpu.v(58) " "Verilog HDL Always Construct warning at cpu.v(58): variable \"c_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670811904689 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b_bus cpu.v(59) " "Verilog HDL Always Construct warning at cpu.v(59): variable \"b_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670811904689 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_read cpu.v(60) " "Verilog HDL Always Construct warning at cpu.v(60): variable \"ram_data_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670811904689 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_write cpu.v(61) " "Verilog HDL Always Construct warning at cpu.v(61): variable \"ram_data_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670811904689 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores cpu:dut\|banco_registradores:registers " "Elaborating entity \"banco_registradores\" for hierarchy \"cpu:dut\|banco_registradores:registers\"" {  } { { "cpu.v" "registers" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4_16 cpu:dut\|banco_registradores:registers\|decod4_16:decod " "Elaborating entity \"decod4_16\" for hierarchy \"cpu:dut\|banco_registradores:registers\|decod4_16:decod\"" {  } { { "banco_registradores.v" "decod" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:dut\|banco_registradores:registers\|register:MAR " "Elaborating entity \"register\" for hierarchy \"cpu:dut\|banco_registradores:registers\|register:MAR\"" {  } { { "banco_registradores.v" "MAR" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/banco_registradores.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:dut\|ram:ram_mem " "Elaborating entity \"ram\" for hierarchy \"cpu:dut\|ram:ram_mem\"" {  } { { "cpu.v" "ram_mem" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula cpu:dut\|ula:alu " "Elaborating entity \"ula\" for hierarchy \"cpu:dut\|ula:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:dut\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"cpu:dut\|shifter:shifter\"" {  } { { "cpu.v" "shifter" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811904699 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shifter.v(9) " "Verilog HDL Case Statement information at shifter.v(9): all case item expressions in this case statement are onehot" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/shifter.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670811904699 "|cpu|shifter:shifter"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[31\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[31\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[30\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[30\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[29\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[29\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[28\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[28\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[27\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[27\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[26\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[26\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[25\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[25\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[24\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[24\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[23\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[23\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[22\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[22\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[21\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[21\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[20\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[20\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[19\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[19\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[18\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[18\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[17\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[17\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[16\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[16\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[15\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[15\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[14\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[14\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[13\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[13\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[12\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[12\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[11\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[11\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[10\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[10\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[9\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[9\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[8\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[8\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[7\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[7\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[6\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[6\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[5\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[5\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[4\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[4\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:dut\|banco_registradores:registers\|bbus_out\[3\]\" " "Converted tri-state node \"cpu:dut\|banco_registradores:registers\|bbus_out\[3\]\" into a selector" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ula.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[0\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[1\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[2\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[3\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[4\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[5\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[6\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[7\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[8\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[9\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[10\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[11\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[12\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[13\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[14\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[15\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[16\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[17\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[18\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[19\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[20\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[21\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[22\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[23\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[24\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[25\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[26\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[27\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[28\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[29\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[30\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:H\|data_out\[31\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:H\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[3\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[4\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[5\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[6\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[7\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[8\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[9\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[10\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[11\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[12\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[13\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[14\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[15\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[16\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[17\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[18\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[19\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[20\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[21\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[22\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[23\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[24\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[25\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[26\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[27\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[28\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[29\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[30\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[31\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:PC\|data_out\[0\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:PC\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:PC\|data_out\[1\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:PC\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[0\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[1\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[2\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[3\] " "Converted tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MAR\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670811904902 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670811904902 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:dut\|ram:ram_mem\|memory " "RAM logic \"cpu:dut\|ram:ram_mem\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ram.v" "memory" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/ram.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670811904964 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670811904964 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "mir_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mir_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE processador.cpu_fpga0.rtl.mif " "Parameter INIT_FILE set to processador.cpu_fpga0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "WideOr3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"WideOr3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE processador.cpu_fpga1.rtl.mif " "Parameter INIT_FILE set to processador.cpu_fpga1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670811905080 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670811905080 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670811905080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mir_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mir_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811905142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mir_rtl_0 " "Instantiated megafunction \"altsyncram:mir_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE processador.cpu_fpga0.rtl.mif " "Parameter \"INIT_FILE\" = \"processador.cpu_fpga0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670811905142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t01 " "Found entity 1: altsyncram_7t01" {  } { { "db/altsyncram_7t01.tdf" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/db/altsyncram_7t01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811905182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811905182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:WideOr3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:WideOr3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811905207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:WideOr3_rtl_0 " "Instantiated megafunction \"altsyncram:WideOr3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE processador.cpu_fpga1.rtl.mif " "Parameter \"INIT_FILE\" = \"processador.cpu_fpga1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905207 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670811905207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t01 " "Found entity 1: altsyncram_8t01" {  } { { "db/altsyncram_8t01.tdf" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/db/altsyncram_8t01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670811905245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811905245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670811905358 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[2\] led4 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[2\]\" to the node \"led4\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[2\] led4 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[2\]\" to the node \"led4\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[2\] led4 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[2\]\" to the node \"led4\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[2\] led4 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[2\]\" to the node \"led4\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[2\] led4 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[2\]\" to the node \"led4\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[1\] led5 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[1\]\" to the node \"led5\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[1\] led5 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[1\]\" to the node \"led5\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[1\] led5 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[1\]\" to the node \"led5\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[1\] led5 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[1\]\" to the node \"led5\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[1\] led5 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[1\]\" to the node \"led5\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[0\] led6 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:SP\|data_out\[0\]\" to the node \"led6\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[0\] led6 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:LV\|data_out\[0\]\" to the node \"led6\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[0\] led6 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:CPP\|data_out\[0\]\" to the node \"led6\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[0\] led6 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:TOS\|data_out\[0\]\" to the node \"led6\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[0\] led6 " "Removed fan-out from the always-disabled I/O buffer \"cpu:dut\|banco_registradores:registers\|register:OPC\|data_out\[0\]\" to the node \"led6\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1670811905364 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1670811905364 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[2\] led10 " "Converted the fanout from the always-enabled tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[2\]\" to the node \"led10\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[1\] led11 " "Converted the fanout from the always-enabled tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[1\]\" to the node \"led11\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[0\] led12 " "Converted the fanout from the always-enabled tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[0\]\" to the node \"led12\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670811905364 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1670811905364 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[2\] cpu:dut\|ram:ram_mem\|memory " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[2\]\" to the node \"cpu:dut\|ram:ram_mem\|memory\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[1\] cpu:dut\|ram:ram_mem\|memory " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[1\]\" to the node \"cpu:dut\|ram:ram_mem\|memory\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[0\] cpu:dut\|ram:ram_mem\|memory " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MBR\|data_out\[0\]\" to the node \"cpu:dut\|ram:ram_mem\|memory\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[2\] cpu:dut\|ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[2\]\" to the node \"cpu:dut\|ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[1\] cpu:dut\|ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[1\]\" to the node \"cpu:dut\|ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[0\] cpu:dut\|ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"cpu:dut\|banco_registradores:registers\|register:MDR\|data_out\[0\]\" to the node \"cpu:dut\|ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670811905364 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670811905364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670811905447 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "348 " "348 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670811905778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/output_files/processador.map.smsg " "Generated suppressed messages file C:/Users/felip/Desktop/Facul/Repositorio_processador/processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811905821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670811905901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670811905901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670811905952 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670811905952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670811905952 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670811905952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670811905952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670811905977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 23:25:05 2022 " "Processing ended: Sun Dec 11 23:25:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670811905977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670811905977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670811905977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670811905977 ""}
