// Seed: 3416112176
module module_0;
  assign id_1 = id_1;
  assign module_2.id_12 = 0;
  wire id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri0  id_2,
    output wand  id_3
);
  initial id_1 = #1 1;
  buf primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wire id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input tri0 id_14
);
  assign id_10 = 1 == id_8;
  tri  id_16;
  wire id_17;
  assign id_16 = 1;
  module_0 modCall_1 ();
endmodule
