<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>v8: src/arm64/assembler-arm64.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../v8-logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v8
   &#160;<span id="projectnumber">3.25.30(node0.11.13)</span>
   </div>
   <div id="projectbrief">V8 is Google&#39;s open source JavaScript engine</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li><a href="../../examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('da/d0a/assembler-arm64_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">assembler-arm64.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../da/d0a/assembler-arm64_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2013 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// met:</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//     * Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//       notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//     * Redistributions in binary form must reproduce the above</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//       copyright notice, this list of conditions and the following</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//       disclaimer in the documentation and/or other materials provided</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//       with the distribution.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//     * Neither the name of Google Inc. nor the names of its</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//       contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//       from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;v8.h&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#if V8_TARGET_ARCH_ARM64</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define ARM64_DEFINE_REG_STATICS</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d50/assembler-arm64-inl_8h.html">arm64/assembler-arm64-inl.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span>v8 {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">namespace </span>internal {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// CpuFeatures utilities (for V8 compatibility).</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;ExternalReference ExternalReference::cpu_features() {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">return</span> ExternalReference(&amp;CpuFeatures::supported_);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// CPURegList utilities.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;CPURegister <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a3dc9e0c09ff1ab4c817a99051e0321a0">CPURegList::PopLowestIndex</a>() {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(IsValid());</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aaef62c8761ddd1b95824fc57b1b277b5">IsEmpty</a>()) {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">return</span> NoCPUReg;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">int</span> index = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad6004e2c7b934da3780e5414dc2b4d32">CountTrailingZeros</a>(list_, kRegListSizeInBits);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((1 &lt;&lt; index) &amp; list_);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#add1367af4c43786d8a9832aaeebc4b00">Remove</a>(index);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#aa94ffdbcda8ca7565f9fd3aa6b166dd4">CPURegister::Create</a>(index, size_, type_);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;CPURegister <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a483f3aa2139814af7961b6a077b9bd75">CPURegList::PopHighestIndex</a>() {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(IsValid());</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aaef62c8761ddd1b95824fc57b1b277b5">IsEmpty</a>()) {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">return</span> NoCPUReg;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  }</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">int</span> index = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9b9b3b10a42bc3e6ac39ff4228a9752e">CountLeadingZeros</a>(list_, kRegListSizeInBits);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  index = kRegListSizeInBits - 1 - index;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((1 &lt;&lt; index) &amp; list_);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#add1367af4c43786d8a9832aaeebc4b00">Remove</a>(index);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#aa94ffdbcda8ca7565f9fd3aa6b166dd4">CPURegister::Create</a>(index, size_, type_);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9b08a2cd3f47eb8a4202a6cc04267dee">CPURegList::RemoveCalleeSaved</a>() {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ac7010c4d51e937effac3b310bd758d3a">type</a>() == <a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405">CPURegister::kRegister</a>) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#add1367af4c43786d8a9832aaeebc4b00">Remove</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a523e05e6ae50b97d8e45599c7132e4dd">GetCalleeSaved</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a91df3692c40daa77e6a83f94cc0c497f">RegisterSizeInBits</a>()));</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ac7010c4d51e937effac3b310bd758d3a">type</a>() == <a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a">CPURegister::kFPRegister</a>) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#add1367af4c43786d8a9832aaeebc4b00">Remove</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a268fa6d3d36b5560ed717d37392d09f0">GetCalleeSavedFP</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a91df3692c40daa77e6a83f94cc0c497f">RegisterSizeInBits</a>()));</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ac7010c4d51e937effac3b310bd758d3a">type</a>() == <a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa7886d87c7fdacd02a8602ac181663620">CPURegister::kNoRegister</a>);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aaef62c8761ddd1b95824fc57b1b277b5">IsEmpty</a>());</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// The list must already be empty, so do nothing.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;CPURegList <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a523e05e6ae50b97d8e45599c7132e4dd">CPURegList::GetCalleeSaved</a>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">size</a>) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405">CPURegister::kRegister</a>, size, 19, 29);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;CPURegList <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a268fa6d3d36b5560ed717d37392d09f0">CPURegList::GetCalleeSavedFP</a>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">size</a>) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a">CPURegister::kFPRegister</a>, size, 8, 15);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;CPURegList <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a64a3b2a080398bf80cf91336938aac67">CPURegList::GetCallerSaved</a>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">size</a>) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// Registers x0-x18 and lr (x30) are caller-saved.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9bfb0642f75c56fe7212a773ddc710f5">list</a> = <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405">CPURegister::kRegister</a>, size, 0, 18);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  list.Combine(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a04e9f183f36ca901c4fbd71948c6651a">lr</a>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9bfb0642f75c56fe7212a773ddc710f5">list</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;CPURegList <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aec002a11ef0329c3648df5723f5e3390">CPURegList::GetCallerSavedFP</a>(<span class="keywordtype">unsigned</span> size) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Registers d0-d7 and d16-d31 are caller-saved.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a> list = <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a">CPURegister::kFPRegister</a>, size, 0, 7);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  list.Combine(<a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a">CPURegister::kFPRegister</a>, size, 16, 31));</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9bfb0642f75c56fe7212a773ddc710f5">list</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// This function defines the list of registers which are associated with a</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// safepoint slot. Safepoint register slots are saved contiguously on the stack.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// MacroAssembler::SafepointRegisterStackIndex handles mapping from register</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// code to index in the safepoint register slots. Any change here can affect</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// this mapping.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;CPURegList <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a397a71af98d741a179cdca80a901b232">CPURegList::GetSafepointSavedRegisters</a>() {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a> list = <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a523e05e6ae50b97d8e45599c7132e4dd">CPURegList::GetCalleeSaved</a>();</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  list.Combine(</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">CPURegList</a>(<a class="code" href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405">CPURegister::kRegister</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add564a015722d9d4e74e919d5fe77dcf">kXRegSizeInBits</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae1e5501f5bd906533aff8665ec2aea2b">kJSCallerSaved</a>));</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// Note that unfortunately we can&#39;t use symbolic names for registers and have</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// to directly use register codes. This is because this function is used to</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// initialize some static variables and we can&#39;t rely on register variables</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// to be initialized due to static initialization order issues in C++.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Drop ip0 and ip1 (i.e. x16 and x17), as they should not be expected to be</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// preserved outside of the macro assembler.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  list.Remove(16);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  list.Remove(17);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// Add x18 to the safepoint list, as although it&#39;s not in kJSCallerSaved, it</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// is a caller-saved register according to the procedure call standard.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  list.Combine(18);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// Drop jssp as the stack pointer doesn&#39;t need to be included.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  list.Remove(28);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// Add the link register (x30) to the safepoint list.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  list.Combine(30);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9bfb0642f75c56fe7212a773ddc710f5">list</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Implementation of RelocInfo</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> RelocInfo::kApplyMask = 0;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keywordtype">bool</span> RelocInfo::IsCodedSpecially() {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// The deserializer needs to know whether a pointer is specially coded. Being</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// specially coded on ARM64 means that it is a movz/movk sequence. We don&#39;t</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// generate those for relocatable pointers.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordtype">bool</span> RelocInfo::IsInConstantPool() {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc_);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">return</span> instr-&gt;IsLdrLiteralX();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span> RelocInfo::PatchCode(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>* instructions, <span class="keywordtype">int</span> instruction_count) {</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Patch the code at the current address with the supplied instructions.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a>* <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9e9f6458e65e4f27fba1d3fb66911f27">pc</a> = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a>*<span class="keyword">&gt;</span>(pc_);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a>* instr = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a>*<span class="keyword">&gt;</span>(instructions);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; instruction_count; i++) {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    *(pc + i) = *(instr + i);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Indicate that code has changed.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  CPU::FlushICache(pc_, instruction_count * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Patch the code at the current PC with a call to the target address.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Additional guard instructions can be added if required.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">void</span> RelocInfo::PatchCodeWithCall(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac7f0eb0e10bc8bbb03c793ea1256e329">Address</a> target, <span class="keywordtype">int</span> guard_bytes) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#add09d39ec888c2d7e12877586f29368d">UNIMPLEMENTED</a>();</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;Register <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a4f66672918470ea9b1b398a887708823">GetAllocatableRegisterThatIsNotOneOf</a>(Register reg1, Register reg2,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                              Register reg3, Register reg4) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  CPURegList regs(reg1, reg2, reg3, reg4);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../dc/d02/structv8_1_1internal_1_1_register.html#a012f9174885b3081282c123f8ddbc04e">Register::NumAllocatableRegisters</a>(); i++) {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    Register candidate = <a class="code" href="../../dc/d02/structv8_1_1internal_1_1_register.html#a7eabb30653dbc45d6efb2e108e3a8884">Register::FromAllocationIndex</a>(i);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span> (regs.IncludesAliasOf(candidate)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> candidate;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> NoReg;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a2243fa97f60bc06fa9f2f150870fc2b3">AreAliased</a>(<span class="keyword">const</span> CPURegister&amp; reg1, <span class="keyword">const</span> CPURegister&amp; reg2,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <span class="keyword">const</span> CPURegister&amp; reg3, <span class="keyword">const</span> CPURegister&amp; reg4,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <span class="keyword">const</span> CPURegister&amp; reg5, <span class="keyword">const</span> CPURegister&amp; reg6,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keyword">const</span> CPURegister&amp; reg7, <span class="keyword">const</span> CPURegister&amp; reg8) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">int</span> number_of_valid_regs = 0;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">int</span> number_of_valid_fpregs = 0;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add97b64d056798429ddf68a76bf990e1">RegList</a> unique_regs = 0;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add97b64d056798429ddf68a76bf990e1">RegList</a> unique_fpregs = 0;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">const</span> CPURegister regs[] = {reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8};</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; <span class="keyword">sizeof</span>(regs) / <span class="keyword">sizeof</span>(regs[0]); i++) {</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (regs[i].IsRegister()) {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      number_of_valid_regs++;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      unique_regs |= regs[i].Bit();</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (regs[i].IsFPRegister()) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      number_of_valid_fpregs++;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      unique_fpregs |= regs[i].Bit();</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!regs[i].IsValid());</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">int</span> number_of_unique_regs =</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abb5e9d8425fd73744cdad1353ceac616">CountSetBits</a>(unique_regs, <span class="keyword">sizeof</span>(unique_regs) * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a218145ea10aed9047915625daa5f5f46">kBitsPerByte</a>);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">int</span> number_of_unique_fpregs =</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abb5e9d8425fd73744cdad1353ceac616">CountSetBits</a>(unique_fpregs, <span class="keyword">sizeof</span>(unique_fpregs) * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a218145ea10aed9047915625daa5f5f46">kBitsPerByte</a>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(number_of_valid_regs &gt;= number_of_unique_regs);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(number_of_valid_fpregs &gt;= number_of_unique_fpregs);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> (number_of_valid_regs != number_of_unique_regs) ||</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         (number_of_valid_fpregs != number_of_unique_fpregs);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(<span class="keyword">const</span> CPURegister&amp; reg1, <span class="keyword">const</span> CPURegister&amp; reg2,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                        <span class="keyword">const</span> CPURegister&amp; reg3, <span class="keyword">const</span> CPURegister&amp; reg4,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                        <span class="keyword">const</span> CPURegister&amp; reg5, <span class="keyword">const</span> CPURegister&amp; reg6,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                        <span class="keyword">const</span> CPURegister&amp; reg7, <span class="keyword">const</span> CPURegister&amp; reg8) {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(reg1.IsValid());</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">bool</span> match = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  match &amp;= !reg2.IsValid() || reg2.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  match &amp;= !reg3.IsValid() || reg3.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  match &amp;= !reg4.IsValid() || reg4.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  match &amp;= !reg5.IsValid() || reg5.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  match &amp;= !reg6.IsValid() || reg6.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  match &amp;= !reg7.IsValid() || reg7.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  match &amp;= !reg8.IsValid() || reg8.IsSameSizeAndType(reg1);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">return</span> match;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keywordtype">void</span> Operand::initialize_handle(Handle&lt;Object&gt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a66002f6ad3e136f3c4f139f9c775ae29">handle</a>) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a82eb043d79d5c97b659ec88815158ca4">AllowDeferredHandleDereference</a> using_raw_address;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// Verify all Objects referred by code are NOT in new space.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aafde67e17c0eff2ae6a6bef6b217148d">Object</a>* <a class="code" href="../../d4/d7d/heap-snapshot-generator_8cc.html#aab49963775d0eef29ecab5e60bdd31e6">obj</a> = *<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a66002f6ad3e136f3c4f139f9c775ae29">handle</a>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> (obj-&gt;IsHeapObject()) {</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!<a class="code" href="../../d7/da3/classv8_1_1internal_1_1_heap_object.html#a86ec1e2f09518b8f45695104f5653a32">HeapObject::cast</a>(obj)-&gt;GetHeap()-&gt;InNewSpace(obj));</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    immediate_ = <span class="keyword">reinterpret_cast&lt;</span>intptr_t<span class="keyword">&gt;</span>(handle.location());</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    rmode_ = RelocInfo::EMBEDDED_OBJECT;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a47cda1e18818d1f8f03a00e89186c02f">STATIC_ASSERT</a>(<span class="keyword">sizeof</span>(intptr_t) == <span class="keyword">sizeof</span>(int64_t));</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    immediate_ = <span class="keyword">reinterpret_cast&lt;</span>intptr_t<span class="keyword">&gt;</span>(<a class="code" href="../../d4/d7d/heap-snapshot-generator_8cc.html#aab49963775d0eef29ecab5e60bdd31e6">obj</a>);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    rmode_ = RelocInfo::NONE64;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../de/d11/classv8_1_1internal_1_1_operand.html#a713b2de57e3da1c4b5e5faad94800c84">Operand::NeedsRelocation</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (rmode_ == RelocInfo::EXTERNAL_REFERENCE) {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">Serializer::enabled</a>()) {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#ad00fab2f9c3de54f36d77737719fb216">Serializer::TooLateToEnableNow</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">Serializer::enabled</a>();</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> !RelocInfo::IsNone(rmode_);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Assembler</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab92a56902e39c666d02b486a2ac9a9bf">Assembler::Assembler</a>(Isolate* isolate, <span class="keywordtype">void</span>* buffer, <span class="keywordtype">int</span> buffer_size)</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    : AssemblerBase(isolate, buffer, buffer_size),</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      recorded_ast_id_(TypeFeedbackId::<a class="code" href="../../d2/dc3/namespacev8.html#aa944500afca8000fffef41951b9f2660ac9d3e887722f2bc482bcca9d41c512af">None</a>()),</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      unresolved_branches_(),</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      positions_recorder_(this) {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  const_pool_blocked_nesting_ = 0;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  veneer_pool_blocked_nesting_ = 0;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a372de693ad40b3f42839c8ec6ac845f4">Reset</a>();</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acd38c939b97d85479db58bf872012583">Assembler::~Assembler</a>() {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(num_pending_reloc_info_ == 0);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(const_pool_blocked_nesting_ == 0);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(veneer_pool_blocked_nesting_ == 0);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a372de693ad40b3f42839c8ec6ac845f4">Assembler::Reset</a>() {</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a> &gt;= <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>) &amp;&amp; (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a> &lt; <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a> + <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>));</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(const_pool_blocked_nesting_ == 0);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(veneer_pool_blocked_nesting_ == 0);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty());</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  memset(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>, 0, <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a> - <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a> = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  reloc_info_writer.Reposition(reinterpret_cast&lt;byte*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a> + <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>),</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                               reinterpret_cast&lt;byte*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>));</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  num_pending_reloc_info_ = 0;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  next_constant_pool_check_ = 0;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  no_const_pool_before_ = 0;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  first_const_pool_use_ = -1;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa18cef1729be850de79f37013fa768fd">ClearRecordedAstId</a>();</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa41427f1667626bf7ad581e695401b69">Assembler::GetCode</a>(CodeDesc* desc) {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// Emit constant pool if necessary.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a83267e155089d1eda1c9eb3b843a94e3">CheckConstPool</a>(<span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(num_pending_reloc_info_ == 0);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// Set up code descriptor.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">if</span> (desc) {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    desc-&gt;buffer = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    desc-&gt;buffer_size = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    desc-&gt;instr_size = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    desc-&gt;reloc_size = (<span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>) + <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>) -</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                       reloc_info_writer.pos();</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    desc-&gt;origin = <span class="keyword">this</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  }</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73328a15e209cea3b2a806337db9c5cc">Assembler::Align</a>(<span class="keywordtype">int</span> m) {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(m &gt;= 4 &amp;&amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab46d6fb6aab3e552e9fb0ab7fe9212ba">IsPowerOf2</a>(m));</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">while</span> ((<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &amp; (m - 1)) != 0) {</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9feb7476507383309c8e3ff2648016f3">nop</a>();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keywordtype">void</span> Assembler::CheckLabelLinkChain(Label <span class="keyword">const</span> * label) {</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">if</span> (label-&gt;is_linked()) {</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordtype">int</span> linkoffset = label-&gt;pos();</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">bool</span> end_of_chain = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">while</span> (!end_of_chain) {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      Instruction * link = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acefa7d9b82584643823e5aad4bb67dbd">InstructionAt</a>(linkoffset);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordtype">int</span> linkpcoffset = link-&gt;ImmPCOffset();</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      <span class="keywordtype">int</span> prevlinkoffset = linkoffset + linkpcoffset;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      end_of_chain = (linkoffset == prevlinkoffset);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      linkoffset = linkoffset + linkpcoffset;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    }</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a72fb0142ecb5f5d65cda419149d6c1a1">Assembler::RemoveBranchFromLabelLinkChain</a>(Instruction* branch,</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                               Label* label,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                               Instruction* label_veneer) {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(label-&gt;is_linked());</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  CheckLabelLinkChain(label);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  Instruction* link = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acefa7d9b82584643823e5aad4bb67dbd">InstructionAt</a>(label-&gt;pos());</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  Instruction* prev_link = link;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  Instruction* next_link;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">bool</span> end_of_chain = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">while</span> (link != branch &amp;&amp; !end_of_chain) {</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    next_link = link-&gt;<a class="code" href="../../dc/d06/classv8_1_1internal_1_1_instruction.html#aa44ad96f64cdff35de262d84ba4f2f08">ImmPCOffsetTarget</a>();</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    end_of_chain = (link == next_link);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    prev_link = link;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    link = next_link;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(branch == link);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  next_link = branch-&gt;ImmPCOffsetTarget();</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">if</span> (branch == prev_link) {</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// The branch is the first instruction in the chain.</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">if</span> (branch == next_link) {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <span class="comment">// It is also the last instruction in the chain, so it is the only branch</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="comment">// currently referring to this label.</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      label-&gt;Unuse();</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      label-&gt;link_to(reinterpret_cast&lt;byte*&gt;(next_link) - <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (branch == next_link) {</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">// The branch is the last (but not also the first) instruction in the chain.</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    prev_link-&gt;SetImmPCOffsetTarget(prev_link);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">// The branch is in the middle of the chain.</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span> (prev_link-&gt;IsTargetInImmPCOffsetRange(next_link)) {</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      prev_link-&gt;SetImmPCOffsetTarget(next_link);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (label_veneer != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>) {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="comment">// Use the veneer for all previous links in the chain.</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      prev_link-&gt;SetImmPCOffsetTarget(prev_link);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      end_of_chain = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      link = next_link;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="keywordflow">while</span> (!end_of_chain) {</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        next_link = link-&gt;ImmPCOffsetTarget();</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        end_of_chain = (link == next_link);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        link-&gt;SetImmPCOffsetTarget(label_veneer);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        link = next_link;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="comment">// The assert below will fire.</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="comment">// Some other work could be attempted to fix up the chain, but it would be</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="comment">// rather complicated. If we crash here, we may want to consider using an</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="comment">// other mechanism than a chain of branches.</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="comment">// Note that this situation currently should not happen, as we always call</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// this function with a veneer to the target label.</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="comment">// However this could happen with a MacroAssembler in the following state:</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="comment">//    [previous code]</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="comment">//    B(label);</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="comment">//    [20KB code]</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="comment">//    Tbz(label);   // First tbz. Pointing to unconditional branch.</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="comment">//    [20KB code]</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="comment">//    Tbz(label);   // Second tbz. Pointing to the first tbz.</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="comment">//    [more code]</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="comment">// and this function is called to remove the first tbz from the label link</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="comment">// chain. Since tbz has a range of +-32KB, the second tbz cannot point to</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="comment">// the unconditional branch.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a3e1cfef60e774a81f30eaddf26a3a274">CHECK</a>(prev_link-&gt;IsTargetInImmPCOffsetRange(next_link));</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  }</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  CheckLabelLinkChain(label);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">Assembler::bind</a>(Label* label) {</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// Bind label to the address at pc_. All instructions (most likely branches)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// that are linked to this label will be updated to point to the newly-bound</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// label.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!label-&gt;is_near_linked());</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!label-&gt;is_bound());</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// If the label is linked, the link chain looks something like this:</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// |--I----I-------I-------L</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// |----------------------&gt;| pc_offset</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// |--------------&gt;|         linkoffset = label-&gt;pos()</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">//         |&lt;------|         link-&gt;ImmPCOffset()</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// |------&gt;|                 prevlinkoffset = linkoffset + link-&gt;ImmPCOffset()</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">// On each iteration, the last link is updated and then removed from the</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="comment">// chain until only one remains. At that point, the label is bound.</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">// If the label is not linked, no preparation is required before binding.</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">while</span> (label-&gt;is_linked()) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordtype">int</span> linkoffset = label-&gt;pos();</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    Instruction* link = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acefa7d9b82584643823e5aad4bb67dbd">InstructionAt</a>(linkoffset);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordtype">int</span> prevlinkoffset = linkoffset + link-&gt;ImmPCOffset();</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    CheckLabelLinkChain(label);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(linkoffset &gt;= 0);</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(linkoffset &lt; <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>());</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((linkoffset &gt; prevlinkoffset) ||</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;           (linkoffset - prevlinkoffset == kStartOfLabelLinkChain));</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(prevlinkoffset &gt;= 0);</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// Update the link to point to the label.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    link-&gt;SetImmPCOffsetTarget(reinterpret_cast&lt;Instruction*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>));</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// Link the label to the previous link in the chain.</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">if</span> (linkoffset - prevlinkoffset == kStartOfLabelLinkChain) {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <span class="comment">// We hit kStartOfLabelLinkChain, so the chain is fully processed.</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      label-&gt;Unuse();</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="comment">// Update the label for the next iteration.</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      label-&gt;link_to(prevlinkoffset);</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  label-&gt;bind_to(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>());</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(label-&gt;is_bound());</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!label-&gt;is_linked());</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  DeleteUnresolvedBranchInfoForLabel(label);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">int</span> Assembler::LinkAndGetByteOffsetTo(Label* label) {</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<span class="keyword">sizeof</span>(*<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>) == 1);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  CheckLabelLinkChain(label);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordtype">int</span> offset;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">if</span> (label-&gt;is_bound()) {</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// The label is bound, so it does not need to be updated. Referring</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// instructions must link directly to the label as they will not be</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">// updated.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">// In this case, label-&gt;pos() returns the offset of the label from the</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// start of the buffer.</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">// Note that offset can be zero for self-referential instructions. (This</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// could be useful for ADR, for example.)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    offset = label-&gt;pos() - <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(offset &lt;= 0);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (label-&gt;is_linked()) {</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      <span class="comment">// The label is linked, so the referring instruction should be added onto</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="comment">// the end of the label&#39;s link chain.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="comment">//</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="comment">// In this case, label-&gt;pos() returns the offset of the last linked</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="comment">// instruction from the start of the buffer.</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      offset = label-&gt;pos() - <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(offset != kStartOfLabelLinkChain);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="comment">// Note that the offset here needs to be PC-relative only so that the</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      <span class="comment">// first instruction in a buffer can link to an unbound label. Otherwise,</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="comment">// the offset would be 0 for this case, and 0 is reserved for</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <span class="comment">// kStartOfLabelLinkChain.</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <span class="comment">// The label is unused, so it now becomes linked and the referring</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <span class="comment">// instruction is at the start of the new link chain.</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      offset = kStartOfLabelLinkChain;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    }</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// The instruction at pc is now the last link in the label&#39;s chain.</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    label-&gt;link_to(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>());</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">return</span> offset;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="keywordtype">void</span> Assembler::DeleteUnresolvedBranchInfoForLabel(Label* label) {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty()) {</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>);</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  }</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// Branches to this label will be resolved when the label is bound below.</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  std::multimap&lt;int, FarBranchInfo&gt;::iterator it_tmp, it;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  it = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.begin();</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">while</span> (it != <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.end()) {</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    it_tmp = it++;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">if</span> (it_tmp-&gt;second.label_ == label) {</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a3e1cfef60e774a81f30eaddf26a3a274">CHECK</a>(it_tmp-&gt;first &gt;= <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>());</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.erase(it_tmp);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    }</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty()) {</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> =</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">unresolved_branches_first_limit</a>() - <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2cf9bf5e7bea5e8ec7e1aabf17af258">kVeneerDistanceCheckMargin</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a02531fcc033989a63d31d48c56b2c3a3">Assembler::StartBlockConstPool</a>() {</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">if</span> (const_pool_blocked_nesting_++ == 0) {</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// Prevent constant pool checks happening by setting the next check to</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="comment">// the biggest possible offset.</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    next_constant_pool_check_ = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  }</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3c0498b0df84570d5112c772e462aa46">Assembler::EndBlockConstPool</a>() {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">if</span> (--const_pool_blocked_nesting_ == 0) {</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">// Check the constant pool hasn&#39;t been blocked for too long.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((num_pending_reloc_info_ == 0) ||</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;           (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &lt; (first_const_pool_use_ + kMaxDistToConstPool)));</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">// Two cases:</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">//  * no_const_pool_before_ &gt;= next_constant_pool_check_ and the emission is</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">//    still blocked</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">//  * no_const_pool_before_ &lt; next_constant_pool_check_ and the next emit</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">//    will trigger a check.</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    next_constant_pool_check_ = no_const_pool_before_;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;}</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77142d375cad831e512ec6ada7ed95e3">Assembler::is_const_pool_blocked</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">return</span> (const_pool_blocked_nesting_ &gt; 0) ||</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;         (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &lt; no_const_pool_before_);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8246765e432d360f1e722c8e83b97509">Assembler::IsConstantPoolAt</a>(Instruction* instr) {</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// The constant pool marker is made of two instructions. These instructions</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="comment">// will never be emitted by the JIT, so checking for the first one is enough:</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">// 0: ldr xzr, #&lt;size of pool&gt;</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordtype">bool</span> result = instr-&gt;IsLdrLiteralX() &amp;&amp; (instr-&gt;Rt() == xzr.code());</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">// It is still worth asserting the marker is complete.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// 4: blr xzr</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!result || (instr-&gt;following()-&gt;IsBranchAndLinkToRegister() &amp;&amp;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                     instr-&gt;following()-&gt;Rn() == xzr.code()));</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a289b82006faed782bb848c0e666f0015">Assembler::ConstantPoolSizeAt</a>(Instruction* instr) {</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#ifdef USE_SIMULATOR</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="comment">// Assembler::debug() embeds constants directly into the instruction stream.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">// Although this is not a genuine constant pool, treat it like one to avoid</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">// disassembling the constants.</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> ((instr-&gt;Mask(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba9580017ed2c4c6d2373acf500e4c477b">ExceptionMask</a>) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba5fa8c1a2d62dd3da3a5802305fb1f9d4">HLT</a>) &amp;&amp;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      (instr-&gt;ImmException() == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a09bcf73aa58749c5fa7e8014659e451d">kImmExceptionIsDebug</a>)) {</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a1caa5af05ec5fc8823953bb5436e4bc7">message</a> =</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keyword">reinterpret_cast&lt;</span><span class="keyword">const </span><span class="keywordtype">char</span>*<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            instr-&gt;InstructionAtOffset(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad992b6eaa414135bf6937221adbbe633">kDebugMessageOffset</a>));</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordtype">int</span> size = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad992b6eaa414135bf6937221adbbe633">kDebugMessageOffset</a> + strlen(message) + 1;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a4718d33a2325528d5e80c19da5199e20">RoundUp</a>(size, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>) / <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  }</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// Same for printf support, see MacroAssembler::CallPrintf().</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> ((instr-&gt;Mask(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba9580017ed2c4c6d2373acf500e4c477b">ExceptionMask</a>) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba5fa8c1a2d62dd3da3a5802305fb1f9d4">HLT</a>) &amp;&amp;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      (instr-&gt;ImmException() == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae24f171f220d8decc435b175206f6cae">kImmExceptionIsPrintf</a>)) {</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0e3a40fbc1b420fa537fe0e20818ad06">kPrintfLength</a> / <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8246765e432d360f1e722c8e83b97509">IsConstantPoolAt</a>(instr)) {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> instr-&gt;ImmLLiteral();</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  }</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a608ea517282101f73ecce69b83048224">Assembler::ConstantPoolMarker</a>(uint32_t size) {</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77142d375cad831e512ec6ada7ed95e3">is_const_pool_blocked</a>());</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="comment">// + 1 is for the crash guard.</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5c7b2d385405f08874c6fc7f4d6226a3a93cab17d6bce81e1422da9f1ce7f4587">LDR_x_lit</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77cb7465f019552c1c9d68cf0d9642cd">ImmLLiteral</a>(2 * size + 1) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(xzr));</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73139b959f4b5669243c7333fcfae5ec">Assembler::EmitPoolGuard</a>() {</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">// We must generate only one instruction as this is used in scopes that</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="comment">// control the size of the code generated.</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9ae849d1a2246b3201988a3d083f86e5cf">BLR</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(xzr));</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;}</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acca4e0081c3a686065a45f6a41200a25">Assembler::ConstantPoolGuard</a>() {</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// Currently this is only used after a constant pool marker.</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77142d375cad831e512ec6ada7ed95e3">is_const_pool_blocked</a>());</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(instr-&gt;preceding()-&gt;IsLdrLiteralX() &amp;&amp;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;         instr-&gt;preceding()-&gt;Rt() == xzr.code());</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73139b959f4b5669243c7333fcfae5ec">EmitPoolGuard</a>();</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a69e0ad987087575f450e800947f11605">Assembler::StartBlockVeneerPool</a>() {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  ++veneer_pool_blocked_nesting_;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af216bb26e50999e06da62f089ecd54d8">Assembler::EndBlockVeneerPool</a>() {</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">if</span> (--veneer_pool_blocked_nesting_ == 0) {</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// Check the veneer pool hasn&#39;t been blocked for too long.</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty() ||</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;           (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &lt; <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">unresolved_branches_first_limit</a>()));</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  }</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab12db9c4a338f67531a93e54f9fdc988">Assembler::br</a>(<span class="keyword">const</span> Register&amp; xn) {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(xn.Is64Bits());</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9a60a57eed407e7df8eb3bf49f61a042c1">BR</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(xn));</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;}</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa3c4a0384a27fa79c2cc0e1836d83a9a">Assembler::blr</a>(<span class="keyword">const</span> Register&amp; xn) {</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(xn.Is64Bits());</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="comment">// The pattern &#39;blr xzr&#39; is used as a guard to detect when execution falls</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// through the constant pool. It should not be emitted.</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!xn.Is(xzr));</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9ae849d1a2246b3201988a3d083f86e5cf">BLR</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(xn));</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;}</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ccd3195f9a47ecf7aba276df765654f">Assembler::ret</a>(<span class="keyword">const</span> Register&amp; xn) {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(xn.Is64Bits());</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9ab2510768eaba5e52ba71678e19a65464">RET</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(xn));</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">Assembler::b</a>(<span class="keywordtype">int</span> imm26) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6b908b95d822d1d044419ebb8bed5b8ca9d3d9048db16a7eee539e93e3618cbe7">B</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a39ee031b0200a96437022114297cd87f">ImmUncondBranch</a>(imm26));</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;}</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">Assembler::b</a>(Label* label) {</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">b</a>(LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">Assembler::b</a>(<span class="keywordtype">int</span> imm19, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad63b9bd6d253ce73ff3b1e969492e369a90338d74ce130e62e15cde6771afadce">B_cond</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2e85b5e23c017a34764ce3042f17bec">ImmCondBranch</a>(imm19) | cond);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">Assembler::b</a>(Label* label, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">b</a>(LinkAndGetInstructionOffsetTo(label), cond);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;}</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23aaeb64e74522da4ba745e07258d3e0">Assembler::bl</a>(<span class="keywordtype">int</span> imm26) {</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6b908b95d822d1d044419ebb8bed5b8caf603e0d046225e81459ffe6d8ee5ba6b">BL</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a39ee031b0200a96437022114297cd87f">ImmUncondBranch</a>(imm26));</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23aaeb64e74522da4ba745e07258d3e0">Assembler::bl</a>(Label* label) {</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23aaeb64e74522da4ba745e07258d3e0">bl</a>(LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9620fe51ef5a550f96731a8ecf6abe71">Assembler::cbz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                    <span class="keywordtype">int</span> imm19) {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rt) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a1804223edb16ba75fc078c3dcc7e4145ab0c7ef35756f4548f54a1ff331da2a4c">CBZ</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a828c3a9fcd1089439aa9b00fb18a0271">ImmCmpBranch</a>(imm19) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;}</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9620fe51ef5a550f96731a8ecf6abe71">Assembler::cbz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                    Label* label) {</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9620fe51ef5a550f96731a8ecf6abe71">cbz</a>(rt, LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1a2136516297125e71991247c402ef52">Assembler::cbnz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                     <span class="keywordtype">int</span> imm19) {</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rt) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a1804223edb16ba75fc078c3dcc7e4145a36f5e568623bb28647f0faf16242727c">CBNZ</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a828c3a9fcd1089439aa9b00fb18a0271">ImmCmpBranch</a>(imm19) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;}</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1a2136516297125e71991247c402ef52">Assembler::cbnz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                     Label* label) {</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1a2136516297125e71991247c402ef52">cbnz</a>(rt, LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4536c689863a36b1961a20fdc67c13d7">Assembler::tbz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                    <span class="keywordtype">unsigned</span> bit_pos,</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                    <span class="keywordtype">int</span> imm14) {</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits() || (rt.Is32Bits() &amp;&amp; (bit_pos &lt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a8275bc992daf81d61e8aca600b468ac9">kWRegSizeInBits</a>)));</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a57aeb6a4ff77b253e2702fbaa0647913a68c1daa2746b8d29b5b8885f40b1fe58">TBZ</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad6ace595ee16e4388ee93b996d193bce">ImmTestBranchBit</a>(bit_pos) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9f8043ad3e01688bec44a007398ee6d1">ImmTestBranch</a>(imm14) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4536c689863a36b1961a20fdc67c13d7">Assembler::tbz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                    <span class="keywordtype">unsigned</span> bit_pos,</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                    Label* label) {</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4536c689863a36b1961a20fdc67c13d7">tbz</a>(rt, bit_pos, LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5ace2de6c4b36a8177e84306c7e642aa">Assembler::tbnz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                     <span class="keywordtype">unsigned</span> bit_pos,</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                     <span class="keywordtype">int</span> imm14) {</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits() || (rt.Is32Bits() &amp;&amp; (bit_pos &lt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a8275bc992daf81d61e8aca600b468ac9">kWRegSizeInBits</a>)));</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a57aeb6a4ff77b253e2702fbaa0647913ac26769e79e0e09430d0c3cbbf859e7c2">TBNZ</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad6ace595ee16e4388ee93b996d193bce">ImmTestBranchBit</a>(bit_pos) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9f8043ad3e01688bec44a007398ee6d1">ImmTestBranch</a>(imm14) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;}</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5ace2de6c4b36a8177e84306c7e642aa">Assembler::tbnz</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                     <span class="keywordtype">unsigned</span> bit_pos,</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                     Label* label) {</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5ace2de6c4b36a8177e84306c7e642aa">tbnz</a>(rt, bit_pos, LinkAndGetInstructionOffsetTo(label));</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;}</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae2492f661d391c2b381ca55e5f116f3c">Assembler::adr</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keywordtype">int</span> imm21) {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits());</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a32ce17bb6ee111a28353cbeb2d1f06e3abef4dfd88c977ef7f75516ab230df195">ADR</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a61c47e7df71528e50deb8cadad78e32a">ImmPCRelAddress</a>(imm21) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae2492f661d391c2b381ca55e5f116f3c">Assembler::adr</a>(<span class="keyword">const</span> Register&amp; rd, Label* label) {</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae2492f661d391c2b381ca55e5f116f3c">adr</a>(rd, LinkAndGetByteOffsetTo(label));</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afac029fae742e1b0ecb6fe735877189a">Assembler::add</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">AddSub</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">LeaveFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad7ee10720f00c00084f137d33609a902">ADD</a>);</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8ae5c596e648656fabea11c56891c003">Assembler::adds</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">AddSub</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad7ee10720f00c00084f137d33609a902">ADD</a>);</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;}</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2457e6d1ec78cc86b198c50e2aa4154d">Assembler::cmn</a>(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rn);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8ae5c596e648656fabea11c56891c003">adds</a>(zr, rn, operand);</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a941673a0df0bc89a1147091ae0d1c43d">Assembler::sub</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">AddSub</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">LeaveFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ac4258182400772adf5bbee778dca04ed">SUB</a>);</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;}</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a51c0c134031ac95d5c57d64535575c59">Assembler::subs</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">AddSub</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ac4258182400772adf5bbee778dca04ed">SUB</a>);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;}</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8c5f44b7cc6a2ba2c0f6424536555404">Assembler::cmp</a>(<span class="keyword">const</span> Register&amp; rn, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rn);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a51c0c134031ac95d5c57d64535575c59">subs</a>(zr, rn, operand);</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a211f94be4c81c88df283d35d51c14065">Assembler::neg</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a941673a0df0bc89a1147091ae0d1c43d">sub</a>(rd, zr, operand);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3cf328a83e7cb533cb5c00543064931e">Assembler::negs</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a51c0c134031ac95d5c57d64535575c59">subs</a>(rd, zr, operand);</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;}</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a52e9866ac1d6a31bdfabe0947551accd">Assembler::adc</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">AddSubWithCarry</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">LeaveFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8bad251174263b28388454816799ffd91ae">ADC</a>);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6d437df3166702b713af57f6276b8051">Assembler::adcs</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">AddSubWithCarry</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8bad251174263b28388454816799ffd91ae">ADC</a>);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;}</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6192b1c6a235e5ae75358b0ecb6ff72d">Assembler::sbc</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">AddSubWithCarry</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">LeaveFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8baff1160410ac673a2adb82da2fa83b7ef">SBC</a>);</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6b93172ae601031a7bc71f9970c231a">Assembler::sbcs</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">AddSubWithCarry</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8baff1160410ac673a2adb82da2fa83b7ef">SBC</a>);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;}</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aebd453e13870b4962bac424cf317cd6f">Assembler::ngc</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6192b1c6a235e5ae75358b0ecb6ff72d">sbc</a>(rd, zr, operand);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4a4026eb769bb3c08d94969c34b14d58">Assembler::ngcs</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6b93172ae601031a7bc71f9970c231a">sbcs</a>(rd, zr, operand);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">// Logical instructions.</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3553d09d0f3ef9efbf0119b34db84ad7">Assembler::and_</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81a4bbeceb3961f500cd37cb2e1be22d6d9">AND</a>);</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;}</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7fcb02d50d73f22ab918bdad56781031">Assembler::ands</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a10b9061c80c1cd8098397d1c9676e691">ANDS</a>);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7099a0cc53d3705167947c3ea0ce8928">Assembler::tst</a>(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7fcb02d50d73f22ab918bdad56781031">ands</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rn), rn, operand);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad95cf0be9a7b9bdf2d362c9d47edc621">Assembler::bic</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5ac59f8c726faba5ca29d836ecc0963b27">BIC</a>);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a26eb5cfa757c3b352f738a193a9c1d5b">Assembler::bics</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a70a7a17cf9db6a3af5e2808f8f9988e1">BICS</a>);</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b74bf9dd781cf8f1faea1a34bc5d6db">Assembler::orr</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a86c451615ab8bdca0212e55152143fd3">ORR</a>);</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac1bf8149266044a5898a76b4bbed0929">Assembler::orn</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a9cbb4a3f97b1fe09bcec66c86c51d1fc">ORN</a>);</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2dd9f7b8a3bf701c18f5f727346bcc8">Assembler::eor</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5aee0de435400d99892021fb337cd48de3">EOR</a>);</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a13db284c838827bbc3c9687c5cf1719a">Assembler::eon</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                    <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Logical</a>(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5aef1548cb40e843b253c06f1f220dcb83">EON</a>);</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;}</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a588b39146c8037e8e6a2b94313322d6b">Assembler::lslv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a64ae58c1308547a59404a8cd80dec8d6">LSLV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;}</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a04038f1871698bfea6be9872c05c35a3">Assembler::lsrv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a1fcca127e5614ee1494aec57d60d8ec7">LSRV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;}</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae8e14bc1c1611c0bce6cca963a1a784f">Assembler::asrv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4ab32649fb15d42dfe6038b991f0907f83">ASRV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1493a0dfd6ebab3cd5b1e2460b7a690e">Assembler::rorv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4aab6b2f65018dadd77d2f669853b47e42">RORV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// Bitfield operations.</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a39b782cbb635c8328125aead4e35a2e8">Assembler::bfm</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                     <span class="keywordtype">unsigned</span> immr,</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                     <span class="keywordtype">unsigned</span> imms) {</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a99fb83031ce9923c84392b4e92f956b5a2c63acbe79d9f41ba6bb7766e9c37702">N</a> = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) &gt;&gt; (<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a30d92dfe0537e6bec3b6de4d13f4cc45">kSFOffset</a> - <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6703476ac9c8df17cbc8b5a468e63d3d">kBitfieldNOffset</a>);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7aae130cf446b830a581f927121103a79a">BFM</a> | N |</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a197b04c7a98e57af28a0f0d9ee48ff6a">ImmR</a>(immr, rd.SizeInBits()) |</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afbadef1b361068b5e6a20244488a663c">ImmS</a>(imms, rn.SizeInBits()) |</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;}</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a08670010198fcc6b14171c44ce0629a8">Assembler::sbfm</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                     <span class="keywordtype">unsigned</span> immr,</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                     <span class="keywordtype">unsigned</span> imms) {</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() || rn.Is32Bits());</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> N = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) &gt;&gt; (<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a30d92dfe0537e6bec3b6de4d13f4cc45">kSFOffset</a> - <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6703476ac9c8df17cbc8b5a468e63d3d">kBitfieldNOffset</a>);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7aa7d5c9ac1ce94b841781e014ce766f65">SBFM</a> | N |</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a197b04c7a98e57af28a0f0d9ee48ff6a">ImmR</a>(immr, rd.SizeInBits()) |</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afbadef1b361068b5e6a20244488a663c">ImmS</a>(imms, rn.SizeInBits()) |</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;}</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a75f8e2ac9f60d144d32a54aecccbad12">Assembler::ubfm</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                     <span class="keywordtype">unsigned</span> immr,</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                     <span class="keywordtype">unsigned</span> imms) {</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> N = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) &gt;&gt; (<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a30d92dfe0537e6bec3b6de4d13f4cc45">kSFOffset</a> - <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6703476ac9c8df17cbc8b5a468e63d3d">kBitfieldNOffset</a>);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7a26740a1fff91c829e8e984d5dc00761e">UBFM</a> | N |</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a197b04c7a98e57af28a0f0d9ee48ff6a">ImmR</a>(immr, rd.SizeInBits()) |</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afbadef1b361068b5e6a20244488a663c">ImmS</a>(imms, rn.SizeInBits()) |</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a55856407bf8e5a60193367fbf69f38d3">Assembler::extr</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                     <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                     <span class="keywordtype">unsigned</span> lsb) {</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> N = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) &gt;&gt; (<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a30d92dfe0537e6bec3b6de4d13f4cc45">kSFOffset</a> - <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6703476ac9c8df17cbc8b5a468e63d3d">kBitfieldNOffset</a>);</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac91de504aaf03afa29e2a6f7cdd803b5a7faa8289190d17eb83d0d5281cc7a1cf">EXTR</a> | N | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) |</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afbadef1b361068b5e6a20244488a663c">ImmS</a>(lsb, rn.SizeInBits()) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ea561dee5c782418dcbcc1c87f0cadc">Assembler::csel</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                     <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                     <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  ConditionalSelect(rd, rn, rm, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa9a5b587c7faebd46c7cdd4e4c53bb0b9">CSEL</a>);</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;}</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cdd5d6461ecc8baea6b9b19fb828b1e">Assembler::csinc</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                      <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  ConditionalSelect(rd, rn, rm, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa78e48b94e8560cb9e6543fc005c03bb9">CSINC</a>);</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041704601a86504bc44b7ba2553da634">Assembler::csinv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                      <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  ConditionalSelect(rd, rn, rm, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa055dd90017e6487d848e59268e7c1e31">CSINV</a>);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;}</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa67006452fe44ff173b39a08c0bee0d5">Assembler::csneg</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;                      <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  ConditionalSelect(rd, rn, rm, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aadea5332906128bd87df1e3d6de810710">CSNEG</a>);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a90c3d0bd3c8fed6a6e5e9ea4d15970a9">Assembler::cset</a>(<span class="keyword">const</span> Register &amp;rd, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">al</a>) &amp;&amp; (cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">nv</a>));</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cdd5d6461ecc8baea6b9b19fb828b1e">csinc</a>(rd, zr, zr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">InvertCondition</a>(cond));</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aaca1891bcc9b80d8b26cbbeda845901b">Assembler::csetm</a>(<span class="keyword">const</span> Register &amp;rd, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">al</a>) &amp;&amp; (cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">nv</a>));</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd);</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041704601a86504bc44b7ba2553da634">csinv</a>(rd, zr, zr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">InvertCondition</a>(cond));</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;}</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a78b070d6216ab6c4b8df8b133e54b2de">Assembler::cinc</a>(<span class="keyword">const</span> Register &amp;rd, <span class="keyword">const</span> Register &amp;rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">al</a>) &amp;&amp; (cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">nv</a>));</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cdd5d6461ecc8baea6b9b19fb828b1e">csinc</a>(rd, rn, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">InvertCondition</a>(cond));</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;}</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a76bccaebc647ce488d1ff37696d512e7">Assembler::cinv</a>(<span class="keyword">const</span> Register &amp;rd, <span class="keyword">const</span> Register &amp;rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">al</a>) &amp;&amp; (cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">nv</a>));</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041704601a86504bc44b7ba2553da634">csinv</a>(rd, rn, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">InvertCondition</a>(cond));</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;}</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a25cab30c7d98bd6aa7fa1ae8fb75d8ba">Assembler::cneg</a>(<span class="keyword">const</span> Register &amp;rd, <span class="keyword">const</span> Register &amp;rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">al</a>) &amp;&amp; (cond != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">nv</a>));</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa67006452fe44ff173b39a08c0bee0d5">csneg</a>(rd, rn, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">InvertCondition</a>(cond));</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;}</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="keywordtype">void</span> Assembler::ConditionalSelect(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;                                  <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                                  <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond,</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                                  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735a">ConditionalSelectOp</a> op) {</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bd9c8acbd4af2b2faf9fe2b8ab31d59">Cond</a>(cond) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1e8c1a0e713433246c61b2d2d8a68aef">Assembler::ccmn</a>(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                     <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac07b406ff87cafb1d2cd8356995f5f81">StatusFlags</a> nzcv,</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                     <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a236c9ae1ca024105b3af6e1efd6a6e66">ConditionalCompare</a>(rn, operand, nzcv, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137a4095ad3b4061accf2e42b28253a8a26f">CCMN</a>);</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;}</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aaf480f8311d222f61dc17c7d6484a7a1">Assembler::ccmp</a>(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                     <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                     <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac07b406ff87cafb1d2cd8356995f5f81">StatusFlags</a> nzcv,</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                     <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a236c9ae1ca024105b3af6e1efd6a6e66">ConditionalCompare</a>(rn, operand, nzcv, cond, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137afacd6182342ec8ab23fbe814680a9d9f">CCMP</a>);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="keywordtype">void</span> Assembler::DataProcessing3Source(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                      <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                      <span class="keyword">const</span> Register&amp; ra,</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226">DataProcessing3SourceOp</a> op) {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aacc0ce9174e78b3401fa2b4a7dcab0a5">Ra</a>(ra) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;}</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8bdd5b42be4a846e1a2daf31359c0538">Assembler::mul</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                    <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                    <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rd, rn, rm));</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rn);</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  DataProcessing3Source(rd, rn, rm, zr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a3ac82833f802d2e562a540c0709a3ffe">MADD</a>);</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;}</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a81f94a5e0e57f8ca0996390d2fd48ecf">Assembler::madd</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                     <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                     <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rd, rn, rm, ra));</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a3ac82833f802d2e562a540c0709a3ffe">MADD</a>);</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;}</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ada5c5d75607576329baf7a8a043938ce">Assembler::mneg</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rd, rn, rm));</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  Register zr = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rn);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  DataProcessing3Source(rd, rn, rm, zr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a2d90ab4765921067aec2e765c3dc76f3">MSUB</a>);</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a75b89036bfceca248e688e8d6ce9f243">Assembler::msub</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                     <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                     <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rd, rn, rm, ra));</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a2d90ab4765921067aec2e765c3dc76f3">MSUB</a>);</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;}</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acebba98ab75a37e78c4cc4fe4fa640f1">Assembler::smaddl</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                       <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                       <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                       <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() &amp;&amp; ra.Is64Bits());</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is32Bits() &amp;&amp; rm.Is32Bits());</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a8554235252a7850992d803fa5a9e6872">SMADDL_x</a>);</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a10de03ba286b9b4fa5dbb34e16154766">Assembler::smsubl</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;                       <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                       <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                       <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() &amp;&amp; ra.Is64Bits());</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is32Bits() &amp;&amp; rm.Is32Bits());</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a8caeb9c559e947155a8482c70e862865">SMSUBL_x</a>);</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;}</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a489aa0431edf456b35d571a7c35f8c48">Assembler::umaddl</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                       <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                       <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                       <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() &amp;&amp; ra.Is64Bits());</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is32Bits() &amp;&amp; rm.Is32Bits());</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a1e25f9bd86f28a3db6521f77339142c9">UMADDL_x</a>);</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;}</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0df376f812ff6c6e513a73ea37f0dbe7">Assembler::umsubl</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                       <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                       <span class="keyword">const</span> Register&amp; rm,</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                       <span class="keyword">const</span> Register&amp; ra) {</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() &amp;&amp; ra.Is64Bits());</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is32Bits() &amp;&amp; rm.Is32Bits());</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  DataProcessing3Source(rd, rn, rm, ra, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226ad8372a2c6567232d2834a7d38641c1e2">UMSUBL_x</a>);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a927e9d229ba57badf4df9d5467fe0f14">Assembler::smull</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                      <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits());</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is32Bits() &amp;&amp; rm.Is32Bits());</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  DataProcessing3Source(rd, rn, rm, xzr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a8554235252a7850992d803fa5a9e6872">SMADDL_x</a>);</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;}</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a572bb04fab1346565d9b6845920d0732">Assembler::smulh</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                      <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rd, rn, rm));</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  DataProcessing3Source(rd, rn, rm, xzr, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a2ad3702c7c04f9850d596b77331c76c8">SMULH_x</a>);</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;}</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abbc55920bef267c9cd7343689d9ab5c4">Assembler::sdiv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a63bca0e180fa33787b7fe0bbcc6d910e">SDIV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;}</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a974d29b1d4e959cb714d6e94ae819321">Assembler::udiv</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                     <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                     <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rm.SizeInBits());</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a86a8118d8d1408ce5c920a36020b9dfd">UDIV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(rm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;}</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acb1142a85b7ed48092a79e219109e08d">Assembler::rbit</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                     <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  DataProcessing1Source(rd, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a9ba00343e5120f8035958c9019497241">RBIT</a>);</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;}</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a64a8aeb5103e007c8aadf33cbee01a00">Assembler::rev16</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                      <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  DataProcessing1Source(rd, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989af6f02608da63fd9b5ad13ff38349836d">REV16</a>);</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2e7e151909f39159db5d5c92546c9c9">Assembler::rev32</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                      <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits());</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  DataProcessing1Source(rd, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a8b209f5ffbac4635f21eb0d452a99ad8">REV</a>);</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeffd228d117d8a93a4e47b04fbd68178">Assembler::rev</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                    <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  DataProcessing1Source(rd, rn, rd.Is64Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a3d84fc3ef86dfdc35679bc7aa5fe36c6">REV_x</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989ade5cef25ab12dba169ffa554b64fe57d">REV_w</a>);</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;}</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7cb795efe2ed6b394adc2f2b7e98eb68">Assembler::clz</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                    <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  DataProcessing1Source(rd, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81adc6f26968ea0fa530174ed549f851038">CLZ</a>);</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad4722098b0d7149f8e3e2906003d7f72">Assembler::cls</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                    <span class="keyword">const</span> Register&amp; rn) {</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  DataProcessing1Source(rd, rn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989aa5e0d06ffc1b0ee32eda539e6528a3e6">CLS</a>);</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;}</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae26616accc8858a73dd9e31c4f9df17d">Assembler::ldp</a>(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                    <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;                    <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  LoadStorePair(rt, rt2, src, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab8d6195a818b321d6a4bdf7cd9050edd">LoadPairOpFor</a>(rt, rt2));</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;}</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a088abbbacb9d02f6cd45a293c1183b30">Assembler::stp</a>(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                    <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                    <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; dst) {</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  LoadStorePair(rt, rt2, dst, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a505418729894bbbedf774b81eb345f68">StorePairOpFor</a>(rt, rt2));</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac0ed2357eca56aa913c089cc5a9c754e">Assembler::ldpsw</a>(<span class="keyword">const</span> Register&amp; rt,</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                      <span class="keyword">const</span> Register&amp; rt2,</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;                      <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits());</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  LoadStorePair(rt, rt2, src, LDPSW_x);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="keywordtype">void</span> Assembler::LoadStorePair(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                              <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                              <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; addr,</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;                              <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085">LoadStorePairOp</a> op) {</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">// &#39;rt&#39; and &#39;rt2&#39; can only be aliased for stores.</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(((op &amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085aa615267359938df842a4b564482e38a7">LoadStorePairLBit</a>) == 0) || !rt.Is(rt2));</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rt, rt2));</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> memop = op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2542b508de687bec532eb03e90cfea2">Rt2</a>(rt2) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">RnSP</a>(addr.base()) |</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adce7b49d88c270d8f6e9aa0c3401ef99">ImmLSPair</a>(addr.offset(), <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0e1522fceaf8596f6d42161a4677fa42">CalcLSPairDataSize</a>(op));</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> addrmodeop;</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">if</span> (addr.IsImmediateOffset()) {</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    addrmodeop = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#afa0e56357cc3023e1803d5163ef3cac8ad7333a8b39ff5cb1a0ec097acaff5308">LoadStorePairOffsetFixed</a>;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="comment">// Pre-index and post-index modes.</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!rt.Is(addr.base()));</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!rt2.Is(addr.base()));</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(addr.offset() != 0);</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">if</span> (addr.IsPreIndex()) {</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      addrmodeop = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9123ea61e02feeccd4568332a6df09d4a3da770b10b0583f558f5f1a9fc6ff574">LoadStorePairPreIndexFixed</a>;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(addr.IsPostIndex());</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      addrmodeop = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a1fe4178bdc1ae96935f2dbada748f794ac25e3b68f654555ad540c4f238369c65">LoadStorePairPostIndexFixed</a>;</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    }</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  }</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  Emit(addrmodeop | memop);</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a82dbe14aa75624171e91a8221468c568">Assembler::ldnp</a>(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                     <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                     <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  LoadStorePairNonTemporal(rt, rt2, src,</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;                           <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5705f1c14c26fc4c00335a54b4e35348">LoadPairNonTemporalOpFor</a>(rt, rt2));</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;}</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5e5a89f576bd8c17417f5d370c33ae8e">Assembler::stnp</a>(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;                     <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;                     <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; dst) {</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  LoadStorePairNonTemporal(rt, rt2, dst,</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                           <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aee8c5a1cd2011229e9d036fa249119f6">StorePairNonTemporalOpFor</a>(rt, rt2));</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;}</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="keywordtype">void</span> Assembler::LoadStorePairNonTemporal(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                         <span class="keyword">const</span> CPURegister&amp; rt2,</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; addr,</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                                         <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a44d45714442e859bfeb0fa9d00867216">LoadStorePairNonTemporalOp</a> op) {</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!rt.Is(rt2));</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(rt, rt2));</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(addr.IsImmediateOffset());</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9306d655888a11bd9888985a8cbb99fa">LSDataSize</a> size = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0e1522fceaf8596f6d42161a4677fa42">CalcLSPairDataSize</a>(</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    static_cast&lt;LoadStorePairOp&gt;(op &amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085a13f688c72128561b2bfc2c002eaedef2">LoadStorePairMask</a>));</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  Emit(op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2542b508de687bec532eb03e90cfea2">Rt2</a>(rt2) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">RnSP</a>(addr.base()) |</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adce7b49d88c270d8f6e9aa0c3401ef99">ImmLSPair</a>(addr.offset(), <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">size</a>));</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;}</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">// Memory instructions.</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9f973c5279a6b92cd62b2f3974abbe56">Assembler::ldrb</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, LDRB_w);</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;}</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23ed4c53297de0c922967631b331126f">Assembler::strb</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; dst) {</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, dst, STRB_w);</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;}</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a02c0737d7f6c505ee56d5361ce3bf76c">Assembler::ldrsb</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, rt.Is64Bits() ? LDRSB_x : LDRSB_w);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;}</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5717e9572ed550fc254babe052db5eb0">Assembler::ldrh</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, LDRH_w);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;}</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3d16377b5d0c166c6b3e52de792e14a3">Assembler::strh</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; dst) {</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, dst, STRH_w);</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;}</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a31dd7798fdc59f69bbfb356a1a278801">Assembler::ldrsh</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, rt.Is64Bits() ? LDRSH_x : LDRSH_w);</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;}</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0e493c5dc1ee8939135cc18e2530ba0c">Assembler::ldr</a>(<span class="keyword">const</span> CPURegister&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2a56e1b2e810b2510b7ab7b74e76af8">LoadOpFor</a>(rt));</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;}</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aba6c070064bc1019ac1d4a0d9a6a9673">Assembler::str</a>(<span class="keyword">const</span> CPURegister&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2a85196490eee6aed92b5b8ac5765981">StoreOpFor</a>(rt));</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;}</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac43230334055c89d7a2a15d6e54e6bb8">Assembler::ldrsw</a>(<span class="keyword">const</span> Register&amp; rt, <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; src) {</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits());</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">LoadStore</a>(rt, src, LDRSW_x);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0e493c5dc1ee8939135cc18e2530ba0c">Assembler::ldr</a>(<span class="keyword">const</span> Register&amp; rt, uint64_t imm) {</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="comment">// TODO(all): Constant pool may be garbage collected. Hence we cannot store</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="comment">// arbitrary values in them. Manually move it for now. Fix</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="comment">// MacroAssembler::Fmov when this is implemented.</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#add09d39ec888c2d7e12877586f29368d">UNIMPLEMENTED</a>();</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;}</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0e493c5dc1ee8939135cc18e2530ba0c">Assembler::ldr</a>(<span class="keyword">const</span> FPRegister&amp; ft, <span class="keywordtype">double</span> imm) {</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="comment">// TODO(all): Constant pool may be garbage collected. Hence we cannot store</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="comment">// arbitrary values in them. Manually move it for now. Fix</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="comment">// MacroAssembler::Fmov when this is implemented.</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#add09d39ec888c2d7e12877586f29368d">UNIMPLEMENTED</a>();</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;}</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0e493c5dc1ee8939135cc18e2530ba0c">Assembler::ldr</a>(<span class="keyword">const</span> FPRegister&amp; ft, <span class="keywordtype">float</span> imm) {</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">// TODO(all): Constant pool may be garbage collected. Hence we cannot store</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="comment">// arbitrary values in them. Manually move it for now. Fix</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="comment">// MacroAssembler::Fmov when this is implemented.</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#add09d39ec888c2d7e12877586f29368d">UNIMPLEMENTED</a>();</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad56595190ab4313ea2c7ea2708c89003">Assembler::mov</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="comment">// Moves involving the stack pointer are encoded as add immediate with</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="comment">// second operand of zero. Otherwise, orr with first operand zr is</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="comment">// used.</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">if</span> (rd.IsSP() || rm.IsSP()) {</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afac029fae742e1b0ecb6fe735877189a">add</a>(rd, rm, 0);</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b74bf9dd781cf8f1faea1a34bc5d6db">orr</a>(rd, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd), rm);</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  }</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;}</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae18e40029413778069203f2d704ee26d">Assembler::mvn</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Operand&amp; operand) {</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac1bf8149266044a5898a76b4bbed0929">orn</a>(rd, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">AppropriateZeroRegFor</a>(rd), operand);</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;}</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0f9f18b02faa768113f6277203b13396">Assembler::mrs</a>(<span class="keyword">const</span> Register&amp; rt, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a293ed819b326e94d8132a890a5d4d1a3">SystemRegister</a> sysreg) {</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits());</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6a141c320d47e699e043bca04bd0bf61af5c5cf203c8420bfa63d3e17cb1b5210">MRS</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a378d4498800124fff3d537ace919ee48">ImmSystemRegister</a>(sysreg) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac01844b794f5e5be27a26bb6aa050a66">Assembler::msr</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a293ed819b326e94d8132a890a5d4d1a3">SystemRegister</a> sysreg, <span class="keyword">const</span> Register&amp; rt) {</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rt.Is64Bits());</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a6a141c320d47e699e043bca04bd0bf61ab11810deb50e765a9fc2189cc8dedee0">MSR</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a378d4498800124fff3d537ace919ee48">ImmSystemRegister</a>(sysreg));</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6e30afcc359fbfa930d6bb70063260e4">Assembler::hint</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a35be4e49912fefb1da85d95dc571d729">SystemHint</a> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab91e71e972251cbfe502d5f3856e5762">code</a>) {</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa16e8326ab0d3b146364bdcd218edf0aa9552cec122f38bc328b6ad7f3f7e1090">HINT</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5957e7b4af0b96adbe0ef635dca389a6">ImmHint</a>(code) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(xzr));</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;}</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad9eea9c4b5e3b92dec21b7e308d514f1">Assembler::dmb</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a15426a040065da06adeb86bcc4c3f3ad">BarrierDomain</a> domain, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#adb23b61e5176a0359b0a7b221f32b275">BarrierType</a> type) {</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6abf70b09224572d1f898f568d1d157f69">DMB</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8e959174af4d339c9daa5900b0e4a60">ImmBarrierDomain</a>(domain) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af812c6e52b5bd58f70b9f9ec0cbd62ec">ImmBarrierType</a>(type));</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ee161d0bcf6f297bdada63e33ac86c1">Assembler::dsb</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a15426a040065da06adeb86bcc4c3f3ad">BarrierDomain</a> domain, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#adb23b61e5176a0359b0a7b221f32b275">BarrierType</a> type) {</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6a0bf9b64819a10c35dea9378edee5fb87">DSB</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8e959174af4d339c9daa5900b0e4a60">ImmBarrierDomain</a>(domain) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af812c6e52b5bd58f70b9f9ec0cbd62ec">ImmBarrierType</a>(type));</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;}</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1d551f3ef9c6508623db573e3e1c8ed0">Assembler::isb</a>() {</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6a28012298520c93f6dd231775c1020644">ISB</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8e959174af4d339c9daa5900b0e4a60">ImmBarrierDomain</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a15426a040065da06adeb86bcc4c3f3ada76d497e65f1fe48df432cbe3bde903a0">FullSystem</a>) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af812c6e52b5bd58f70b9f9ec0cbd62ec">ImmBarrierType</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#adb23b61e5176a0359b0a7b221f32b275af9bc5bba5b79e2cbf99a4a8554f39033">BarrierAll</a>));</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">Assembler::fmov</a>(FPRegister fd, <span class="keywordtype">double</span> imm) {</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.Is64Bits());</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2b2e4d9c3b16b1b217c6ff76f8a910ff">IsImmFP64</a>(imm));</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#affe1caa47cea51a5e798bcd0014864f6a22a4d8b9c93294d54e3ea773d505b3ff">FMOV_d_imm</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ace1216658e5af900643aad7c46f2e3b2">ImmFP64</a>(imm));</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;}</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">Assembler::fmov</a>(FPRegister fd, <span class="keywordtype">float</span> imm) {</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.Is32Bits());</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8d90c5e23bc2057a7e2ecd6812eb4486">IsImmFP32</a>(imm));</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#affe1caa47cea51a5e798bcd0014864f6a73646b050cb01a75d2984bb40aad4562">FMOV_s_imm</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1f45b46c8d36a58d2f0b6aa074bc1ea6">ImmFP32</a>(imm));</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;}</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">Assembler::fmov</a>(Register rd, FPRegister fn) {</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009">FPIntegerConvertOp</a> op = rd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009af37eeb7cec7ad63791888c528e2a4082">FMOV_ws</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ae889470bd97e5df36232a6eaf022d352">FMOV_xd</a>;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  Emit(op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn));</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;}</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">Assembler::fmov</a>(FPRegister fd, Register rn) {</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009">FPIntegerConvertOp</a> op = fd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a73af1302ddfeda213a2b4c8eb47e4ba1">FMOV_sw</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a43c7616fc15c679122c77fc9526b5c0e">FMOV_dx</a>;</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  Emit(op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn));</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;}</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">Assembler::fmov</a>(FPRegister fd, FPRegister fn) {</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da13bc21747f12e442d4a5cd8ae347dd5a">FMOV</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn));</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;}</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae5b01f03bf572c2d3b3720e34175a963">Assembler::fadd</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a5934efeaef89e3facbc9301b097f46c7">FADD</a>);</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;}</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae900650992052b769cab6077c6d6ba6e">Assembler::fsub</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930adae3c12f60c26b759331b584f789d005">FSUB</a>);</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8067d4b1a488c205f0f880d9ec1a847">Assembler::fmul</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a99a6a8b4a2b1a6cbe396f647644e3774">FMUL</a>);</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;}</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a84535adf3a0dde26c8daae8128778992">Assembler::fmadd</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fa) {</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  FPDataProcessing3Source(fd, fn, fm, fa, fd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea958114444eb504abdc59d2f25d63867d">FMADD_s</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea7c31ffafc090c64233bb0c346f1295da">FMADD_d</a>);</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;}</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a824ec103d0c926268a96c1228ded31ab">Assembler::fmsub</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fa) {</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  FPDataProcessing3Source(fd, fn, fm, fa, fd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea74c438d8dc7c82d91fffaffb4e54f0b4">FMSUB_s</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea754ecf8aeed3eec83bf5076e172ba65d">FMSUB_d</a>);</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adf8744d4a89e0be05db28f4cb15a05d2">Assembler::fnmadd</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fa) {</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  FPDataProcessing3Source(fd, fn, fm, fa, fd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea93d6ef0273910e6d22c264347ca593df">FNMADD_s</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aeae870d4a980844c0ee4edcc640c7bd93e">FNMADD_d</a>);</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;}</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cad0e20c66f3d2318728f2df2699870">Assembler::fnmsub</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fa) {</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  FPDataProcessing3Source(fd, fn, fm, fa, fd.Is32Bits() ? <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea46c6d178c712dcfac08862745d949af3">FNMSUB_s</a> : <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea6354f26bb15f5999924230222878ad9d">FNMSUB_d</a>);</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;}</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a477c6ba925e7c8a6b5be8bcb60dc6753">Assembler::fdiv</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a5e99fb577cdb2550c79e6badc9fd6281">FDIV</a>);</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;}</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aea9950be7271facd746e515d67a8ff7c">Assembler::fmax</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a21ea548133abe49859efd8a6a14302d3">FMAX</a>);</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;}</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad1aec1bd9edc678985b8d9bf8ec2448a">Assembler::fmaxnm</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a228fc7722ac3293385e65c76925504f0">FMAXNM</a>);</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;}</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af55cf7831cd90190811dcd6a67f3e82b">Assembler::fmin</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a884005b595e561ccc2af05065077f8ec">FMIN</a>);</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;}</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a857a3581fc1cec19870a7ea95078d4c9">Assembler::fminnm</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  FPDataProcessing2Source(fd, fn, fm, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a4fef4968fdd677a2091e668600e18bdd">FMINNM</a>);</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;}</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3357ad22233ec022b85f32d969935f51">Assembler::fabs</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da81da675c8e22c5993fe74fc0ce9d859d">FABS</a>);</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;}</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a59c471814da574bc176f9d1a4d0195a4">Assembler::fneg</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da5bd10b2dfddbf56bed34c043102b8e43">FNEG</a>);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;}</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a06dee9466ec30779673fd2fe5485595c">Assembler::fsqrt</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da9b924ce0e9d7cc87a6e78ad88094b9d5">FSQRT</a>);</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;}</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a18a6a42cf2efe70bd7c2a2563ebe59f7">Assembler::frinta</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18dade32be52711a0f78ee8b545e2461bbe8">FRINTA</a>);</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;}</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afeaaa431ec44300f00d5994254296d3b">Assembler::frintn</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da3c68c803e525a690b67429f289e7d4f3">FRINTN</a>);</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;}</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab8a700bc2af18fbfe6a46faee4504857">Assembler::frintz</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                       <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18dad57a566af48a02a0aa4427d7c9704e9b">FRINTZ</a>);</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;}</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abfe455f5ac1768296c87d41edaa65d66">Assembler::fcmp</a>(<span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fm) {</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fn.SizeInBits() == fm.SizeInBits());</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fn) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aaeaa0f99449729d02941405ce212b23aafcfabd4f10b10eefdbcf7223b76a512a">FCMP</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(fm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn));</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abfe455f5ac1768296c87d41edaa65d66">Assembler::fcmp</a>(<span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                     <span class="keywordtype">double</span> value) {</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab46a6342f518ffe356dd4b116eabc1e0">USE</a>(value);</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="comment">// Although the fcmp instruction can strictly only take an immediate value of</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="comment">// +0.0, we don&#39;t need to check for -0.0 because the sign of 0.0 doesn&#39;t</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="comment">// affect the result of the comparison.</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(value == 0.0);</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fn) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aaeaa0f99449729d02941405ce212b23aa2f0dbb9e764df5ad435a61a904a11eda">FCMP_zero</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn));</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;}</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d09a1e4c7855e3b0bbe26272b8861f9">Assembler::fccmp</a>(<span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac07b406ff87cafb1d2cd8356995f5f81">StatusFlags</a> nzcv,</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fn.SizeInBits() == fm.SizeInBits());</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fn) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#af01636f1a275dc4c1c6cac05bfc8678aae2a8e5e01c1d146369e8c79d33715114">FCCMP</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(fm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bd9c8acbd4af2b2faf9fe2b8ab31d59">Cond</a>(cond) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a924d26f92fb7b97b58c5390b6984c34e">Nzcv</a>(nzcv));</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;}</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aec694e7bf8872ebf632ca8475d3543c4">Assembler::fcsel</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                      <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond) {</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fm.SizeInBits());</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a75dff2f4afed2e23731fae24d10ee7aaa0d02ca4e2ed3d718e2ee834f9500050e">FCSEL</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(fm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bd9c8acbd4af2b2faf9fe2b8ab31d59">Cond</a>(cond) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">Assembler::FPConvertToInt</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                               <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                               <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009">FPIntegerConvertOp</a> op) {</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fn) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a35c6d5efeb4926d30e10bc330ecae5f4">Assembler::fcvt</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;                     <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">if</span> (fd.Is64Bits()) {</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="comment">// Convert float to double.</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fn.Is32Bits());</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da55bea3d31ffb0360731820105d9982ca">FCVT_ds</a>);</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="comment">// Convert double to float.</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fn.Is64Bits());</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    FPDataProcessing1Source(fd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da6c74fc39b0e6531d5002c4db48d232ab">FCVT_sd</a>);</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  }</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;}</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a334fd50485e73d571d020df0fae5eb45">Assembler::fcvtau</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a427c7bce691f3433ffdefdbffb4bc789">FCVTAU</a>);</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;}</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac4b5153630cb8ab97168343a5c30bc4c">Assembler::fcvtas</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ac45cc6adfa234e3f5c7c56cf2353e081">FCVTAS</a>);</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;}</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adc557863c9f7f1720a86ee09e952ad63">Assembler::fcvtmu</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a154290b5fd6b51470d4d56de9556a497">FCVTMU</a>);</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;}</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ca1a5bf9a0607f1aee521ee20265d55">Assembler::fcvtms</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a9b0aa83a501f8379c6c2088daa00533a">FCVTMS</a>);</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;}</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa743d134ea1628855580186316f4fed8">Assembler::fcvtnu</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a807e6c12d2e393916d50c734c22baf8e">FCVTNU</a>);</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;}</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9a47d5a09e632edc7a0ac6f916e1a3c1">Assembler::fcvtns</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a256017535ca573b38959613a0b46d949">FCVTNS</a>);</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;}</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a977ad56a7288fad588be2ae79ee3aa6b">Assembler::fcvtzu</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009abfbca711031819ff7299b834fcc878f2">FCVTZU</a>);</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;}</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a54b4d652985cf773945329b57198ef1b">Assembler::fcvtzs</a>(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> FPRegister&amp; fn) {</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">FPConvertToInt</a>(rd, fn, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ae8e89305510d49ef31d4d620ab3fcbcc">FCVTZS</a>);</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;}</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8c3a90e9d7bc08396be2f6b51545692a">Assembler::scvtf</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                      <span class="keywordtype">unsigned</span> fbits) {</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keywordflow">if</span> (fbits == 0) {</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a91fad024c5b53f716d8edab5fcf3b5fd">SCVTF</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9294d85390d437df40fdbe10495d798daf9b1007b3f895bf87e13122eafec3321">SCVTF_fixed</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a150e44c84a8c0ba10ceb3843adff7ae3">FPScale</a>(64 - fbits) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) |</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;         <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  }</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad43d1e5aa503f543be2b70018ac15552">Assembler::ucvtf</a>(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;                      <span class="keywordtype">unsigned</span> fbits) {</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">if</span> (fbits == 0) {</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a842f79b167bbc8b3853b9131f91d729a">UCVTF</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9294d85390d437df40fdbe10495d798da658712f0a8efca5520de4f07bb1d36ae">UCVTF_fixed</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a150e44c84a8c0ba10ceb3843adff7ae3">FPScale</a>(64 - fbits) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) |</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;         <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  }</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">// Note:</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">// Below, a difference in case for the same letter indicates a</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">// negated bit.</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">// If b is 1, then B is 0.</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1f45b46c8d36a58d2f0b6aa074bc1ea6">Assembler::ImmFP32</a>(<span class="keywordtype">float</span> imm) {</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8d90c5e23bc2057a7e2ecd6812eb4486">IsImmFP32</a>(imm));</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="comment">// bits: aBbb.bbbc.defg.h000.0000.0000.0000.0000</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  uint32_t bits = float_to_rawbits(imm);</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="comment">// bit7: a000.0000</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  uint32_t bit7 = ((bits &gt;&gt; 31) &amp; 0x1) &lt;&lt; 7;</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="comment">// bit6: 0b00.0000</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  uint32_t bit6 = ((bits &gt;&gt; 29) &amp; 0x1) &lt;&lt; 6;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="comment">// bit5_to_0: 00cd.efgh</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  uint32_t bit5_to_0 = (bits &gt;&gt; 19) &amp; 0x3f;</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">return</span> (bit7 | bit6 | bit5_to_0) &lt;&lt; ImmFP_offset;</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;}</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ace1216658e5af900643aad7c46f2e3b2">Assembler::ImmFP64</a>(<span class="keywordtype">double</span> imm) {</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2b2e4d9c3b16b1b217c6ff76f8a910ff">IsImmFP64</a>(imm));</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="comment">// bits: aBbb.bbbb.bbcd.efgh.0000.0000.0000.0000</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="comment">//       0000.0000.0000.0000.0000.0000.0000.0000</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  uint64_t bits = double_to_rawbits(imm);</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="comment">// bit7: a000.0000</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  uint32_t bit7 = ((bits &gt;&gt; 63) &amp; 0x1) &lt;&lt; 7;</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="comment">// bit6: 0b00.0000</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  uint32_t bit6 = ((bits &gt;&gt; 61) &amp; 0x1) &lt;&lt; 6;</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="comment">// bit5_to_0: 00cd.efgh</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  uint32_t bit5_to_0 = (bits &gt;&gt; 48) &amp; 0x3f;</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">return</span> (bit7 | bit6 | bit5_to_0) &lt;&lt; ImmFP_offset;</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;}</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">// Code generation helpers.</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="keywordtype">void</span> Assembler::MoveWide(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                         uint64_t imm,</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                         <span class="keywordtype">int</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a58a844ea91a6b0fd681a92930d913948">shift</a>,</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;                         <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#acc4637dabc3a31eb5c61c1a1a19bbbc9">MoveWideImmediateOp</a> mov_op) {</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="keywordflow">if</span> (shift &gt;= 0) {</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="comment">// Explicit shift specified.</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((shift == 0) || (shift == 16) || (shift == 32) || (shift == 48));</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() || (shift == 0) || (shift == 16));</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    shift /= 16;</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="comment">// Calculate a new immediate and shift combination to encode the immediate</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="comment">// argument.</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    shift = 0;</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">if</span> ((imm &amp; ~0xffffUL) == 0) {</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;      <span class="comment">// Nothing to do.</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &amp; ~(0xffffUL &lt;&lt; 16)) == 0) {</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      imm &gt;&gt;= 16;</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      shift = 1;</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &amp; ~(0xffffUL &lt;&lt; 32)) == 0) {</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits());</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      imm &gt;&gt;= 32;</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;      shift = 2;</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((imm &amp; ~(0xffffUL &lt;&lt; 48)) == 0) {</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits());</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      imm &gt;&gt;= 48;</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      shift = 3;</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    }</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  }</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(is_uint16(imm));</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#acc4637dabc3a31eb5c61c1a1a19bbbc9afba6db61d8c84398cb78826246290a27">MoveWideImmediateFixed</a> | mov_op |</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5bf3bd935eafb69df6a345910ae0c926">ImmMoveWide</a>(imm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab69eb1200312b4ef8c2276a18691e8bc">ShiftMoveWide</a>(shift));</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;}</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">Assembler::AddSub</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                       <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;                       <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                       <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3">FlagsUpdate</a> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad53aeb78abc83a52ab8982f5c82a3d5b">S</a>,</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;                       <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cbf651208202ea02b6dba4cd6d85e4">AddSubOp</a> op) {</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">if</span> (operand.IsImmediate()) {</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    int64_t immediate = operand.immediate();</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a047de9aaeb42e0abb8b3ffa1b5adb284">IsImmAddSub</a>(immediate));</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> dest_reg = (S == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>) ? <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd) : <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ef80ffb87079a9840ee790589fd8b99">RdSP</a>(rd);</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a777409b2e97db7c44d97db61b95bbc94a0778084102b1a7c67beebb5506faa152">AddSubImmediateFixed</a> | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeb75024df9452d26b1bc5e44d2efce3e">Flags</a>(S) |</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;         <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adb168e6f84c0a05d791e0f9d5dddb27d">ImmAddSub</a>(immediate) | dest_reg | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">RnSP</a>(rn));</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (operand.IsShiftedRegister()) {</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.reg().SizeInBits() == rd.SizeInBits());</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.shift() != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedcac9ae48b3b451ab87d8361e33b20291a9">ROR</a>);</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="comment">// For instructions of the form:</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <span class="comment">//   add/sub   wsp, &lt;Wn&gt;, &lt;Wm&gt; [, LSL #0-3 ]</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="comment">//   add/sub   &lt;Wd&gt;, wsp, &lt;Wm&gt; [, LSL #0-3 ]</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="comment">//   add/sub   wsp, wsp, &lt;Wm&gt; [, LSL #0-3 ]</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    <span class="comment">//   adds/subs &lt;Wd&gt;, wsp, &lt;Wm&gt; [, LSL #0-3 ]</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="comment">// or their 64-bit register equivalents, convert the operand from shifted to</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="comment">// extended register mode, and emit an add/sub extended instruction.</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <span class="keywordflow">if</span> (rn.IsSP() || rd.IsSP()) {</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!(rd.IsSP() &amp;&amp; (S == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>)));</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;      DataProcExtendedRegister(rd, rn, operand.ToExtendedRegister(), <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad53aeb78abc83a52ab8982f5c82a3d5b">S</a>,</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;                               <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9f612b68453fbb7fb3ad4d8b13a39601ae9ee17e5fb1fa1a1b2aea1974b1c599a">AddSubExtendedFixed</a> | op);</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;      DataProcShiftedRegister(rd, rn, operand, S, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aeafe0a83c467b6dc5338f387c9e3447fa8a8d8dd79218afceb640c98516dc648d">AddSubShiftedFixed</a> | op);</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    }</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.IsExtendedRegister());</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    DataProcExtendedRegister(rd, rn, operand, S, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9f612b68453fbb7fb3ad4d8b13a39601ae9ee17e5fb1fa1a1b2aea1974b1c599a">AddSubExtendedFixed</a> | op);</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  }</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;}</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">Assembler::AddSubWithCarry</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                                <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;                                <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;                                <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3">FlagsUpdate</a> S,</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                                <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8b">AddSubWithCarryOp</a> op) {</div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == operand.reg().SizeInBits());</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.IsShiftedRegister() &amp;&amp; (operand.shift_amount() == 0));</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeb75024df9452d26b1bc5e44d2efce3e">Flags</a>(S) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(operand.reg()) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;}</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab01b348114adde328cdb8db6c0daac91">Assembler::hlt</a>(<span class="keywordtype">int</span> code) {</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(is_uint16(code));</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba5fa8c1a2d62dd3da3a5802305fb1f9d4">HLT</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a446c2d3dd3d6794f74bb6c4b9f263d27">ImmException</a>(code));</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;}</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae8678a1e32094c5789cfd5b04fc5e30d">Assembler::brk</a>(<span class="keywordtype">int</span> code) {</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(is_uint16(code));</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba6c7c9b4759bddb193c27f0421e718044">BRK</a> | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a446c2d3dd3d6794f74bb6c4b9f263d27">ImmException</a>(code));</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;}</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4462db2b2246bd78c375ab64c7ce04fe">Assembler::debug</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* message, uint32_t code, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> params) {</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#ifdef USE_SIMULATOR</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="comment">// Don&#39;t generate simulator specific code if we are building a snapshot, which</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <span class="comment">// might be run on real hardware.</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">Serializer::enabled</a>()) {</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    <a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#ad00fab2f9c3de54f36d77737719fb216">Serializer::TooLateToEnableNow</a>();</div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="comment">// The arguments to the debug marker need to be contiguous in memory, so</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="comment">// make sure we don&#39;t try to emit pools.</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    BlockPoolsScope scope(<span class="keyword">this</span>);</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    Label start;</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;start);</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="comment">// Refer to instructions-arm64.h for a description of the marker and its</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="comment">// arguments.</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab01b348114adde328cdb8db6c0daac91">hlt</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a09bcf73aa58749c5fa7e8014659e451d">kImmExceptionIsDebug</a>);</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;start) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a40410e9038ed65748157f6a238afbdc0">kDebugCodeOffset</a>);</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad494d8023b70ca168645ddfb68c62ec1">dc32</a>(code);</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;start) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a80a686e3755104d23e29ff869a63fd67">kDebugParamsOffset</a>);</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad494d8023b70ca168645ddfb68c62ec1">dc32</a>(params);</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;start) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad992b6eaa414135bf6937221adbbe633">kDebugMessageOffset</a>);</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aae38c0ea20a79fe149352b8857576e01">EmitStringData</a>(message);</div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab01b348114adde328cdb8db6c0daac91">hlt</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a4c28b8729ea76c84018b829287ed7927">kImmExceptionIsUnreachable</a>);</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  }</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="comment">// Fall through if Serializer is enabled.</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="keywordflow">if</span> (params &amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81a81bed5726796fba31edc333fbe5d4c36">BREAK</a>) {</div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab01b348114adde328cdb8db6c0daac91">hlt</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a09bcf73aa58749c5fa7e8014659e451d">kImmExceptionIsDebug</a>);</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  }</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;}</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">Assembler::Logical</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                        <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;                        <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5">LogicalOp</a> op) {</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">if</span> (operand.IsImmediate()) {</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    int64_t immediate = operand.immediate();</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="keywordtype">unsigned</span> reg_size = rd.SizeInBits();</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(immediate != 0);</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(immediate != -1);</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.Is64Bits() || is_uint32(immediate));</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="comment">// If the operation is NOT, invert the operation and immediate.</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="keywordflow">if</span> ((op &amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a0378ebc895849163b249d0b330257dd6">NOT</a>) == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a0378ebc895849163b249d0b330257dd6">NOT</a>) {</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;      op = <span class="keyword">static_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5">LogicalOp</a><span class="keyword">&gt;</span>(op &amp; ~NOT);</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;      immediate = rd.Is64Bits() ? ~immediate : (~immediate &amp; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa35beb998748f9cbe4cebba93f4edfcc">kWRegMask</a>);</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    }</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    <span class="keywordtype">unsigned</span> n, imm_s, imm_r;</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77627079ff35f66647a541aad6c17e31">IsImmLogical</a>(immediate, reg_size, &amp;n, &amp;imm_s, &amp;imm_r)) {</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;      <span class="comment">// Immediate can be encoded in the instruction.</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae5cf0f149dc1b6d44f23639dc6805bc3">LogicalImmediate</a>(rd, rn, n, imm_s, imm_r, op);</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;      <span class="comment">// This case is handled in the macro assembler.</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    }</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.IsShiftedRegister());</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.reg().SizeInBits() == rd.SizeInBits());</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> dp_op = <span class="keyword">static_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a><span class="keyword">&gt;</span>(op | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5909a23254f181aedc324fcca4b9f12ba448734044d3e7499d908a671b8d21a51">LogicalShiftedFixed</a>);</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    DataProcShiftedRegister(rd, rn, operand, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">LeaveFlags</a>, dp_op);</div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  }</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;}</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae5cf0f149dc1b6d44f23639dc6805bc3">Assembler::LogicalImmediate</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;                                 <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;                                 <span class="keywordtype">unsigned</span> n,</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                                 <span class="keywordtype">unsigned</span> imm_s,</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                                 <span class="keywordtype">unsigned</span> imm_r,</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                                 <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5">LogicalOp</a> op) {</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keywordtype">unsigned</span> reg_size = rd.SizeInBits();</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> dest_reg = (op == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a10b9061c80c1cd8098397d1c9676e691">ANDS</a>) ? <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd) : <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ef80ffb87079a9840ee790589fd8b99">RdSP</a>(rd);</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#af0a2b8df9557a6020324828851f1197ba01587a96616673d91bd25c40f81397b2">LogicalImmediateFixed</a> | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4863b19c5b6d00d40e576f0ab8475551">BitN</a>(n, reg_size) |</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23844bac62b77d25833d8963990da88e">ImmSetBits</a>(imm_s, reg_size) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a178fe0c33f77fd7212ac7bcab4079d5c">ImmRotate</a>(imm_r, reg_size) | dest_reg |</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn));</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;}</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a236c9ae1ca024105b3af6e1efd6a6e66">Assembler::ConditionalCompare</a>(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;                                   <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;                                   <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac07b406ff87cafb1d2cd8356995f5f81">StatusFlags</a> nzcv,</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;                                   <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">Condition</a> cond,</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;                                   <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137">ConditionalCompareOp</a> op) {</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> ccmpop;</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordflow">if</span> (operand.IsImmediate()) {</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    int64_t immediate = operand.immediate();</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bf9301c9b0ac7a6f45fc728c41b78c2">IsImmConditionalCompare</a>(immediate));</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    ccmpop = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a3914a44be66532db10c695767d59e411acc535ef14aac7d610b5a33b472680f17">ConditionalCompareImmediateFixed</a> | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0f6a5fb5e3d7a6ab7e14cd5b0e230ecd">ImmCondCmp</a>(immediate);</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.IsShiftedRegister() &amp;&amp; (operand.shift_amount() == 0));</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    ccmpop = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a40425cb231298d89507773de6cabc8b0a63a9678a0b08c70ee8671652c5b88d8a">ConditionalCompareRegisterFixed</a> | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(operand.reg());</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  }</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | ccmpop | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bd9c8acbd4af2b2faf9fe2b8ab31d59">Cond</a>(cond) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a924d26f92fb7b97b58c5390b6984c34e">Nzcv</a>(nzcv));</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="keywordtype">void</span> Assembler::DataProcessing1Source(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;                                      <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                                      <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989">DataProcessing1SourceOp</a> op) {</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() == rn.SizeInBits());</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rn) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;}</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="keywordtype">void</span> Assembler::FPDataProcessing1Source(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;                                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18d">FPDataProcessing1SourceOp</a> op) {</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fn) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;}</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="keywordtype">void</span> Assembler::FPDataProcessing2Source(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930">FPDataProcessing2SourceOp</a> op) {</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fn.SizeInBits());</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(fd.SizeInBits() == fm.SizeInBits());</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(fm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd));</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;}</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="keywordtype">void</span> Assembler::FPDataProcessing3Source(<span class="keyword">const</span> FPRegister&amp; fd,</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fn,</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fm,</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;                                        <span class="keyword">const</span> FPRegister&amp; fa,</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;                                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866ae">FPDataProcessing3SourceOp</a> op) {</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">AreSameSizeAndType</a>(fd, fn, fm, fa));</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">FPType</a>(fd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(fm) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(fn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(fd) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aacc0ce9174e78b3401fa2b4a7dcab0a5">Ra</a>(fa));</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adfd6e274a8c8cc5a2a22b59cf4ccda10">Assembler::EmitShift</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;                          <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;                          <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedc">Shift</a> shift,</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;                          <span class="keywordtype">unsigned</span> shift_amount) {</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  <span class="keywordflow">switch</span> (shift) {</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca681b15a8761fbce187b9449681fdb700">LSL</a>:</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af4c6775d54781b38f9989e450c46895c">lsl</a>(rd, rn, shift_amount);</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca720892e3268709522c2d8e165c2617f5">LSR</a>:</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2da62fb1d63ea680d937ee889e2367f4">lsr</a>(rd, rn, shift_amount);</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca6248dfabcf9a8cf93a2fa0b40c082936">ASR</a>:</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad47899beb68274a1a18dffd497c6f634">asr</a>(rd, rn, shift_amount);</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedcac9ae48b3b451ab87d8361e33b20291a9">ROR</a>:</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a09eb63a44354ed41e41bb976d3570705">ror</a>(rd, rn, shift_amount);</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  }</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;}</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0eeb4772e007fa6931b23f399c94a1fa">Assembler::EmitExtendShift</a>(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;                                <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;                                <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960">Extend</a> extend,</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;                                <span class="keywordtype">unsigned</span> left_shift) {</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rd.SizeInBits() &gt;= rn.SizeInBits());</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordtype">unsigned</span> reg_size = rd.SizeInBits();</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="comment">// Use the correct size of register.</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  Register rn_ = <a class="code" href="../../dc/d02/structv8_1_1internal_1_1_register.html#a3d6e20456c3707b7bff0c86bc593a43d">Register::Create</a>(rn.code(), rd.SizeInBits());</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="comment">// Bits extracted are high_bit:0.</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keywordtype">unsigned</span> high_bit = (8 &lt;&lt; (extend &amp; 0x3)) - 1;</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="comment">// Number of bits left in the result that are not introduced by the shift.</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="keywordtype">unsigned</span> non_shift_bits = (reg_size - left_shift) &amp; (reg_size - 1);</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <span class="keywordflow">if</span> ((non_shift_bits &gt; high_bit) || (non_shift_bits == 0)) {</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <span class="keywordflow">switch</span> (extend) {</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ab2623244892c79a371024236545eafc1">UXTB</a>:</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a7763cb71589a367d4a741bb0370cad6a">UXTH</a>:</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a0a7573a5be6b18780b516eaed391a1ec">UXTW</a>: <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a75f8e2ac9f60d144d32a54aecccbad12">ubfm</a>(rd, rn_, non_shift_bits, high_bit); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a31f69e68ddcc1d88f504cda2f7310e81">SXTB</a>:</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960aa694a8ac9ed3f09101864b42096bc47a">SXTH</a>:</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a94e14db157d50511f2cf0246e0bacafe">SXTW</a>: <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a08670010198fcc6b14171c44ce0629a8">sbfm</a>(rd, rn_, non_shift_bits, high_bit); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ae7544cdb87e43f632eb94b3905c72224">UXTX</a>:</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ab5a1b7ff9434755e99be6e0aa3721b74">SXTX</a>: {</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.SizeInBits() == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add564a015722d9d4e74e919d5fe77dcf">kXRegSizeInBits</a>);</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;        <span class="comment">// Nothing to extend. Just shift.</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;        <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af4c6775d54781b38f9989e450c46895c">lsl</a>(rd, rn_, left_shift);</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;      }</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    }</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <span class="comment">// No need to extend as the extended bits would be shifted away.</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af4c6775d54781b38f9989e450c46895c">lsl</a>(rd, rn_, left_shift);</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  }</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;}</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="keywordtype">void</span> Assembler::DataProcShiftedRegister(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;                                        <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;                                        <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;                                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3">FlagsUpdate</a> S,</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;                                        <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> op) {</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(operand.IsShiftedRegister());</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rn.Is64Bits() || (rn.Is32Bits() &amp;&amp; is_uint5(operand.shift_amount())));</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeb75024df9452d26b1bc5e44d2efce3e">Flags</a>(S) |</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa9875337e19c112c118349ba50074b5e">ShiftDP</a>(operand.shift()) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abed48f091787fba3f1e7dd5267f5418f">ImmDPShift</a>(operand.shift_amount()) |</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(operand.reg()) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">Rn</a>(rn) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd));</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="keywordtype">void</span> Assembler::DataProcExtendedRegister(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;                                         <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;                                         <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;                                         <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3">FlagsUpdate</a> S,</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;                                         <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> op) {</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!operand.NeedsRelocation());</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> dest_reg = (S == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">SetFlags</a>) ? <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">Rd</a>(rd) : <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ef80ffb87079a9840ee790589fd8b99">RdSP</a>(rd);</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  Emit(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">SF</a>(rd) | op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeb75024df9452d26b1bc5e44d2efce3e">Flags</a>(S) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(operand.reg()) |</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4a5d8c6fc7bb5a991419c55dc49866cd">ExtendMode</a>(operand.extend()) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a925dfac619768111a0d1df011e9d3983">ImmExtendShift</a>(operand.shift_amount()) |</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;       dest_reg | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">RnSP</a>(rn));</div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;}</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a047de9aaeb42e0abb8b3ffa1b5adb284">Assembler::IsImmAddSub</a>(int64_t immediate) {</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="keywordflow">return</span> is_uint12(immediate) ||</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;         (is_uint12(immediate &gt;&gt; 12) &amp;&amp; ((immediate &amp; 0xfff) == 0));</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;}</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">Assembler::LoadStore</a>(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;                          <span class="keyword">const</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">MemOperand</a>&amp; addr,</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;                          <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9eb3e930f6915a246041b8ac529e9192">LoadStoreOp</a> op) {</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">Instr</a> memop = op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">RnSP</a>(addr.base());</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  ptrdiff_t offset = addr.offset();</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="keywordflow">if</span> (addr.IsImmediateOffset()) {</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9306d655888a11bd9888985a8cbb99fa">LSDataSize</a> size = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab5589b6c5cc86f553e3b03ba8d8fef0c">CalcLSDataSize</a>(op);</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a91e5654366df0169d096108bde71dbcb">IsImmLSScaled</a>(offset, size)) {</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;      <span class="comment">// Use the scaled addressing mode.</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;      Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ac6072b797fa1c35067a61902566bfb2ea7b8c16f9b87d174fad85a912d7bb52b5">LoadStoreUnsignedOffsetFixed</a> | memop |</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;           <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4dc7888378fdcabe81aa9061d20933f3">ImmLSUnsigned</a>(offset &gt;&gt; size));</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a190b11a3c06e9d50ba744fdd861c94bb">IsImmLSUnscaled</a>(offset)) {</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;      <span class="comment">// Use the unscaled addressing mode.</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;      Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5a0916947ffe7f4d0763d8277b5ef034afa31b4df49803a96a4927ec075689569">LoadStoreUnscaledOffsetFixed</a> | memop | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aca6d4a1dc43e9541255a76a9da16e347">ImmLS</a>(offset));</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <span class="comment">// This case is handled in the macro assembler.</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    }</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (addr.IsRegisterOffset()) {</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960">Extend</a> ext = addr.extend();</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedc">Shift</a> shift = addr.shift();</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    <span class="keywordtype">unsigned</span> shift_amount = addr.shift_amount();</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="comment">// LSL is encoded in the option field as UXTX.</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordflow">if</span> (shift == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca681b15a8761fbce187b9449681fdb700">LSL</a>) {</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      ext = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ae7544cdb87e43f632eb94b3905c72224">UXTX</a>;</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    }</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="comment">// Shifts are encoded in one bit, indicating a left shift by the memory</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="comment">// access size.</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((shift_amount == 0) ||</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;           (shift_amount == static_cast&lt;unsigned&gt;(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab5589b6c5cc86f553e3b03ba8d8fef0c">CalcLSDataSize</a>(op))));</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aea92261234aa9c4201a00a3974ed04f0a6c23e7e26fdbe70d770158fedaafc162">LoadStoreRegisterOffsetFixed</a> | memop | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">Rm</a>(addr.regoffset()) |</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;         <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4a5d8c6fc7bb5a991419c55dc49866cd">ExtendMode</a>(ext) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a52f476e87def844bfc8f91fb73d24410">ImmShiftLS</a>((shift_amount &gt; 0) ? 1 : 0));</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    <span class="comment">// Pre-index and post-index modes.</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!rt.Is(addr.base()));</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a190b11a3c06e9d50ba744fdd861c94bb">IsImmLSUnscaled</a>(offset)) {</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      <span class="keywordflow">if</span> (addr.IsPreIndex()) {</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;        Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab043d5d0abed40eb25a49541516df2efa905464c9b0a78e56398c8006349ccfef">LoadStorePreIndexFixed</a> | memop | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aca6d4a1dc43e9541255a76a9da16e347">ImmLS</a>(offset));</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(addr.IsPostIndex());</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;        Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aae10e39e235839b84822eeb7b33567c2abd700cc506e79eea04cf74ac92a5cb14">LoadStorePostIndexFixed</a> | memop | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aca6d4a1dc43e9541255a76a9da16e347">ImmLS</a>(offset));</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;      }</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      <span class="comment">// This case is handled in the macro assembler.</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    }</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  }</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;}</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a190b11a3c06e9d50ba744fdd861c94bb">Assembler::IsImmLSUnscaled</a>(ptrdiff_t offset) {</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordflow">return</span> is_int9(offset);</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;}</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a91e5654366df0169d096108bde71dbcb">Assembler::IsImmLSScaled</a>(ptrdiff_t offset, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9306d655888a11bd9888985a8cbb99fa">LSDataSize</a> size) {</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordtype">bool</span> offset_is_size_multiple = (((offset &gt;&gt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">size</a>) &lt;&lt; size) == offset);</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keywordflow">return</span> offset_is_size_multiple &amp;&amp; is_uint12(offset &gt;&gt; size);</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;}</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4aab01384b352c7c204864f07887ed9d">Assembler::LoadLiteral</a>(<span class="keyword">const</span> CPURegister&amp; rt, <span class="keywordtype">int</span> offset_from_pc) {</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((offset_from_pc &amp; ((1 &lt;&lt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abedcb4ecf90566d6d18e0abfc11bdf74">kLiteralEntrySizeLog2</a>) - 1)) == 0);</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="comment">// The pattern &#39;ldr xzr, #offset&#39; is used to indicate the beginning of a</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="comment">// constant pool. It should not be emitted.</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!rt.Is(xzr));</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  Emit(<a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5c7b2d385405f08874c6fc7f4d6226a3a93cab17d6bce81e1422da9f1ce7f4587">LDR_x_lit</a> |</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77cb7465f019552c1c9d68cf0d9642cd">ImmLLiteral</a>(offset_from_pc &gt;&gt; <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abedcb4ecf90566d6d18e0abfc11bdf74">kLiteralEntrySizeLog2</a>) |</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;       <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="keywordtype">void</span> Assembler::LoadRelocatedValue(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;                                   <span class="keyword">const</span> Operand&amp; operand,</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;                                   <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a5c7b2d385405f08874c6fc7f4d6226a3">LoadLiteralOp</a> op) {</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  int64_t imm = operand.immediate();</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(is_int32(imm) || is_uint32(imm) || (rt.Is64Bits()));</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  RecordRelocInfo(operand.rmode(), imm);</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0654a07bc7c6590c5366ae6bfb2cefd8">BlockConstPoolFor</a>(1);</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  Emit(op | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77cb7465f019552c1c9d68cf0d9642cd">ImmLLiteral</a>(0) | <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">Rt</a>(rt));</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;}</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">// Test if a given value can be encoded in the immediate field of a logical</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">// instruction.</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">// If it can be encoded, the function returns true, and values pointed to by n,</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">// imm_s and imm_r are updated with immediates encoded in the format required</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">// by the corresponding fields in the logical instruction.</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">// If it can not be encoded, the function returns false, and the values pointed</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">// to by n, imm_s and imm_r are undefined.</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77627079ff35f66647a541aad6c17e31">Assembler::IsImmLogical</a>(uint64_t value,</div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;                             <span class="keywordtype">unsigned</span> width,</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;                             <span class="keywordtype">unsigned</span>* n,</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;                             <span class="keywordtype">unsigned</span>* imm_s,</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;                             <span class="keywordtype">unsigned</span>* imm_r) {</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((n != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>) &amp;&amp; (imm_s != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>) &amp;&amp; (imm_r != <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>));</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((width == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a8275bc992daf81d61e8aca600b468ac9">kWRegSizeInBits</a>) || (width == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add564a015722d9d4e74e919d5fe77dcf">kXRegSizeInBits</a>));</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="comment">// Logical immediates are encoded using parameters n, imm_s and imm_r using</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="comment">// the following table:</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="comment">//  N   imms    immr    size        S             R</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="comment">//  1  ssssss  rrrrrr    64    UInt(ssssss)  UInt(rrrrrr)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="comment">//  0  0sssss  xrrrrr    32    UInt(sssss)   UInt(rrrrr)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  <span class="comment">//  0  10ssss  xxrrrr    16    UInt(ssss)    UInt(rrrr)</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <span class="comment">//  0  110sss  xxxrrr     8    UInt(sss)     UInt(rrr)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <span class="comment">//  0  1110ss  xxxxrr     4    UInt(ss)      UInt(rr)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="comment">//  0  11110s  xxxxxr     2    UInt(s)       UInt(r)</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="comment">// (s bits must not be all set)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  <span class="comment">// A pattern is constructed of size bits, where the least significant S+1</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="comment">// bits are set. The pattern is rotated right by R, and repeated across a</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="comment">// 32 or 64-bit value, depending on destination register width.</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <span class="comment">// To test if an arbitary immediate can be encoded using this scheme, an</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="comment">// iterative algorithm is used.</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="comment">// TODO(mcapewel) This code does not consider using X/W register overlap to</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="comment">// support 64-bit immediates where the top 32-bits are zero, and the bottom</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="comment">// 32-bits are an encodable logical immediate.</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="comment">// 1. If the value has all set or all clear bits, it can&#39;t be encoded.</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">if</span> ((value == 0) || (value == 0xffffffffffffffffUL) ||</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;      ((width == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a8275bc992daf81d61e8aca600b468ac9">kWRegSizeInBits</a>) &amp;&amp; (value == 0xffffffff))) {</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  }</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordtype">unsigned</span> lead_zero = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9b9b3b10a42bc3e6ac39ff4228a9752e">CountLeadingZeros</a>(value, width);</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keywordtype">unsigned</span> lead_one = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a9b9b3b10a42bc3e6ac39ff4228a9752e">CountLeadingZeros</a>(~value, width);</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keywordtype">unsigned</span> trail_zero = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad6004e2c7b934da3780e5414dc2b4d32">CountTrailingZeros</a>(value, width);</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keywordtype">unsigned</span> trail_one = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ad6004e2c7b934da3780e5414dc2b4d32">CountTrailingZeros</a>(~value, width);</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <span class="keywordtype">unsigned</span> set_bits = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#abb5e9d8425fd73744cdad1353ceac616">CountSetBits</a>(value, width);</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="comment">// The fixed bits in the immediate s field.</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="comment">// If width == 64 (X reg), start at 0xFFFFFF80.</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="comment">// If width == 32 (W reg), start at 0xFFFFFFC0, as the iteration for 64-bit</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="comment">// widths won&#39;t be executed.</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordtype">int</span> imm_s_fixed = (width == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#add564a015722d9d4e74e919d5fe77dcf">kXRegSizeInBits</a>) ? -128 : -64;</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordtype">int</span> imm_s_mask = 0x3F;</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">for</span> (;;) {</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="comment">// 2. If the value is two bits wide, it can be encoded.</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">if</span> (width == 2) {</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;      *n = 0;</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;      *imm_s = 0x3C;</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;      *imm_r = (value &amp; 3) - 1;</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    }</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    *n = (width == 64) ? 1 : 0;</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    *imm_s = ((imm_s_fixed | (set_bits - 1)) &amp; imm_s_mask);</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <span class="keywordflow">if</span> ((lead_zero + set_bits) == width) {</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;      *imm_r = 0;</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;      *imm_r = (lead_zero &gt; 0) ? (width - trail_zero) : lead_one;</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    }</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;    <span class="comment">// 3. If the sum of leading zeros, trailing zeros and set bits is equal to</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="comment">//    the bit width of the value, it can be encoded.</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="keywordflow">if</span> (lead_zero + trail_zero + set_bits == width) {</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    }</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="comment">// 4. If the sum of leading ones, trailing ones and unset bits in the</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="comment">//    value is equal to the bit width of the value, it can be encoded.</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    <span class="keywordflow">if</span> (lead_one + trail_one + (width - set_bits) == width) {</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    }</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="comment">// 5. If the most-significant half of the bitwise value is equal to the</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <span class="comment">//    least-significant half, return to step 2 using the least-significant</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    <span class="comment">//    half of the value.</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    uint64_t mask = (1UL &lt;&lt; (width &gt;&gt; 1)) - 1;</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="keywordflow">if</span> ((value &amp; mask) == ((value &gt;&gt; (width &gt;&gt; 1)) &amp; mask)) {</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;      width &gt;&gt;= 1;</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;      set_bits &gt;&gt;= 1;</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      imm_s_fixed &gt;&gt;= 1;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    }</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <span class="comment">// 6. Otherwise, the value can&#39;t be encoded.</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  }</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;}</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bf9301c9b0ac7a6f45fc728c41b78c2">Assembler::IsImmConditionalCompare</a>(int64_t immediate) {</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="keywordflow">return</span> is_uint5(immediate);</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;}</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8d90c5e23bc2057a7e2ecd6812eb4486">Assembler::IsImmFP32</a>(<span class="keywordtype">float</span> imm) {</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  <span class="comment">// Valid values will have the form:</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="comment">// aBbb.bbbc.defg.h000.0000.0000.0000.0000</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  uint32_t bits = float_to_rawbits(imm);</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <span class="comment">// bits[19..0] are cleared.</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <span class="keywordflow">if</span> ((bits &amp; 0x7ffff) != 0) {</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  }</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="comment">// bits[29..25] are all set or all cleared.</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  uint32_t b_pattern = (bits &gt;&gt; 16) &amp; 0x3e00;</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <span class="keywordflow">if</span> (b_pattern != 0 &amp;&amp; b_pattern != 0x3e00) {</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  }</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <span class="comment">// bit[30] and bit[29] are opposite.</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  <span class="keywordflow">if</span> (((bits ^ (bits &lt;&lt; 1)) &amp; 0x40000000) == 0) {</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  }</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;}</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2b2e4d9c3b16b1b217c6ff76f8a910ff">Assembler::IsImmFP64</a>(<span class="keywordtype">double</span> imm) {</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="comment">// Valid values will have the form:</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="comment">// aBbb.bbbb.bbcd.efgh.0000.0000.0000.0000</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <span class="comment">// 0000.0000.0000.0000.0000.0000.0000.0000</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  uint64_t bits = double_to_rawbits(imm);</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="comment">// bits[47..0] are cleared.</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordflow">if</span> ((bits &amp; 0xffffffffffffL) != 0) {</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  }</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="comment">// bits[61..54] are all set or all cleared.</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  uint32_t b_pattern = (bits &gt;&gt; 48) &amp; 0x3fc0;</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keywordflow">if</span> (b_pattern != 0 &amp;&amp; b_pattern != 0x3fc0) {</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  }</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">// bit[62] and bit[61] are opposite.</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <span class="keywordflow">if</span> (((bits ^ (bits &lt;&lt; 1)) &amp; 0x4000000000000000L) == 0) {</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  }</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;}</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="keywordtype">void</span> Assembler::GrowBuffer() {</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a560c4b68ccec305c8ec448d8468cb2be">own_buffer_</a>) <a class="code" href="../../d5/d16/checks_8h.html#a7a3e1d362790a375466c5e77a6d5c9c5">FATAL</a>(<span class="stringliteral">&quot;external code buffer is too small&quot;</span>);</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="comment">// Compute new buffer size.</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  CodeDesc desc;  <span class="comment">// the new buffer</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a> &lt; 4 * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a58d287461654266e7f85284ed93e5ede">KB</a>) {</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;    desc.buffer_size = 4 * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a58d287461654266e7f85284ed93e5ede">KB</a>;</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a> &lt; 1 * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a36c35e1f867914bd49c60b7ccd6c4c13">MB</a>) {</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    desc.buffer_size = 2 * <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>;</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    desc.buffer_size = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a> + 1 * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a36c35e1f867914bd49c60b7ccd6c4c13">MB</a>;</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  }</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ad5a1a3bc35696ef5a1070bca3a419c99">CHECK_GT</a>(desc.buffer_size, 0);  <span class="comment">// No overflow.</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>* buffer = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>);</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <span class="comment">// Set up new buffer.</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  desc.buffer = NewArray&lt;byte&gt;(desc.buffer_size);</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  desc.instr_size = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  desc.reloc_size = (buffer + <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>) - reloc_info_writer.pos();</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <span class="comment">// Copy the data.</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  intptr_t pc_delta = desc.buffer - buffer;</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  intptr_t rc_delta = (desc.buffer + desc.buffer_size) -</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                      (buffer + <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a>);</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  memmove(desc.buffer, buffer, desc.instr_size);</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  memmove(reloc_info_writer.pos() + rc_delta,</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;          reloc_info_writer.pos(), desc.reloc_size);</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;  <span class="comment">// Switch buffers.</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a0166c55019a8ae518b6bb1ac17ad4706">DeleteArray</a>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a>);</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a> = desc.buffer;</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">buffer_size_</a> = desc.buffer_size;</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a> = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>) + pc_delta;</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  reloc_info_writer.Reposition(reloc_info_writer.pos() + rc_delta,</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;                               reloc_info_writer.last_pc() + pc_delta);</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="comment">// None of our relocation types are pc relative pointing outside the code</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  <span class="comment">// buffer nor pc absolute pointing inside the code buffer, so there is no need</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  <span class="comment">// to relocate any emitted relocation entries.</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="comment">// Relocate pending relocation entries.</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_pending_reloc_info_; i++) {</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">RelocInfo</a>&amp; rinfo = pending_reloc_info_[i];</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rinfo.rmode() != RelocInfo::COMMENT &amp;&amp;</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;           rinfo.rmode() != RelocInfo::POSITION);</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    <span class="keywordflow">if</span> (rinfo.rmode() != RelocInfo::JS_RETURN) {</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;      rinfo.set_pc(rinfo.pc() + pc_delta);</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    }</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  }</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;}</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="keywordtype">void</span> Assembler::RecordRelocInfo(RelocInfo::Mode rmode, intptr_t data) {</div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <span class="comment">// We do not try to reuse pool constants.</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">RelocInfo</a> rinfo(reinterpret_cast&lt;byte*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>), rmode, data, <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>);</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <span class="keywordflow">if</span> (((rmode &gt;= RelocInfo::JS_RETURN) &amp;&amp;</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;       (rmode &lt;= RelocInfo::DEBUG_BREAK_SLOT)) ||</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;      (rmode == RelocInfo::CONST_POOL) ||</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;      (rmode == RelocInfo::VENEER_POOL)) {</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="comment">// Adjust code for new modes.</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(RelocInfo::IsDebugBreakSlot(rmode)</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;           || RelocInfo::IsJSReturn(rmode)</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;           || RelocInfo::IsComment(rmode)</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;           || RelocInfo::IsPosition(rmode)</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;           || RelocInfo::IsConstPool(rmode)</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;           || RelocInfo::IsVeneerPool(rmode));</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="comment">// These modes do not need an entry in the constant pool.</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(num_pending_reloc_info_ &lt; kMaxNumPendingRelocInfo);</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <span class="keywordflow">if</span> (num_pending_reloc_info_ == 0) {</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;      first_const_pool_use_ = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    }</div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    pending_reloc_info_[num_pending_reloc_info_++] = rinfo;</div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="comment">// Make sure the constant pool is not emitted in place of the next</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="comment">// instruction for which we just recorded relocation info.</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0654a07bc7c6590c5366ae6bfb2cefd8">BlockConstPoolFor</a>(1);</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  }</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <span class="keywordflow">if</span> (!RelocInfo::IsNone(rmode)) {</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="comment">// Don&#39;t record external references unless the heap will be serialized.</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <span class="keywordflow">if</span> (rmode == RelocInfo::EXTERNAL_REFERENCE) {</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">Serializer::enabled</a>()) {</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;        <a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#ad00fab2f9c3de54f36d77737719fb216">Serializer::TooLateToEnableNow</a>();</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;      }</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">Serializer::enabled</a>() &amp;&amp; !<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#ab180b1aefcad562c2eb7eb14c2f59b7b">emit_debug_code</a>()) {</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      }</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    }</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1dac9cebfe1f40a4933064562041d03c">buffer_space</a>() &gt;= kMaxRelocSize);  <span class="comment">// too late to grow buffer here</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    <span class="keywordflow">if</span> (rmode == RelocInfo::CODE_TARGET_WITH_ID) {</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">RelocInfo</a> reloc_info_with_ast_id(</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;          reinterpret_cast&lt;byte*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>), rmode, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c6241c56974c5c672e68d3ea4305712">RecordedAstId</a>().ToInt(), <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>);</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa18cef1729be850de79f37013fa768fd">ClearRecordedAstId</a>();</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      reloc_info_writer.Write(&amp;reloc_info_with_ast_id);</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;      reloc_info_writer.Write(&amp;rinfo);</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    }</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  }</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;}</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0654a07bc7c6590c5366ae6bfb2cefd8">Assembler::BlockConstPoolFor</a>(<span class="keywordtype">int</span> instructions) {</div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="keywordtype">int</span> pc_limit = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() + instructions * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <span class="keywordflow">if</span> (no_const_pool_before_ &lt; pc_limit) {</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="comment">// If there are some pending entries, the constant pool cannot be blocked</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="comment">// further than first_const_pool_use_ + kMaxDistToConstPool</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>((num_pending_reloc_info_ == 0) ||</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;           (pc_limit &lt; (first_const_pool_use_ + kMaxDistToConstPool)));</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    no_const_pool_before_ = pc_limit;</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  }</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">if</span> (next_constant_pool_check_ &lt; no_const_pool_before_) {</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    next_constant_pool_check_ = no_const_pool_before_;</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  }</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;}</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a83267e155089d1eda1c9eb3b843a94e3">Assembler::CheckConstPool</a>(<span class="keywordtype">bool</span> force_emit, <span class="keywordtype">bool</span> require_jump) {</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  <span class="comment">// Some short sequence of instruction mustn&#39;t be broken up by constant pool</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="comment">// emission, such sequences are protected by calls to BlockConstPoolFor and</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="comment">// BlockConstPoolScope.</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77142d375cad831e512ec6ada7ed95e3">is_const_pool_blocked</a>()) {</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <span class="comment">// Something is wrong if emission is forced and blocked at the same time.</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!force_emit);</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  }</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="comment">// There is nothing to do if there are no pending constant pool entries.</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">if</span> (num_pending_reloc_info_ == 0)  {</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="comment">// Calculate the offset of the next check.</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    next_constant_pool_check_ = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() + kCheckConstPoolInterval;</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  }</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="comment">// We emit a constant pool when:</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  <span class="comment">//  * requested to do so by parameter force_emit (e.g. after each function).</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="comment">//  * the distance to the first instruction accessing the constant pool is</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  <span class="comment">//    kAvgDistToConstPool or more.</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;  <span class="comment">//  * no jump is required and the distance to the first instruction accessing</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="comment">//    the constant pool is at least kMaxDistToPConstool / 2.</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(first_const_pool_use_ &gt;= 0);</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;  <span class="keywordtype">int</span> dist = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() - first_const_pool_use_;</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  <span class="keywordflow">if</span> (!force_emit &amp;&amp; dist &lt; kAvgDistToConstPool &amp;&amp;</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      (require_jump || (dist &lt; (kMaxDistToConstPool / 2)))) {</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  }</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordtype">int</span> jump_instr = require_jump ? kInstructionSize : 0;</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  <span class="keywordtype">int</span> size_pool_marker = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="keywordtype">int</span> size_pool_guard = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  <span class="keywordtype">int</span> pool_size = jump_instr + size_pool_marker + size_pool_guard +</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    num_pending_reloc_info_ * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ade2f76ca31816a0649d08bc8856fd56b">kPointerSize</a>;</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  <span class="keywordtype">int</span> needed_space = pool_size + kGap;</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  <span class="comment">// Emit veneers for branches that would go out of range during emission of the</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="comment">// constant pool.</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7d3181bca0e3be987e0f158810c66d25">CheckVeneerPool</a>(<span class="keyword">false</span>, require_jump, <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2c6259f1dec0d294c72942cfd4c91071">kVeneerDistanceMargin</a> + pool_size);</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  Label size_check;</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;size_check);</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  <span class="comment">// Check that the code buffer is large enough before emitting the constant</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  <span class="comment">// pool (include the jump over the pool, the constant pool marker, the</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="comment">// constant pool guard, and the gap to the relocation information).</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1dac9cebfe1f40a4933064562041d03c">buffer_space</a>() &lt;= needed_space) {</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    GrowBuffer();</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  }</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  {</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    <span class="comment">// Block recursive calls to CheckConstPool and protect from veneer pools.</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    BlockPoolsScope block_pools(<span class="keyword">this</span>);</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">RecordComment</a>(<span class="stringliteral">&quot;[ Constant Pool&quot;</span>);</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2ae5154fdb86c08df5f9dc34d7957402">RecordConstPool</a>(pool_size);</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="comment">// Emit jump over constant pool if necessary.</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    Label after_pool;</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="keywordflow">if</span> (require_jump) {</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">b</a>(&amp;after_pool);</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    }</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;    <span class="comment">// Emit a constant pool header. The header has two goals:</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    <span class="comment">//  1) Encode the size of the constant pool, for use by the disassembler.</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <span class="comment">//  2) Terminate the program, to try to prevent execution from accidentally</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="comment">//     flowing into the constant pool.</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="comment">// The header is therefore made of two arm64 instructions:</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;    <span class="comment">//   ldr xzr, #&lt;size of the constant pool in 32-bit words&gt;</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="comment">//   blr xzr</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <span class="comment">// If executed the code will likely segfault and lr will point to the</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    <span class="comment">// beginning of the constant pool.</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    <span class="comment">// TODO(all): currently each relocated constant is 64 bits, consider adding</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    <span class="comment">// support for 32-bit entries.</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a608ea517282101f73ecce69b83048224">ConstantPoolMarker</a>(2 * num_pending_reloc_info_);</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acca4e0081c3a686065a45f6a41200a25">ConstantPoolGuard</a>();</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    <span class="comment">// Emit constant pool entries.</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num_pending_reloc_info_; i++) {</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">RelocInfo</a>&amp; rinfo = pending_reloc_info_[i];</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(rinfo.rmode() != RelocInfo::COMMENT &amp;&amp;</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;             rinfo.rmode() != RelocInfo::POSITION &amp;&amp;</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;             rinfo.rmode() != RelocInfo::STATEMENT_POSITION &amp;&amp;</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;             rinfo.rmode() != RelocInfo::CONST_POOL &amp;&amp;</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;             rinfo.rmode() != RelocInfo::VENEER_POOL);</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;      Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(rinfo.pc());</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;      <span class="comment">// Instruction to patch must be &#39;ldr rd, [pc, #offset]&#39; with offset == 0.</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(instr-&gt;IsLdrLiteral() &amp;&amp;</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;             instr-&gt;ImmLLiteral() == 0);</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;      instr-&gt;SetImmPCOffsetTarget(reinterpret_cast&lt;Instruction*&gt;(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>));</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afff386f24b1ef0c60a85d6d74d9aa0c0">dc64</a>(rinfo.data());</div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    }</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;    num_pending_reloc_info_ = 0;</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    first_const_pool_use_ = -1;</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">RecordComment</a>(<span class="stringliteral">&quot;]&quot;</span>);</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    <span class="keywordflow">if</span> (after_pool.is_linked()) {</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;after_pool);</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    }</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  }</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="comment">// Since a constant pool was just emitted, move the check offset forward by</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="comment">// the standard interval.</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  next_constant_pool_check_ = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() + kCheckConstPoolInterval;</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;size_check) ==</div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;         static_cast&lt;unsigned&gt;(pool_size));</div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;}</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acb182687bf07f4ca48f27053c97f8b13">Assembler::ShouldEmitVeneer</a>(<span class="keywordtype">int</span> max_reachable_pc, <span class="keywordtype">int</span> margin) {</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  <span class="comment">// Account for the branch around the veneers and the guard.</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="keywordtype">int</span> protection_offset = 2 * <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">kInstructionSize</a>;</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &gt; max_reachable_pc - margin - protection_offset -</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.size() * <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a926fcd0809c920cfcee4474b32370611">kMaxVeneerCodeSize</a>);</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;}</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041452cbb34f872eb67434253125e515">Assembler::RecordVeneerPool</a>(<span class="keywordtype">int</span> location_offset, <span class="keywordtype">int</span> size) {</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#ifdef ENABLE_DEBUGGER_SUPPORT</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">RelocInfo</a> rinfo(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">buffer_</a> + location_offset,</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;                  RelocInfo::VENEER_POOL, static_cast&lt;intptr_t&gt;(size),</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;                  <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>);</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  reloc_info_writer.Write(&amp;rinfo);</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;}</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6845183ba1fafca8f76d4d1ea871f4d7">Assembler::EmitVeneers</a>(<span class="keywordtype">bool</span> force_emit, <span class="keywordtype">bool</span> need_protection, <span class="keywordtype">int</span> margin) {</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;  BlockPoolsScope scope(<span class="keyword">this</span>);</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">RecordComment</a>(<span class="stringliteral">&quot;[ Veneers&quot;</span>);</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="comment">// The exact size of the veneer pool must be recorded (see the comment at the</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  <span class="comment">// declaration site of RecordConstPool()), but computing the number of</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  <span class="comment">// veneers that will be generated is not obvious. So instead we remember the</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="comment">// current position and will record the size after the pool has been</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <span class="comment">// generated.</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;  Label size_check;</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;size_check);</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  <span class="keywordtype">int</span> veneer_pool_relocinfo_loc = <a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>();</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  Label end;</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <span class="keywordflow">if</span> (need_protection) {</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">b</a>(&amp;end);</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  }</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a817d0b30f23461979178b385676c7cae">EmitVeneersGuard</a>();</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  Label veneer_size_check;</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  std::multimap&lt;int, FarBranchInfo&gt;::iterator it, it_to_delete;</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  it = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.begin();</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  <span class="keywordflow">while</span> (it != <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.end()) {</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    <span class="keywordflow">if</span> (force_emit || <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acb182687bf07f4ca48f27053c97f8b13">ShouldEmitVeneer</a>(it-&gt;first, margin)) {</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;      Instruction* branch = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acefa7d9b82584643823e5aad4bb67dbd">InstructionAt</a>(it-&gt;second.pc_offset_);</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;      Label* label = it-&gt;second.label_;</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;veneer_size_check);</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;      <span class="comment">// Patch the branch to point to the current position, and emit a branch</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;      <span class="comment">// to the label.</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;      Instruction* veneer = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>);</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a72fb0142ecb5f5d65cda419149d6c1a1">RemoveBranchFromLabelLinkChain</a>(branch, label, veneer);</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;      branch-&gt;SetImmPCOffsetTarget(veneer);</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">b</a>(label);</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;      <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;veneer_size_check) &lt;=</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;             static_cast&lt;uint64_t&gt;(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a926fcd0809c920cfcee4474b32370611">kMaxVeneerCodeSize</a>));</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;      veneer_size_check.Unuse();</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;      it_to_delete = it++;</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.erase(it_to_delete);</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      ++it;</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    }</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  }</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="comment">// Record the veneer pool size.</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <span class="keywordtype">int</span> pool_size = <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">SizeOfCodeGeneratedSince</a>(&amp;size_check);</div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041452cbb34f872eb67434253125e515">RecordVeneerPool</a>(veneer_pool_relocinfo_loc, pool_size);</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty()) {</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> = <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>;</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> =</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">unresolved_branches_first_limit</a>() - <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2cf9bf5e7bea5e8ec7e1aabf17af258">kVeneerDistanceCheckMargin</a>;</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  }</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">bind</a>(&amp;end);</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">RecordComment</a>(<span class="stringliteral">&quot;]&quot;</span>);</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;}</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7d3181bca0e3be987e0f158810c66d25">Assembler::CheckVeneerPool</a>(<span class="keywordtype">bool</span> force_emit, <span class="keywordtype">bool</span> require_jump,</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;                                <span class="keywordtype">int</span> margin) {</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  <span class="comment">// There is nothing to do if there are no pending veneer pool entries.</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">unresolved_branches_</a>.empty())  {</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> == <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">kMaxInt</a>);</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  }</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">pc_offset</a>() &lt; <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">unresolved_branches_first_limit</a>());</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <span class="comment">// Some short sequence of instruction mustn&#39;t be broken up by veneer pool</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <span class="comment">// emission, such sequences are protected by calls to BlockVeneerPoolFor and</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="comment">// BlockVeneerPoolScope.</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acdaf8b9980cf2fd151bc3bd8714a537f">is_veneer_pool_blocked</a>()) {</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    <a class="code" href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a>(!force_emit);</div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  }</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">if</span> (!require_jump) {</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="comment">// Prefer emitting veneers protected by an existing instruction.</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    margin *= <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ada25fc5b715ebc2a553f21b043478953">kVeneerNoProtectionFactor</a>;</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  }</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="keywordflow">if</span> (force_emit || <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab88c128d95b97ca6877644b0825c162a">ShouldEmitVeneers</a>(margin)) {</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6845183ba1fafca8f76d4d1ea871f4d7">EmitVeneers</a>(force_emit, require_jump, margin);</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">next_veneer_pool_check_</a> =</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;      <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">unresolved_branches_first_limit</a>() - <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2cf9bf5e7bea5e8ec7e1aabf17af258">kVeneerDistanceCheckMargin</a>;</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  }</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;}</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">Assembler::RecordComment</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* msg) {</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  <span class="keywordflow">if</span> (FLAG_code_comments) {</div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    CheckBuffer();</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    RecordRelocInfo(RelocInfo::COMMENT, reinterpret_cast&lt;intptr_t&gt;(msg));</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  }</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;}</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1dac9cebfe1f40a4933064562041d03c">Assembler::buffer_space</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="keywordflow">return</span> reloc_info_writer.pos() - <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">byte</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">pc_</a>);</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;}</div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;</div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a94bb776fe751c86de8426e100346cd4f">Assembler::RecordJSReturn</a>() {</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  CheckBuffer();</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  RecordRelocInfo(RelocInfo::JS_RETURN);</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;}</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1e86400800ce97ad25981077fcf95aa5">Assembler::RecordDebugBreakSlot</a>() {</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">positions_recorder</a>()-&gt;WriteRecordedPositions();</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  CheckBuffer();</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  RecordRelocInfo(RelocInfo::DEBUG_BREAK_SLOT);</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;}</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2ae5154fdb86c08df5f9dc34d7957402">Assembler::RecordConstPool</a>(<span class="keywordtype">int</span> size) {</div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="comment">// We only need this for debugger support, to correctly compute offsets in the</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="comment">// code.</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#ifdef ENABLE_DEBUGGER_SUPPORT</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  RecordRelocInfo(RelocInfo::CONST_POOL, static_cast&lt;intptr_t&gt;(size));</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;}</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;MaybeObject* <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afcb9b5973d133d5be8c32541920831e6">Assembler::AllocateConstantPool</a>(Heap* heap) {</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="comment">// No out-of-line constant pool support.</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">NULL</a>;</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;}</div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa4ed72d1940440cc4ae2316a65ad7145">Assembler::PopulateConstantPool</a>(ConstantPoolArray* constant_pool) {</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="comment">// No out-of-line constant pool support.</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <a class="code" href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a>();</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;}</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;} }  <span class="comment">// namespace v8::internal</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#endif  // V8_TARGET_ARCH_ARM64</span></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a041452cbb34f872eb67434253125e515"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041452cbb34f872eb67434253125e515">v8::internal::Assembler::RecordVeneerPool</a></div><div class="ttdeci">void RecordVeneerPool(int location_offset, int size)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ac7f0eb0e10bc8bbb03c793ea1256e329"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ac7f0eb0e10bc8bbb03c793ea1256e329">v8::internal::Address</a></div><div class="ttdeci">byte * Address</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00186">globals.h:186</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a61c47e7df71528e50deb8cadad78e32a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a61c47e7df71528e50deb8cadad78e32a">v8::internal::Assembler::ImmPCRelAddress</a></div><div class="ttdeci">static Instr ImmPCRelAddress(int imm21)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00965">assembler-arm64-inl.h:965</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_aec002a11ef0329c3648df5723f5e3390"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aec002a11ef0329c3648df5723f5e3390">v8::internal::CPURegList::GetCallerSavedFP</a></div><div class="ttdeci">static CPURegList GetCallerSavedFP(unsigned size=kDRegSizeInBits)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8c5f44b7cc6a2ba2c0f6424536555404"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8c5f44b7cc6a2ba2c0f6424536555404">v8::internal::Assembler::cmp</a></div><div class="ttdeci">void cmp(Register src1, const Operand &amp;src2, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1a2136516297125e71991247c402ef52"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1a2136516297125e71991247c402ef52">v8::internal::Assembler::cbnz</a></div><div class="ttdeci">void cbnz(const Register &amp;rt, Label *label)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a94bb776fe751c86de8426e100346cd4f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a94bb776fe751c86de8426e100346cd4f">v8::internal::Assembler::RecordJSReturn</a></div><div class="ttdeci">void RecordJSReturn()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aa93c2c60a1492707ba7686a2d1579a32"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aa93c2c60a1492707ba7686a2d1579a32">v8::internal::NULL</a></div><div class="ttdeci">enable upcoming ES6 features enable harmony block scoping enable harmony enable harmony proxies enable harmony generators enable harmony numeric enable harmony string enable harmony math functions harmony_scoping harmony_symbols harmony_collections harmony_iteration harmony_strings harmony_scoping harmony_maths tracks arrays with only smi values Optimize object Array DOM strings and string pretenure call new trace pretenuring decisions of HAllocate instructions track fields with only smi values track fields with heap values track_fields track_fields Enables optimizations which favor memory size over execution speed use string slices optimization filter maximum number of GVN fix point iterations use function inlining use allocation folding eliminate write barriers targeting allocations in optimized code maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining crankshaft harvests type feedback from stub cache trace check elimination phase hydrogen tracing filter NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d54/flags_8cc_source.html#l00269">flags.cc:269</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_acc4637dabc3a31eb5c61c1a1a19bbbc9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#acc4637dabc3a31eb5c61c1a1a19bbbc9">v8::internal::MoveWideImmediateOp</a></div><div class="ttdeci">MoveWideImmediateOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00576">constants-arm64.h:576</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_af0a2b8df9557a6020324828851f1197ba01587a96616673d91bd25c40f81397b2"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#af0a2b8df9557a6020324828851f1197ba01587a96616673d91bd25c40f81397b2">v8::internal::LogicalImmediateFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00531">constants-arm64.h:531</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009af37eeb7cec7ad63791888c528e2a4082"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009af37eeb7cec7ad63791888c528e2a4082">v8::internal::FMOV_ws</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01224">constants-arm64.h:1224</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_af4c6775d54781b38f9989e450c46895c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af4c6775d54781b38f9989e450c46895c">v8::internal::Assembler::lsl</a></div><div class="ttdeci">void lsl(const Register &amp;rd, const Register &amp;rn, unsigned shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01206">assembler-arm64.h:1206</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989">v8::internal::DataProcessing1SourceOp</a></div><div class="ttdeci">DataProcessing1SourceOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00945">constants-arm64.h:945</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a43c7616fc15c679122c77fc9526b5c0e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a43c7616fc15c679122c77fc9526b5c0e">v8::internal::FMOV_dx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01227">constants-arm64.h:1227</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0eeb4772e007fa6931b23f399c94a1fa"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0eeb4772e007fa6931b23f399c94a1fa">v8::internal::Assembler::EmitExtendShift</a></div><div class="ttdeci">void EmitExtendShift(const Register &amp;rd, const Register &amp;rn, Extend extend, unsigned left_shift)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a817d0b30f23461979178b385676c7cae"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a817d0b30f23461979178b385676c7cae">v8::internal::Assembler::EmitVeneersGuard</a></div><div class="ttdeci">void EmitVeneersGuard()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01832">assembler-arm64.h:1832</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aea8cb0e3b71c12bb91f6ad89a39514e6a28012298520c93f6dd231775c1020644"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6a28012298520c93f6dd231775c1020644">v8::internal::ISB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00716">constants-arm64.h:716</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a89d9ab7b2628e0f7c6fb5f29b4dfaa8baff1160410ac673a2adb82da2fa83b7ef"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8baff1160410ac673a2adb82da2fa83b7ef">v8::internal::SBC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00159">constants-arm.h:159</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a02c0737d7f6c505ee56d5361ce3bf76c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a02c0737d7f6c505ee56d5361ce3bf76c">v8::internal::Assembler::ldrsb</a></div><div class="ttdeci">void ldrsb(Register dst, const MemOperand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4a1fcca127e5614ee1494aec57d60d8ec7"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a1fcca127e5614ee1494aec57d60d8ec7">v8::internal::LSRV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00983">constants-arm64.h:983</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a3914a44be66532db10c695767d59e411acc535ef14aac7d610b5a33b472680f17"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a3914a44be66532db10c695767d59e411acc535ef14aac7d610b5a33b472680f17">v8::internal::ConditionalCompareImmediateFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00916">constants-arm64.h:916</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_abbc55920bef267c9cd7343689d9ab5c4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abbc55920bef267c9cd7343689d9ab5c4">v8::internal::Assembler::sdiv</a></div><div class="ttdeci">void sdiv(Register dst, Register src1, Register src2, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a378d4498800124fff3d537ace919ee48"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a378d4498800124fff3d537ace919ee48">v8::internal::Assembler::ImmSystemRegister</a></div><div class="ttdeci">static Instr ImmSystemRegister(int imm15)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01139">assembler-arm64-inl.h:1139</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009abfbca711031819ff7299b834fcc878f2"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009abfbca711031819ff7299b834fcc878f2">v8::internal::FCVTZU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01199">constants-arm64.h:1199</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae900650992052b769cab6077c6d6ba6e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae900650992052b769cab6077c6d6ba6e">v8::internal::Assembler::fsub</a></div><div class="ttdeci">void fsub(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a041704601a86504bc44b7ba2553da634"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a041704601a86504bc44b7ba2553da634">v8::internal::Assembler::csinv</a></div><div class="ttdeci">void csinv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, Condition cond)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa18cef1729be850de79f37013fa768fd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa18cef1729be850de79f37013fa768fd">v8::internal::Assembler::ClearRecordedAstId</a></div><div class="ttdeci">void ClearRecordedAstId()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01402">assembler-arm.h:1402</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a284c699a2230899d09ecf14b46377137afacd6182342ec8ab23fbe814680a9d9f"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137afacd6182342ec8ab23fbe814680a9d9f">v8::internal::CCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00900">constants-arm64.h:900</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_a69c8239094ee4202825c385e367dadf8"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a69c8239094ee4202825c385e367dadf8">v8::internal::AssemblerBase::pc_offset</a></div><div class="ttdeci">int pc_offset() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00083">assembler.h:83</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1ded353e048d4e5ca73e0b12c941268d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ded353e048d4e5ca73e0b12c941268d">v8::internal::Assembler::AppropriateZeroRegFor</a></div><div class="ttdeci">const Register &amp; AppropriateZeroRegFor(const CPURegister &amp;reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01192">assembler-arm64-inl.h:1192</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a268fa6d3d36b5560ed717d37392d09f0"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a268fa6d3d36b5560ed717d37392d09f0">v8::internal::CPURegList::GetCalleeSavedFP</a></div><div class="ttdeci">static CPURegList GetCalleeSavedFP(unsigned size=kDRegSizeInBits)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4536c689863a36b1961a20fdc67c13d7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4536c689863a36b1961a20fdc67c13d7">v8::internal::Assembler::tbz</a></div><div class="ttdeci">void tbz(const Register &amp;rt, unsigned bit_pos, Label *label)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a91e5654366df0169d096108bde71dbcb"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a91e5654366df0169d096108bde71dbcb">v8::internal::Assembler::IsImmLSScaled</a></div><div class="ttdeci">static bool IsImmLSScaled(ptrdiff_t offset, LSDataSize size)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aeafe0a83c467b6dc5338f387c9e3447fa8a8d8dd79218afceb640c98516dc648d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aeafe0a83c467b6dc5338f387c9e3447fa8a8d8dd79218afceb640c98516dc648d">v8::internal::AddSubShiftedFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00476">constants-arm64.h:476</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad992b6eaa414135bf6937221adbbe633"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad992b6eaa414135bf6937221adbbe633">v8::internal::kDebugMessageOffset</a></div><div class="ttdeci">const unsigned kDebugMessageOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00455">instructions-arm64.h:455</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a372de693ad40b3f42839c8ec6ac845f4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a372de693ad40b3f42839c8ec6ac845f4">v8::internal::Assembler::Reset</a></div><div class="ttdeci">void Reset()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960aa694a8ac9ed3f09101864b42096bc47a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960aa694a8ac9ed3f09101864b42096bc47a">v8::internal::SXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00366">constants-arm64.h:366</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_af01636f1a275dc4c1c6cac05bfc8678aae2a8e5e01c1d146369e8c79d33715114"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#af01636f1a275dc4c1c6cac05bfc8678aae2a8e5e01c1d146369e8c79d33715114">v8::internal::FCCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01043">constants-arm64.h:1043</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1bd9c8acbd4af2b2faf9fe2b8ab31d59"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bd9c8acbd4af2b2faf9fe2b8ab31d59">v8::internal::Assembler::Cond</a></div><div class="ttdeci">static Instr Cond(Condition cond)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00960">assembler-arm64-inl.h:960</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960a0a7573a5be6b18780b516eaed391a1ec"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a0a7573a5be6b18780b516eaed391a1ec">v8::internal::UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00363">constants-arm64.h:363</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a154290b5fd6b51470d4d56de9556a497"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a154290b5fd6b51470d4d56de9556a497">v8::internal::FCVTMU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01189">constants-arm64.h:1189</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a150e44c84a8c0ba10ceb3843adff7ae3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a150e44c84a8c0ba10ceb3843adff7ae3">v8::internal::Assembler::FPScale</a></div><div class="ttdeci">static Instr FPScale(unsigned scale)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01186">assembler-arm64-inl.h:1186</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1e8c1a0e713433246c61b2d2d8a68aef"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1e8c1a0e713433246c61b2d2d8a68aef">v8::internal::Assembler::ccmn</a></div><div class="ttdeci">void ccmn(const Register &amp;rn, const Operand &amp;operand, StatusFlags nzcv, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aeae870d4a980844c0ee4edcc640c7bd93e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aeae870d4a980844c0ee4edcc640c7bd93e">v8::internal::FNMADD_d</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01155">constants-arm64.h:1155</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a6b908b95d822d1d044419ebb8bed5b8ca9d3d9048db16a7eee539e93e3618cbe7"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a6b908b95d822d1d044419ebb8bed5b8ca9d3d9048db16a7eee539e93e3618cbe7">v8::internal::B</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00193">constants-arm.h:193</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7bf18df5c7fcb396487086e0b55d735a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735a">v8::internal::ConditionalSelectOp</a></div><div class="ttdeci">ConditionalSelectOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00926">constants-arm64.h:926</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a82dbe14aa75624171e91a8221468c568"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a82dbe14aa75624171e91a8221468c568">v8::internal::Assembler::ldnp</a></div><div class="ttdeci">void ldnp(const CPURegister &amp;rt, const CPURegister &amp;rt2, const MemOperand &amp;src)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8c3a90e9d7bc08396be2f6b51545692a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8c3a90e9d7bc08396be2f6b51545692a">v8::internal::Assembler::scvtf</a></div><div class="ttdeci">void scvtf(const FPRegister &amp;fd, const Register &amp;rn, unsigned fbits=0)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa4ed72d1940440cc4ae2316a65ad7145"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa4ed72d1940440cc4ae2316a65ad7145">v8::internal::Assembler::PopulateConstantPool</a></div><div class="ttdeci">void PopulateConstantPool(ConstantPoolArray *constant_pool)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a427c7bce691f3433ffdefdbffb4bc789"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a427c7bce691f3433ffdefdbffb4bc789">v8::internal::FCVTAU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01219">constants-arm64.h:1219</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3d16377b5d0c166c6b3e52de792e14a3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3d16377b5d0c166c6b3e52de792e14a3">v8::internal::Assembler::strh</a></div><div class="ttdeci">void strh(Register src, const MemOperand &amp;dst, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad95cf0be9a7b9bdf2d362c9d47edc621"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad95cf0be9a7b9bdf2d362c9d47edc621">v8::internal::Assembler::bic</a></div><div class="ttdeci">void bic(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960ab5a1b7ff9434755e99be6e0aa3721b74"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ab5a1b7ff9434755e99be6e0aa3721b74">v8::internal::SXTX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00368">constants-arm64.h:368</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ace23f7c4a69434d899f2f3d5646428d9ae849d1a2246b3201988a3d083f86e5cf"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9ae849d1a2246b3201988a3d083f86e5cf">v8::internal::BLR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00634">constants-arm64.h:634</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5c7b2d385405f08874c6fc7f4d6226a3a93cab17d6bce81e1422da9f1ce7f4587"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5c7b2d385405f08874c6fc7f4d6226a3a93cab17d6bce81e1422da9f1ce7f4587">v8::internal::LDR_x_lit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00802">constants-arm64.h:802</a></div></div>
<div class="ttc" id="checks_8h_html_a7a3e1d362790a375466c5e77a6d5c9c5"><div class="ttname"><a href="../../d5/d16/checks_8h.html#a7a3e1d362790a375466c5e77a6d5c9c5">FATAL</a></div><div class="ttdeci">#define FATAL(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00048">checks.h:48</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a9bfb0642f75c56fe7212a773ddc710f5"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9bfb0642f75c56fe7212a773ddc710f5">v8::internal::CPURegList::list</a></div><div class="ttdeci">RegList list() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00501">assembler-arm64.h:501</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a64a3b2a080398bf80cf91336938aac67"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a64a3b2a080398bf80cf91336938aac67">v8::internal::CPURegList::GetCallerSaved</a></div><div class="ttdeci">static CPURegList GetCallerSaved(unsigned size=kXRegSizeInBits)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0f9f18b02faa768113f6277203b13396"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0f9f18b02faa768113f6277203b13396">v8::internal::Assembler::mrs</a></div><div class="ttdeci">void mrs(Register dst, SRegister s, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3c0498b0df84570d5112c772e462aa46"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3c0498b0df84570d5112c772e462aa46">v8::internal::Assembler::EndBlockConstPool</a></div><div class="ttdeci">void EndBlockConstPool()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01541">assembler-arm.h:1541</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a390b921ff94208d93e2f4ca4c5ab76f3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3">v8::internal::FlagsUpdate</a></div><div class="ttdeci">FlagsUpdate</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00319">constants-arm64.h:319</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a08670010198fcc6b14171c44ce0629a8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a08670010198fcc6b14171c44ce0629a8">v8::internal::Assembler::sbfm</a></div><div class="ttdeci">void sbfm(const Register &amp;rd, const Register &amp;rn, unsigned immr, unsigned imms)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a828c3a9fcd1089439aa9b00fb18a0271"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a828c3a9fcd1089439aa9b00fb18a0271">v8::internal::Assembler::ImmCmpBranch</a></div><div class="ttdeci">static Instr ImmCmpBranch(int imm19)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00986">assembler-arm64-inl.h:986</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a1804223edb16ba75fc078c3dcc7e4145ab0c7ef35756f4548f54a1ff331da2a4c"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a1804223edb16ba75fc078c3dcc7e4145ab0c7ef35756f4548f54a1ff331da2a4c">v8::internal::CBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00645">constants-arm64.h:645</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a9f8043ad3e01688bec44a007398ee6d1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9f8043ad3e01688bec44a007398ee6d1">v8::internal::Assembler::ImmTestBranch</a></div><div class="ttdeci">static Instr ImmTestBranch(int imm14)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00992">assembler-arm64-inl.h:992</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a1fe4178bdc1ae96935f2dbada748f794ac25e3b68f654555ad540c4f238369c65"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a1fe4178bdc1ae96935f2dbada748f794ac25e3b68f654555ad540c4f238369c65">v8::internal::LoadStorePairPostIndexFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00753">constants-arm64.h:753</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009">v8::internal::FPIntegerConvertOp</a></div><div class="ttdeci">FPIntegerConvertOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01160">constants-arm64.h:1160</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a190b11a3c06e9d50ba744fdd861c94bb"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a190b11a3c06e9d50ba744fdd861c94bb">v8::internal::Assembler::IsImmLSUnscaled</a></div><div class="ttdeci">static bool IsImmLSUnscaled(ptrdiff_t offset)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989a3d84fc3ef86dfdc35679bc7aa5fe36c6"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a3d84fc3ef86dfdc35679bc7aa5fe36c6">v8::internal::REV_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00958">constants-arm64.h:958</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3cf328a83e7cb533cb5c00543064931e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3cf328a83e7cb533cb5c00543064931e">v8::internal::Assembler::negs</a></div><div class="ttdeci">void negs(const Register &amp;rd, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a6192b1c6a235e5ae75358b0ecb6ff72d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6192b1c6a235e5ae75358b0ecb6ff72d">v8::internal::Assembler::sbc</a></div><div class="ttdeci">void sbc(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7c26bb9ec67fe5b83c489c433650942d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c26bb9ec67fe5b83c489c433650942d">v8::internal::Assembler::next_veneer_pool_check_</a></div><div class="ttdeci">int next_veneer_pool_check_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02171">assembler-arm64.h:2171</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a926fcd0809c920cfcee4474b32370611"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a926fcd0809c920cfcee4474b32370611">v8::internal::Assembler::kMaxVeneerCodeSize</a></div><div class="ttdeci">static const int kMaxVeneerCodeSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01824">assembler-arm64.h:1824</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a58d287461654266e7f85284ed93e5ede"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a58d287461654266e7f85284ed93e5ede">v8::internal::KB</a></div><div class="ttdeci">const int KB</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00245">globals.h:245</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa9875337e19c112c118349ba50074b5e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa9875337e19c112c118349ba50074b5e">v8::internal::Assembler::ShiftDP</a></div><div class="ttdeci">static Instr ShiftDP(Shift shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01073">assembler-arm64-inl.h:1073</a></div></div>
<div class="ttc" id="checks_8h_html_ad5a1a3bc35696ef5a1070bca3a419c99"><div class="ttname"><a href="../../d5/d16/checks_8h.html#ad5a1a3bc35696ef5a1070bca3a419c99">CHECK_GT</a></div><div class="ttdeci">#define CHECK_GT(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00260">checks.h:260</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a1e25f9bd86f28a3db6521f77339142c9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a1e25f9bd86f28a3db6521f77339142c9">v8::internal::UMADDL_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01014">constants-arm64.h:1014</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960a7763cb71589a367d4a741bb0370cad6a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a7763cb71589a367d4a741bb0370cad6a">v8::internal::UXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00362">constants-arm64.h:362</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aa35beb998748f9cbe4cebba93f4edfcc"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aa35beb998748f9cbe4cebba93f4edfcc">v8::internal::kWRegMask</a></div><div class="ttdeci">const int64_t kWRegMask</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00082">constants-arm64.h:82</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a39b782cbb635c8328125aead4e35a2e8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a39b782cbb635c8328125aead4e35a2e8">v8::internal::Assembler::bfm</a></div><div class="ttdeci">void bfm(const Register &amp;rd, const Register &amp;rn, unsigned immr, unsigned imms)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a807e6c12d2e393916d50c734c22baf8e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a807e6c12d2e393916d50c734c22baf8e">v8::internal::FCVTNU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01169">constants-arm64.h:1169</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009ae889470bd97e5df36232a6eaf022d352"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ae889470bd97e5df36232a6eaf022d352">v8::internal::FMOV_xd</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01226">constants-arm64.h:1226</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da6c74fc39b0e6531d5002c4db48d232ab"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da6c74fc39b0e6531d5002c4db48d232ab">v8::internal::FCVT_sd</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01086">constants-arm64.h:1086</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa2cf9bf5e7bea5e8ec7e1aabf17af258"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2cf9bf5e7bea5e8ec7e1aabf17af258">v8::internal::Assembler::kVeneerDistanceCheckMargin</a></div><div class="ttdeci">static const int kVeneerDistanceCheckMargin</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02161">assembler-arm64.h:2161</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5ace2de6c4b36a8177e84306c7e642aa"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5ace2de6c4b36a8177e84306c7e642aa">v8::internal::Assembler::tbnz</a></div><div class="ttdeci">void tbnz(const Register &amp;rt, unsigned bit_pos, Label *label)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_heap_object_html_a86ec1e2f09518b8f45695104f5653a32"><div class="ttname"><a href="../../d7/da3/classv8_1_1internal_1_1_heap_object.html#a86ec1e2f09518b8f45695104f5653a32">v8::internal::HeapObject::cast</a></div><div class="ttdeci">static HeapObject * cast(Object *obj)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a236c9ae1ca024105b3af6e1efd6a6e66"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a236c9ae1ca024105b3af6e1efd6a6e66">v8::internal::Assembler::ConditionalCompare</a></div><div class="ttdeci">void ConditionalCompare(const Register &amp;rn, const Operand &amp;operand, StatusFlags nzcv, Condition cond, ConditionalCompareOp op)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae8678a1e32094c5789cfd5b04fc5e30d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae8678a1e32094c5789cfd5b04fc5e30d">v8::internal::Assembler::brk</a></div><div class="ttdeci">void brk(int code)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9b9b3b10a42bc3e6ac39ff4228a9752e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9b9b3b10a42bc3e6ac39ff4228a9752e">v8::internal::CountLeadingZeros</a></div><div class="ttdeci">int CountLeadingZeros(uint64_t value, int width)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae76b3f38cc931a475aa3f949ce9c823a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae76b3f38cc931a475aa3f949ce9c823a">v8::internal::Assembler::SizeOfCodeGeneratedSince</a></div><div class="ttdeci">int SizeOfCodeGeneratedSince(Label *label)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01351">assembler-arm.h:1351</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a64a8aeb5103e007c8aadf33cbee01a00"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a64a8aeb5103e007c8aadf33cbee01a00">v8::internal::Assembler::rev16</a></div><div class="ttdeci">void rev16(const Register &amp;rd, const Register &amp;rn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a84535adf3a0dde26c8daae8128778992"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a84535adf3a0dde26c8daae8128778992">v8::internal::Assembler::fmadd</a></div><div class="ttdeci">void fmadd(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm, const FPRegister &amp;fa)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab5589b6c5cc86f553e3b03ba8d8fef0c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab5589b6c5cc86f553e3b03ba8d8fef0c">v8::internal::Assembler::CalcLSDataSize</a></div><div class="ttdeci">static LSDataSize CalcLSDataSize(LoadStoreOp op)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01163">assembler-arm64-inl.h:1163</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a6d437df3166702b713af57f6276b8051"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6d437df3166702b713af57f6276b8051">v8::internal::Assembler::adcs</a></div><div class="ttdeci">void adcs(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a75b89036bfceca248e688e8d6ce9f243"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a75b89036bfceca248e688e8d6ce9f243">v8::internal::Assembler::msub</a></div><div class="ttdeci">void msub(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_abedcb4ecf90566d6d18e0abfc11bdf74"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#abedcb4ecf90566d6d18e0abfc11bdf74">v8::internal::kLiteralEntrySizeLog2</a></div><div class="ttdeci">const unsigned kLiteralEntrySizeLog2</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00052">constants-arm64.h:52</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_add564a015722d9d4e74e919d5fe77dcf"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#add564a015722d9d4e74e919d5fe77dcf">v8::internal::kXRegSizeInBits</a></div><div class="ttdeci">const unsigned kXRegSizeInBits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00070">constants-arm64.h:70</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_a536e34e55d4d84e816f5867d8d02559b"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a536e34e55d4d84e816f5867d8d02559b">v8::internal::AssemblerBase::buffer_</a></div><div class="ttdeci">byte * buffer_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00094">assembler.h:94</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acca4e0081c3a686065a45f6a41200a25"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acca4e0081c3a686065a45f6a41200a25">v8::internal::Assembler::ConstantPoolGuard</a></div><div class="ttdeci">void ConstantPoolGuard()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1d551f3ef9c6508623db573e3e1c8ed0"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1d551f3ef9c6508623db573e3e1c8ed0">v8::internal::Assembler::isb</a></div><div class="ttdeci">void isb()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4a5d8c6fc7bb5a991419c55dc49866cd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4a5d8c6fc7bb5a991419c55dc49866cd">v8::internal::Assembler::ExtendMode</a></div><div class="ttdeci">static Instr ExtendMode(Extend extend)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01085">assembler-arm64-inl.h:1085</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_afa5236a81ed8a5ae71e25c813ea90eb7aa7d5c9ac1ce94b841781e014ce766f65"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7aa7d5c9ac1ce94b841781e014ce766f65">v8::internal::SBFM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00599">constants-arm64.h:599</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a523e05e6ae50b97d8e45599c7132e4dd"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a523e05e6ae50b97d8e45599c7132e4dd">v8::internal::CPURegList::GetCalleeSaved</a></div><div class="ttdeci">static CPURegList GetCalleeSaved(unsigned size=kXRegSizeInBits)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aaca1891bcc9b80d8b26cbbeda845901b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aaca1891bcc9b80d8b26cbbeda845901b">v8::internal::Assembler::csetm</a></div><div class="ttdeci">void csetm(const Register &amp;rd, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7bf18df5c7fcb396487086e0b55d735aa055dd90017e6487d848e59268e7c1e31"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa055dd90017e6487d848e59268e7c1e31">v8::internal::CSINV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00938">constants-arm64.h:938</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a26eb5cfa757c3b352f738a193a9c1d5b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a26eb5cfa757c3b352f738a193a9c1d5b">v8::internal::Assembler::bics</a></div><div class="ttdeci">void bics(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="structv8_1_1internal_1_1_register_html_a012f9174885b3081282c123f8ddbc04e"><div class="ttname"><a href="../../dc/d02/structv8_1_1internal_1_1_register.html#a012f9174885b3081282c123f8ddbc04e">v8::internal::Register::NumAllocatableRegisters</a></div><div class="ttdeci">static int NumAllocatableRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d62/assembler-arm-inl_8h_source.html#l00050">assembler-arm-inl.h:50</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aafde67e17c0eff2ae6a6bef6b217148d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aafde67e17c0eff2ae6a6bef6b217148d">v8::internal::Object</a></div><div class="ttdeci">kSerializedDataOffset Object</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dfe/objects-inl_8h_source.html#l05016">objects-inl.h:5016</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2422f490884fb0a88adb3117962af5a3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2422f490884fb0a88adb3117962af5a3">v8::internal::Assembler::b</a></div><div class="ttdeci">void b(int branch_offset, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a52f476e87def844bfc8f91fb73d24410"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a52f476e87def844bfc8f91fb73d24410">v8::internal::Assembler::ImmShiftLS</a></div><div class="ttdeci">static Instr ImmShiftLS(unsigned shift_amount)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01127">assembler-arm64-inl.h:1127</a></div></div>
<div class="ttc" id="structv8_1_1internal_1_1_register_html_a3d6e20456c3707b7bff0c86bc593a43d"><div class="ttname"><a href="../../dc/d02/structv8_1_1internal_1_1_register.html#a3d6e20456c3707b7bff0c86bc593a43d">v8::internal::Register::Create</a></div><div class="ttdeci">static Register Create(unsigned code, unsigned size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00117">assembler-arm64.h:117</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a1caa5af05ec5fc8823953bb5436e4bc7"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a1caa5af05ec5fc8823953bb5436e4bc7">v8::internal::message</a></div><div class="ttdeci">enable upcoming ES6 features enable harmony block scoping enable harmony enable harmony proxies enable harmony generators enable harmony numeric enable harmony string enable harmony math functions harmony_scoping harmony_symbols harmony_collections harmony_iteration harmony_strings harmony_scoping harmony_maths tracks arrays with only smi values Optimize object Array DOM strings and string pretenure call new trace pretenuring decisions of HAllocate instructions track fields with only smi values track fields with heap values track_fields track_fields Enables optimizations which favor memory size over execution speed use string slices optimization filter maximum number of GVN fix point iterations use function inlining use allocation folding eliminate write barriers targeting allocations in optimized code maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining crankshaft harvests type feedback from stub cache trace check elimination phase hydrogen tracing filter trace hydrogen to given file name trace inlining decisions trace store elimination trace all use positions trace global value numbering trace hydrogen escape analysis trace the tracking of allocation sites trace map generalization environment for every instruction deoptimize every n garbage collections put a break point before deoptimizing deoptimize uncommon cases use on stack replacement trace array bounds check elimination perform array index dehoisting use load elimination use store elimination use constant folding eliminate unreachable code number of stress runs when picking a function to watch for shared function not JSFunction itself flushes the cache of optimized code for closures on every GC functions with arguments object maximum number of escape analysis fix point iterations allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms concurrent on stack replacement do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes number of stack frames inspected by the profiler percentage of ICs that must have type info to allow optimization extra verbose compilation tracing generate extra emit comments in code disassembly enable use of SSE3 instructions if available enable use of CMOV instruction if available enable use of VFP3 instructions if available enable use of NEON instructions if enable use of SDIV and UDIV instructions if enable loading bit constant by means of movw movt instruction enable unaligned accesses for enable use of d16 d31 registers on ARM this requires VFP3 force all emitted branches to be in long expose natives in global object expose freeBuffer extension expose gc extension under the specified name expose externalize string extension number of stack frames to capture disable builtin natives files print name of functions for which code is generated use random jit cookie to mask large constants trace lazy optimization use adaptive optimizations always try to OSR functions trace optimize function deoptimization minimum length for automatic enable preparsing maximum number of optimization attempts before giving up cache prototype transitions trace debugging JSON request response trace out of bounds accesses to external arrays trace_js_array_abuse automatically set the debug break flag when debugger commands are in the queue abort by crashing maximum length of function source code printed in a stack trace max size of the new max size of the old max size of executable always perform global GCs print one trace line following each garbage collection do not print trace line after scavenger collection print statistics of the maximum memory committed for the heap in only print modified registers Don t break for ASM_UNIMPLEMENTED_BREAK macros print stack trace when an illegal exception is thrown randomize hashes to avoid predictable hash Fixed seed to use to hash property Print the time it takes to deserialize the snapshot testing_bool_flag testing_int_flag string flag tmp file in which to serialize heap Print the time it takes to lazily compile hydrogen code stubs concurrent_recompilation concurrent_sweeping Print usage message</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d54/flags_8cc_source.html#l00665">flags.cc:665</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aca6d4a1dc43e9541255a76a9da16e347"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aca6d4a1dc43e9541255a76a9da16e347">v8::internal::Assembler::ImmLS</a></div><div class="ttdeci">static Instr ImmLS(int imm9)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01113">assembler-arm64-inl.h:1113</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2457e6d1ec78cc86b198c50e2aa4154d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2457e6d1ec78cc86b198c50e2aa4154d">v8::internal::Assembler::cmn</a></div><div class="ttdeci">void cmn(Register src1, const Operand &amp;src2, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9294d85390d437df40fdbe10495d798da658712f0a8efca5520de4f07bb1d36ae"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9294d85390d437df40fdbe10495d798da658712f0a8efca5520de4f07bb1d36ae">v8::internal::UCVTF_fixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01250">constants-arm64.h:1250</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7bf18df5c7fcb396487086e0b55d735aa9a5b587c7faebd46c7cdd4e4c53bb0b9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa9a5b587c7faebd46c7cdd4e4c53bb0b9">v8::internal::CSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00932">constants-arm64.h:932</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_add97b64d056798429ddf68a76bf990e1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#add97b64d056798429ddf68a76bf990e1">v8::internal::RegList</a></div><div class="ttdeci">uint32_t RegList</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db8/frames_8h_source.html#l00041">frames.h:41</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a9f973c5279a6b92cd62b2f3974abbe56"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9f973c5279a6b92cd62b2f3974abbe56">v8::internal::Assembler::ldrb</a></div><div class="ttdeci">void ldrb(Register dst, const MemOperand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a8554235252a7850992d803fa5a9e6872"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a8554235252a7850992d803fa5a9e6872">v8::internal::SMADDL_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01011">constants-arm64.h:1011</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a927e9d229ba57badf4df9d5467fe0f14"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a927e9d229ba57badf4df9d5467fe0f14">v8::internal::Assembler::smull</a></div><div class="ttdeci">void smull(Register dstL, Register dstH, Register src1, Register src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea93d6ef0273910e6d22c264347ca593df"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea93d6ef0273910e6d22c264347ca593df">v8::internal::FNMADD_s</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01151">constants-arm64.h:1151</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aabddd589ce7fd3d829e15265d92dbedca6248dfabcf9a8cf93a2fa0b40c082936"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca6248dfabcf9a8cf93a2fa0b40c082936">v8::internal::ASR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00254">constants-arm.h:254</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_af812c6e52b5bd58f70b9f9ec0cbd62ec"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af812c6e52b5bd58f70b9f9ec0cbd62ec">v8::internal::Assembler::ImmBarrierType</a></div><div class="ttdeci">static Instr ImmBarrierType(int imm2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01157">assembler-arm64-inl.h:1157</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9f612b68453fbb7fb3ad4d8b13a39601ae9ee17e5fb1fa1a1b2aea1974b1c599a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9f612b68453fbb7fb3ad4d8b13a39601ae9ee17e5fb1fa1a1b2aea1974b1c599a">v8::internal::AddSubExtendedFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00487">constants-arm64.h:487</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7cb795efe2ed6b394adc2f2b7e98eb68"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7cb795efe2ed6b394adc2f2b7e98eb68">v8::internal::Assembler::clz</a></div><div class="ttdeci">void clz(Register dst, Register src, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8246765e432d360f1e722c8e83b97509"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8246765e432d360f1e722c8e83b97509">v8::internal::Assembler::IsConstantPoolAt</a></div><div class="ttdeci">static bool IsConstantPoolAt(Instruction *instr)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960ab2623244892c79a371024236545eafc1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ab2623244892c79a371024236545eafc1">v8::internal::UXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00361">constants-arm64.h:361</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a423de8f25d414ef1b7dcd541a75f7063"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a423de8f25d414ef1b7dcd541a75f7063">v8::internal::kMaxInt</a></div><div class="ttdeci">const int kMaxInt</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00248">globals.h:248</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_serializer_html_af0c1a3e6f2be36e95694c03c291f2495"><div class="ttname"><a href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#af0c1a3e6f2be36e95694c03c291f2495">v8::internal::Serializer::enabled</a></div><div class="ttdeci">static bool enabled()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9d/serialize_8h_source.html#l00485">serialize.h:485</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a9a47d5a09e632edc7a0ac6f916e1a3c1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9a47d5a09e632edc7a0ac6f916e1a3c1">v8::internal::Assembler::fcvtns</a></div><div class="ttdeci">void fcvtns(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5a86c451615ab8bdca0212e55152143fd3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a86c451615ab8bdca0212e55152143fd3">v8::internal::ORR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00165">constants-arm.h:165</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac1bf8149266044a5898a76b4bbed0929"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac1bf8149266044a5898a76b4bbed0929">v8::internal::Assembler::orn</a></div><div class="ttdeci">void orn(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab8a700bc2af18fbfe6a46faee4504857"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab8a700bc2af18fbfe6a46faee4504857">v8::internal::Assembler::frintz</a></div><div class="ttdeci">void frintz(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226">v8::internal::DataProcessing3SourceOp</a></div><div class="ttdeci">DataProcessing3SourceOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01001">constants-arm64.h:1001</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2ae5154fdb86c08df5f9dc34d7957402"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2ae5154fdb86c08df5f9dc34d7957402">v8::internal::Assembler::RecordConstPool</a></div><div class="ttdeci">void RecordConstPool(int size)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab043d5d0abed40eb25a49541516df2efa905464c9b0a78e56398c8006349ccfef"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab043d5d0abed40eb25a49541516df2efa905464c9b0a78e56398c8006349ccfef">v8::internal::LoadStorePreIndexFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00863">constants-arm64.h:863</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a40425cb231298d89507773de6cabc8b0a63a9678a0b08c70ee8671652c5b88d8a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a40425cb231298d89507773de6cabc8b0a63a9678a0b08c70ee8671652c5b88d8a">v8::internal::ConditionalCompareRegisterFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00905">constants-arm64.h:905</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a857a3581fc1cec19870a7ea95078d4c9"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a857a3581fc1cec19870a7ea95078d4c9">v8::internal::Assembler::fminnm</a></div><div class="ttdeci">void fminnm(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5">v8::internal::LogicalOp</a></div><div class="ttdeci">LogicalOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00516">constants-arm64.h:516</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0ef80ffb87079a9840ee790589fd8b99"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ef80ffb87079a9840ee790589fd8b99">v8::internal::Assembler::RdSP</a></div><div class="ttdeci">static Instr RdSP(Register rd)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01724">assembler-arm64.h:1724</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a73127e0ad309b95a661d46cf827c6f2d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73127e0ad309b95a661d46cf827c6f2d">v8::internal::Assembler::Logical</a></div><div class="ttdeci">void Logical(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand, LogicalOp op)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acb1142a85b7ed48092a79e219109e08d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acb1142a85b7ed48092a79e219109e08d">v8::internal::Assembler::rbit</a></div><div class="ttdeci">void rbit(const Register &amp;rd, const Register &amp;rn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7c6241c56974c5c672e68d3ea4305712"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7c6241c56974c5c672e68d3ea4305712">v8::internal::Assembler::RecordedAstId</a></div><div class="ttdeci">TypeFeedbackId RecordedAstId()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01397">assembler-arm.h:1397</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930">v8::internal::FPDataProcessing2SourceOp</a></div><div class="ttdeci">FPDataProcessing2SourceOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01111">constants-arm64.h:1111</a></div></div>
<div class="ttc" id="checks_8h_html_ac22830a985e1daed0c9eadba8c6f606e"><div class="ttname"><a href="../../d5/d16/checks_8h.html#ac22830a985e1daed0c9eadba8c6f606e">ASSERT</a></div><div class="ttdeci">#define ASSERT(condition)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00329">checks.h:329</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a3ac82833f802d2e562a540c0709a3ffe"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a3ac82833f802d2e562a540c0709a3ffe">v8::internal::MADD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01007">constants-arm64.h:1007</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a73328a15e209cea3b2a806337db9c5cc"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73328a15e209cea3b2a806337db9c5cc">v8::internal::Assembler::Align</a></div><div class="ttdeci">void Align(int m)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae1e5501f5bd906533aff8665ec2aea2b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae1e5501f5bd906533aff8665ec2aea2b">v8::internal::kJSCallerSaved</a></div><div class="ttdeci">const RegList kJSCallerSaved</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d1e/frames-arm_8h_source.html#l00047">frames-arm.h:47</a></div></div>
<div class="ttc" id="structv8_1_1internal_1_1_c_p_u_register_html_aa94ffdbcda8ca7565f9fd3aa6b166dd4"><div class="ttname"><a href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#aa94ffdbcda8ca7565f9fd3aa6b166dd4">v8::internal::CPURegister::Create</a></div><div class="ttdeci">static CPURegister Create(unsigned code, unsigned size, RegisterType type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00074">assembler-arm64.h:74</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a483f3aa2139814af7961b6a077b9bd75"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a483f3aa2139814af7961b6a077b9bd75">v8::internal::CPURegList::PopHighestIndex</a></div><div class="ttdeci">CPURegister PopHighestIndex()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7fcb02d50d73f22ab918bdad56781031"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7fcb02d50d73f22ab918bdad56781031">v8::internal::Assembler::ands</a></div><div class="ttdeci">void ands(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_afeaaa431ec44300f00d5994254296d3b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afeaaa431ec44300f00d5994254296d3b">v8::internal::Assembler::frintn</a></div><div class="ttdeci">void frintn(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da3c68c803e525a690b67429f289e7d4f3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da3c68c803e525a690b67429f289e7d4f3">v8::internal::FRINTN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01089">constants-arm64.h:1089</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4a64ae58c1308547a59404a8cd80dec8d6"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a64ae58c1308547a59404a8cd80dec8d6">v8::internal::LSLV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00980">constants-arm64.h:980</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aeb75024df9452d26b1bc5e44d2efce3e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeb75024df9452d26b1bc5e44d2efce3e">v8::internal::Assembler::Flags</a></div><div class="ttdeci">static Instr Flags(FlagsUpdate S)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00949">assembler-arm64-inl.h:949</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a13db284c838827bbc3c9687c5cf1719a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a13db284c838827bbc3c9687c5cf1719a">v8::internal::Assembler::eon</a></div><div class="ttdeci">void eon(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1f45b46c8d36a58d2f0b6aa074bc1ea6"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1f45b46c8d36a58d2f0b6aa074bc1ea6">v8::internal::Assembler::ImmFP32</a></div><div class="ttdeci">static Instr ImmFP32(float imm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a10de03ba286b9b4fa5dbb34e16154766"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a10de03ba286b9b4fa5dbb34e16154766">v8::internal::Assembler::smsubl</a></div><div class="ttdeci">void smsubl(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acb182687bf07f4ca48f27053c97f8b13"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acb182687bf07f4ca48f27053c97f8b13">v8::internal::Assembler::ShouldEmitVeneer</a></div><div class="ttdeci">bool ShouldEmitVeneer(int max_reachable_pc, int margin=kVeneerDistanceMargin)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8cdd5d6461ecc8baea6b9b19fb828b1e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cdd5d6461ecc8baea6b9b19fb828b1e">v8::internal::Assembler::csinc</a></div><div class="ttdeci">void csinc(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, Condition cond)</div></div>
<div class="ttc" id="checks_8h_html_a3e1cfef60e774a81f30eaddf26a3a274"><div class="ttname"><a href="../../d5/d16/checks_8h.html#a3e1cfef60e774a81f30eaddf26a3a274">CHECK</a></div><div class="ttdeci">#define CHECK(condition)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00075">checks.h:75</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989ade5cef25ab12dba169ffa554b64fe57d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989ade5cef25ab12dba169ffa554b64fe57d">v8::internal::REV_w</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00956">constants-arm64.h:956</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa2a56e1b2e810b2510b7ab7b74e76af8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2a56e1b2e810b2510b7ab7b74e76af8">v8::internal::Assembler::LoadOpFor</a></div><div class="ttdeci">static LoadStoreOp LoadOpFor(const CPURegister &amp;rt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00867">assembler-arm64-inl.h:867</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a59c471814da574bc176f9d1a4d0195a4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a59c471814da574bc176f9d1a4d0195a4">v8::internal::Assembler::fneg</a></div><div class="ttdeci">void fneg(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a82eb043d79d5c97b659ec88815158ca4"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a82eb043d79d5c97b659ec88815158ca4">v8::internal::AllowDeferredHandleDereference</a></div><div class="ttdeci">PerThreadAssertScopeDebugOnly&lt; DEFERRED_HANDLE_DEREFERENCE_ASSERT, true &gt; AllowDeferredHandleDereference</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d64/assert-scope_8h_source.html#l00234">assert-scope.h:234</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a477c6ba925e7c8a6b5be8bcb60dc6753"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a477c6ba925e7c8a6b5be8bcb60dc6753">v8::internal::Assembler::fdiv</a></div><div class="ttdeci">void fdiv(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5c7b2d385405f08874c6fc7f4d6226a3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5c7b2d385405f08874c6fc7f4d6226a3">v8::internal::LoadLiteralOp</a></div><div class="ttdeci">LoadLiteralOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00797">constants-arm64.h:797</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a8caeb9c559e947155a8482c70e862865"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a8caeb9c559e947155a8482c70e862865">v8::internal::SMSUBL_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01012">constants-arm64.h:1012</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a76bccaebc647ce488d1ff37696d512e7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a76bccaebc647ce488d1ff37696d512e7">v8::internal::Assembler::cinv</a></div><div class="ttdeci">void cinv(const Register &amp;rd, const Register &amp;rn, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aea8cb0e3b71c12bb91f6ad89a39514e6abf70b09224572d1f898f568d1d157f69"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6abf70b09224572d1f898f568d1d157f69">v8::internal::DMB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00715">constants-arm64.h:715</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a72fb0142ecb5f5d65cda419149d6c1a1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a72fb0142ecb5f5d65cda419149d6c1a1">v8::internal::Assembler::RemoveBranchFromLabelLinkChain</a></div><div class="ttdeci">void RemoveBranchFromLabelLinkChain(Instruction *branch, Label *label, Instruction *label_veneer=NULL)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0032c331e09540c3946e6f4bf6fb7df1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0032c331e09540c3946e6f4bf6fb7df1">v8::internal::AreSameSizeAndType</a></div><div class="ttdeci">bool AreSameSizeAndType(const CPURegister &amp;reg1, const CPURegister &amp;reg2, const CPURegister &amp;reg3=NoCPUReg, const CPURegister &amp;reg4=NoCPUReg, const CPURegister &amp;reg5=NoCPUReg, const CPURegister &amp;reg6=NoCPUReg, const CPURegister &amp;reg7=NoCPUReg, const CPURegister &amp;reg8=NoCPUReg)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5aee0de435400d99892021fb337cd48de3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5aee0de435400d99892021fb337cd48de3">v8::internal::EOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00154">constants-arm.h:154</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a3dc9e0c09ff1ab4c817a99051e0321a0"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a3dc9e0c09ff1ab4c817a99051e0321a0">v8::internal::CPURegList::PopLowestIndex</a></div><div class="ttdeci">CPURegister PopLowestIndex()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a23ed4c53297de0c922967631b331126f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23ed4c53297de0c922967631b331126f">v8::internal::Assembler::strb</a></div><div class="ttdeci">void strb(Register src, const MemOperand &amp;dst, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac2542b508de687bec532eb03e90cfea2"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2542b508de687bec532eb03e90cfea2">v8::internal::Assembler::Rt2</a></div><div class="ttdeci">static Instr Rt2(CPURegister rt2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01717">assembler-arm64.h:1717</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a55856407bf8e5a60193367fbf69f38d3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a55856407bf8e5a60193367fbf69f38d3">v8::internal::Assembler::extr</a></div><div class="ttdeci">void extr(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, unsigned lsb)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a974d29b1d4e959cb714d6e94ae819321"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a974d29b1d4e959cb714d6e94ae819321">v8::internal::Assembler::udiv</a></div><div class="ttdeci">void udiv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae24f171f220d8decc435b175206f6cae"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae24f171f220d8decc435b175206f6cae">v8::internal::kImmExceptionIsPrintf</a></div><div class="ttdeci">const Instr kImmExceptionIsPrintf</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00424">instructions-arm64.h:424</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aabddd589ce7fd3d829e15265d92dbedc"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedc">v8::internal::Shift</a></div><div class="ttdeci">Shift</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00351">constants-arm64.h:351</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a824ec103d0c926268a96c1228ded31ab"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a824ec103d0c926268a96c1228ded31ab">v8::internal::Assembler::fmsub</a></div><div class="ttdeci">void fmsub(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm, const FPRegister &amp;fa)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5717e9572ed550fc254babe052db5eb0"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5717e9572ed550fc254babe052db5eb0">v8::internal::Assembler::ldrh</a></div><div class="ttdeci">void ldrh(Register dst, const MemOperand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009ae8e89305510d49ef31d4d620ab3fcbcc"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ae8e89305510d49ef31d4d620ab3fcbcc">v8::internal::FCVTZS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01194">constants-arm64.h:1194</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_adb23b61e5176a0359b0a7b221f32b275af9bc5bba5b79e2cbf99a4a8554f39033"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#adb23b61e5176a0359b0a7b221f32b275af9bc5bba5b79e2cbf99a4a8554f39033">v8::internal::BarrierAll</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00391">constants-arm64.h:391</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aaeaa0f99449729d02941405ce212b23aafcfabd4f10b10eefdbcf7223b76a512a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aaeaa0f99449729d02941405ce212b23aafcfabd4f10b10eefdbcf7223b76a512a">v8::internal::FCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01026">constants-arm64.h:1026</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0654a07bc7c6590c5366ae6bfb2cefd8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0654a07bc7c6590c5366ae6bfb2cefd8">v8::internal::Assembler::BlockConstPoolFor</a></div><div class="ttdeci">void BlockConstPoolFor(int instructions)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a99a6a8b4a2b1a6cbe396f647644e3774"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a99a6a8b4a2b1a6cbe396f647644e3774">v8::internal::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01115">constants-arm64.h:1115</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009ac45cc6adfa234e3f5c7c56cf2353e081"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009ac45cc6adfa234e3f5c7c56cf2353e081">v8::internal::FCVTAS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01214">constants-arm64.h:1214</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_adb23b61e5176a0359b0a7b221f32b275"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#adb23b61e5176a0359b0a7b221f32b275">v8::internal::BarrierType</a></div><div class="ttdeci">BarrierType</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00387">constants-arm64.h:387</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad47899beb68274a1a18dffd497c6f634"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad47899beb68274a1a18dffd497c6f634">v8::internal::Assembler::asr</a></div><div class="ttdeci">void asr(const Register &amp;rd, const Register &amp;rn, unsigned shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01164">assembler-arm64.h:1164</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7bf18df5c7fcb396487086e0b55d735aa78e48b94e8560cb9e6543fc005c03bb9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aa78e48b94e8560cb9e6543fc005c03bb9">v8::internal::CSINC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00935">constants-arm64.h:935</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9eb3e930f6915a246041b8ac529e9192"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9eb3e930f6915a246041b8ac529e9192">v8::internal::LoadStoreOp</a></div><div class="ttdeci">LoadStoreOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00841">constants-arm64.h:841</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da13bc21747f12e442d4a5cd8ae347dd5a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da13bc21747f12e442d4a5cd8ae347dd5a">v8::internal::FMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01075">constants-arm64.h:1075</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a15426a040065da06adeb86bcc4c3f3ad"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a15426a040065da06adeb86bcc4c3f3ad">v8::internal::BarrierDomain</a></div><div class="ttdeci">BarrierDomain</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00380">constants-arm64.h:380</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5aef1548cb40e843b253c06f1f220dcb83"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5aef1548cb40e843b253c06f1f220dcb83">v8::internal::EON</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00524">constants-arm64.h:524</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac2e7e151909f39159db5d5c92546c9c9"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2e7e151909f39159db5d5c92546c9c9">v8::internal::Assembler::rev32</a></div><div class="ttdeci">void rev32(const Register &amp;rd, const Register &amp;rn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a75dff2f4afed2e23731fae24d10ee7aaa0d02ca4e2ed3d718e2ee834f9500050e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a75dff2f4afed2e23731fae24d10ee7aaa0d02ca4e2ed3d718e2ee834f9500050e">v8::internal::FCSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01056">constants-arm64.h:1056</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae18e40029413778069203f2d704ee26d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae18e40029413778069203f2d704ee26d">v8::internal::Assembler::mvn</a></div><div class="ttdeci">void mvn(Register dst, const Operand &amp;src, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_abb5e9d8425fd73744cdad1353ceac616"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#abb5e9d8425fd73744cdad1353ceac616">v8::internal::CountSetBits</a></div><div class="ttdeci">int CountSetBits(uint64_t value, int width)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab8ef12fab634c171394422d0ee8baf94"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab8ef12fab634c171394422d0ee8baf94">v8::internal::byte</a></div><div class="ttdeci">uint8_t byte</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00185">globals.h:185</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a8275bc992daf81d61e8aca600b468ac9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a8275bc992daf81d61e8aca600b468ac9">v8::internal::kWRegSizeInBits</a></div><div class="ttdeci">const unsigned kWRegSizeInBits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00066">constants-arm64.h:66</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a89d9ab7b2628e0f7c6fb5f29b4dfaa8b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8b">v8::internal::AddSubWithCarryOp</a></div><div class="ttdeci">AddSubWithCarryOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00498">constants-arm64.h:498</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4a4026eb769bb3c08d94969c34b14d58"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4a4026eb769bb3c08d94969c34b14d58">v8::internal::Assembler::ngcs</a></div><div class="ttdeci">void ngcs(const Register &amp;rd, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a924d26f92fb7b97b58c5390b6984c34e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a924d26f92fb7b97b58c5390b6984c34e">v8::internal::Assembler::Nzcv</a></div><div class="ttdeci">static Instr Nzcv(StatusFlags nzcv)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01102">assembler-arm64-inl.h:1102</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0f6a5fb5e3d7a6ab7e14cd5b0e230ecd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0f6a5fb5e3d7a6ab7e14cd5b0e230ecd">v8::internal::Assembler::ImmCondCmp</a></div><div class="ttdeci">static Instr ImmCondCmp(unsigned imm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01096">assembler-arm64-inl.h:1096</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1ccd3195f9a47ecf7aba276df765654f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ccd3195f9a47ecf7aba276df765654f">v8::internal::Assembler::ret</a></div><div class="ttdeci">void ret(const Register &amp;xn=lr)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_afa5236a81ed8a5ae71e25c813ea90eb7a26740a1fff91c829e8e984d5dc00761e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7a26740a1fff91c829e8e984d5dc00761e">v8::internal::UBFM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00605">constants-arm64.h:605</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab88c128d95b97ca6877644b0825c162a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab88c128d95b97ca6877644b0825c162a">v8::internal::Assembler::ShouldEmitVeneers</a></div><div class="ttdeci">bool ShouldEmitVeneers(int margin=kVeneerDistanceMargin)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01817">assembler-arm64.h:1817</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a884005b595e561ccc2af05065077f8ec"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a884005b595e561ccc2af05065077f8ec">v8::internal::FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01130">constants-arm64.h:1130</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a73af1302ddfeda213a2b4c8eb47e4ba1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a73af1302ddfeda213a2b4c8eb47e4ba1">v8::internal::FMOV_sw</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01225">constants-arm64.h:1225</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a088abbbacb9d02f6cd45a293c1183b30"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a088abbbacb9d02f6cd45a293c1183b30">v8::internal::Assembler::stp</a></div><div class="ttdeci">void stp(const CPURegister &amp;rt, const CPURegister &amp;rt2, const MemOperand &amp;dst)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a39ee031b0200a96437022114297cd87f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a39ee031b0200a96437022114297cd87f">v8::internal::Assembler::ImmUncondBranch</a></div><div class="ttdeci">static Instr ImmUncondBranch(int imm26)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00974">assembler-arm64-inl.h:974</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2b2e4d9c3b16b1b217c6ff76f8a910ff"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2b2e4d9c3b16b1b217c6ff76f8a910ff">v8::internal::Assembler::IsImmFP64</a></div><div class="ttdeci">static bool IsImmFP64(double imm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a89d9ab7b2628e0f7c6fb5f29b4dfaa8bad251174263b28388454816799ffd91ae"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a89d9ab7b2628e0f7c6fb5f29b4dfaa8bad251174263b28388454816799ffd91ae">v8::internal::ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00158">constants-arm.h:158</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a27aec0ce1d6d37deeffeeab4800fc80ba5fa8c1a2d62dd3da3a5802305fb1f9d4"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba5fa8c1a2d62dd3da3a5802305fb1f9d4">v8::internal::HLT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00698">constants-arm64.h:698</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a30d92dfe0537e6bec3b6de4d13f4cc45"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a30d92dfe0537e6bec3b6de4d13f4cc45">v8::internal::kSFOffset</a></div><div class="ttdeci">const int kSFOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00448">constants-arm64.h:448</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a25cab30c7d98bd6aa7fa1ae8fb75d8ba"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a25cab30c7d98bd6aa7fa1ae8fb75d8ba">v8::internal::Assembler::cneg</a></div><div class="ttdeci">void cneg(const Register &amp;rd, const Register &amp;rn, Condition cond)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a505418729894bbbedf774b81eb345f68"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a505418729894bbbedf774b81eb345f68">v8::internal::Assembler::StorePairOpFor</a></div><div class="ttdeci">static LoadStorePairOp StorePairOpFor(const CPURegister &amp;rt, const CPURegister &amp;rt2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00902">assembler-arm64-inl.h:902</a></div></div>
<div class="ttc" id="checks_8h_html_a0bc63b24b654ca433be7b97a3edde132"><div class="ttname"><a href="../../d5/d16/checks_8h.html#a0bc63b24b654ca433be7b97a3edde132">UNREACHABLE</a></div><div class="ttdeci">#define UNREACHABLE()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00052">checks.h:52</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_a18c7df4f4d38b822d6937588b1233872"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a18c7df4f4d38b822d6937588b1233872">v8::internal::AssemblerBase::buffer_size_</a></div><div class="ttdeci">int buffer_size_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00095">assembler.h:95</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a211f94be4c81c88df283d35d51c14065"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a211f94be4c81c88df283d35d51c14065">v8::internal::Assembler::neg</a></div><div class="ttdeci">void neg(const Register &amp;rd, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5bf3bd935eafb69df6a345910ae0c926"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5bf3bd935eafb69df6a345910ae0c926">v8::internal::Assembler::ImmMoveWide</a></div><div class="ttdeci">static Instr ImmMoveWide(uint64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01169">assembler-arm64-inl.h:1169</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a446c2d3dd3d6794f74bb6c4b9f263d27"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a446c2d3dd3d6794f74bb6c4b9f263d27">v8::internal::Assembler::ImmException</a></div><div class="ttdeci">static Instr ImmException(int imm16)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01133">assembler-arm64-inl.h:1133</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac7adbc8f4e5c6d899540db0ad2a8ad14"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac7adbc8f4e5c6d899540db0ad2a8ad14">v8::internal::Assembler::FPConvertToInt</a></div><div class="ttdeci">void FPConvertToInt(const Register &amp;rd, const FPRegister &amp;fn, FPIntegerConvertOp op)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae491df1d2c24e3751c368155c20fe5ef"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae491df1d2c24e3751c368155c20fe5ef">v8::internal::size</a></div><div class="ttdeci">enable upcoming ES6 features enable harmony block scoping enable harmony enable harmony proxies enable harmony generators enable harmony numeric enable harmony string enable harmony math functions harmony_scoping harmony_symbols harmony_collections harmony_iteration harmony_strings harmony_scoping harmony_maths tracks arrays with only smi values Optimize object size</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d54/flags_8cc_source.html#l00211">flags.cc:211</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aea9950be7271facd746e515d67a8ff7c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aea9950be7271facd746e515d67a8ff7c">v8::internal::Assembler::fmax</a></div><div class="ttdeci">void fmax(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_abffa4e971f5e7a1419146b5b75868085"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085">v8::internal::LoadStorePairOp</a></div><div class="ttdeci">LoadStorePairOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00743">constants-arm64.h:743</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8cad0e20c66f3d2318728f2df2699870"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8cad0e20c66f3d2318728f2df2699870">v8::internal::Assembler::fnmsub</a></div><div class="ttdeci">void fnmsub(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm, const FPRegister &amp;fa)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad6ace595ee16e4388ee93b996d193bce"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad6ace595ee16e4388ee93b996d193bce">v8::internal::Assembler::ImmTestBranchBit</a></div><div class="ttdeci">static Instr ImmTestBranchBit(unsigned bit_pos)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00998">assembler-arm64-inl.h:998</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a9620fe51ef5a550f96731a8ecf6abe71"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9620fe51ef5a550f96731a8ecf6abe71">v8::internal::Assembler::cbz</a></div><div class="ttdeci">void cbz(const Register &amp;rt, Label *label)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad16b056b1bc6a5cb259372fe63b10f71"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad16b056b1bc6a5cb259372fe63b10f71">v8::internal::Assembler::SF</a></div><div class="ttdeci">static Instr SF(Register rd)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01009">assembler-arm64-inl.h:1009</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac2e85b5e23c017a34764ce3042f17bec"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac2e85b5e23c017a34764ce3042f17bec">v8::internal::Assembler::ImmCondBranch</a></div><div class="ttdeci">static Instr ImmCondBranch(int imm19)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00980">assembler-arm64-inl.h:980</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac6b93172ae601031a7bc71f9970c231a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6b93172ae601031a7bc71f9970c231a">v8::internal::Assembler::sbcs</a></div><div class="ttdeci">void sbcs(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aeeebfcf9f9c6579a07aa1968ea7c6177"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeeebfcf9f9c6579a07aa1968ea7c6177">v8::internal::Assembler::LoadStore</a></div><div class="ttdeci">void LoadStore(const CPURegister &amp;rt, const MemOperand &amp;addr, LoadStoreOp op)</div></div>
<div class="ttc" id="assembler-arm64-inl_8h_html"><div class="ttname"><a href="../../d1/d50/assembler-arm64-inl_8h.html">assembler-arm64-inl.h</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4aab6b2f65018dadd77d2f669853b47e42"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4aab6b2f65018dadd77d2f669853b47e42">v8::internal::RORV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00989">constants-arm64.h:989</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a47cda1e18818d1f8f03a00e89186c02f"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a47cda1e18818d1f8f03a00e89186c02f">v8::internal::STATIC_ASSERT</a></div><div class="ttdeci">STATIC_ASSERT(sizeof(CPURegister)==sizeof(Register))</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226ad8372a2c6567232d2834a7d38641c1e2"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226ad8372a2c6567232d2834a7d38641c1e2">v8::internal::UMSUBL_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01015">constants-arm64.h:1015</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a572bb04fab1346565d9b6845920d0732"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a572bb04fab1346565d9b6845920d0732">v8::internal::Assembler::smulh</a></div><div class="ttdeci">void smulh(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_affe1caa47cea51a5e798bcd0014864f6a22a4d8b9c93294d54e3ea773d505b3ff"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#affe1caa47cea51a5e798bcd0014864f6a22a4d8b9c93294d54e3ea773d505b3ff">v8::internal::FMOV_d_imm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01065">constants-arm64.h:1065</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab14719292766e2da1f2669b669b64118"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab14719292766e2da1f2669b669b64118">v8::internal::InvertCondition</a></div><div class="ttdeci">Condition InvertCondition(Condition cond)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00281">constants-arm64.h:281</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a57aeb6a4ff77b253e2702fbaa0647913ac26769e79e0e09430d0c3cbbf859e7c2"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a57aeb6a4ff77b253e2702fbaa0647913ac26769e79e0e09430d0c3cbbf859e7c2">v8::internal::TBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00657">constants-arm64.h:657</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a842f79b167bbc8b3853b9131f91d729a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a842f79b167bbc8b3853b9131f91d729a">v8::internal::UCVTF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01209">constants-arm64.h:1209</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab12db9c4a338f67531a93e54f9fdc988"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab12db9c4a338f67531a93e54f9fdc988">v8::internal::Assembler::br</a></div><div class="ttdeci">void br(const Register &amp;xn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a6845183ba1fafca8f76d4d1ea871f4d7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6845183ba1fafca8f76d4d1ea871f4d7">v8::internal::Assembler::EmitVeneers</a></div><div class="ttdeci">void EmitVeneers(bool force_emit, bool need_protection, int margin=kVeneerDistanceMargin)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a32ce17bb6ee111a28353cbeb2d1f06e3abef4dfd88c977ef7f75516ab230df195"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a32ce17bb6ee111a28353cbeb2d1f06e3abef4dfd88c977ef7f75516ab230df195">v8::internal::ADR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00443">constants-arm64.h:443</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960ae7544cdb87e43f632eb94b3905c72224"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960ae7544cdb87e43f632eb94b3905c72224">v8::internal::UXTX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00364">constants-arm64.h:364</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ace23f7c4a69434d899f2f3d5646428d9a60a57eed407e7df8eb3bf49f61a042c1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9a60a57eed407e7df8eb3bf49f61a042c1">v8::internal::BR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00633">constants-arm64.h:633</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a15426a040065da06adeb86bcc4c3f3ada76d497e65f1fe48df432cbe3bde903a0"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a15426a040065da06adeb86bcc4c3f3ada76d497e65f1fe48df432cbe3bde903a0">v8::internal::FullSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00384">constants-arm64.h:384</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0e3a40fbc1b420fa537fe0e20818ad06"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0e3a40fbc1b420fa537fe0e20818ad06">v8::internal::kPrintfLength</a></div><div class="ttdeci">const unsigned kPrintfLength</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00442">instructions-arm64.h:442</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_instruction_html_aa44ad96f64cdff35de262d84ba4f2f08"><div class="ttname"><a href="../../dc/d06/classv8_1_1internal_1_1_instruction.html#aa44ad96f64cdff35de262d84ba4f2f08">v8::internal::Instruction::ImmPCOffsetTarget</a></div><div class="ttdeci">Instruction * ImmPCOffsetTarget()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa53c086a2feec56588b96b5ec6ab540b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa53c086a2feec56588b96b5ec6ab540b">v8::internal::Assembler::AddSub</a></div><div class="ttdeci">void AddSub(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand, FlagsUpdate S, AddSubOp op)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aeffd228d117d8a93a4e47b04fbd68178"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeffd228d117d8a93a4e47b04fbd68178">v8::internal::Assembler::rev</a></div><div class="ttdeci">void rev(const Register &amp;rd, const Register &amp;rn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa41427f1667626bf7ad581e695401b69"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa41427f1667626bf7ad581e695401b69">v8::internal::Assembler::GetCode</a></div><div class="ttdeci">void GetCode(CodeDesc *desc)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5705f1c14c26fc4c00335a54b4e35348"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5705f1c14c26fc4c00335a54b4e35348">v8::internal::Assembler::LoadPairNonTemporalOpFor</a></div><div class="ttdeci">static LoadStorePairNonTemporalOp LoadPairNonTemporalOpFor(const CPURegister &amp;rt, const CPURegister &amp;rt2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00915">assembler-arm64-inl.h:915</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a047de9aaeb42e0abb8b3ffa1b5adb284"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a047de9aaeb42e0abb8b3ffa1b5adb284">v8::internal::Assembler::IsImmAddSub</a></div><div class="ttdeci">static bool IsImmAddSub(int64_t immediate)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ade2f76ca31816a0649d08bc8856fd56b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ade2f76ca31816a0649d08bc8856fd56b">v8::internal::kPointerSize</a></div><div class="ttdeci">const int kPointerSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00268">globals.h:268</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1ea561dee5c782418dcbcc1c87f0cadc"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ea561dee5c782418dcbcc1c87f0cadc">v8::internal::Assembler::csel</a></div><div class="ttdeci">void csel(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a6703476ac9c8df17cbc8b5a468e63d3d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a6703476ac9c8df17cbc8b5a468e63d3d">v8::internal::kBitfieldNOffset</a></div><div class="ttdeci">const int kBitfieldNOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00592">constants-arm64.h:592</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_abffa4e971f5e7a1419146b5b75868085aa615267359938df842a4b564482e38a7"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085aa615267359938df842a4b564482e38a7">v8::internal::LoadStorePairLBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00745">constants-arm64.h:745</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2c6259f1dec0d294c72942cfd4c91071"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2c6259f1dec0d294c72942cfd4c91071">v8::internal::Assembler::kVeneerDistanceMargin</a></div><div class="ttdeci">static const int kVeneerDistanceMargin</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02156">assembler-arm64.h:2156</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ac688647eb8d896312d63c312653e6bd4"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ac688647eb8d896312d63c312653e6bd4">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00147">constants-arm.h:147</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a08883acdf4803fc39f362f66d5379cf3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a08883acdf4803fc39f362f66d5379cf3">v8::internal::kInstructionSize</a></div><div class="ttdeci">const unsigned kInstructionSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00049">constants-arm64.h:49</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a58a844ea91a6b0fd681a92930d913948"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a58a844ea91a6b0fd681a92930d913948">v8::internal::shift</a></div><div class="ttdeci">enable upcoming ES6 features enable harmony block scoping enable harmony enable harmony proxies enable harmony generators enable harmony numeric enable harmony string enable harmony math functions harmony_scoping harmony_symbols harmony_collections harmony_iteration harmony_strings harmony_scoping harmony_maths tracks arrays with only smi values Optimize object Array shift</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d54/flags_8cc_source.html#l00211">flags.cc:211</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1bf9301c9b0ac7a6f45fc728c41b78c2"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1bf9301c9b0ac7a6f45fc728c41b78c2">v8::internal::Assembler::IsImmConditionalCompare</a></div><div class="ttdeci">static bool IsImmConditionalCompare(int64_t immediate)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_afff386f24b1ef0c60a85d6d74d9aa0c0"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afff386f24b1ef0c60a85d6d74d9aa0c0">v8::internal::Assembler::dc64</a></div><div class="ttdeci">void dc64(uint64_t data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01658">assembler-arm64.h:1658</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_serializer_html_ad00fab2f9c3de54f36d77737719fb216"><div class="ttname"><a href="../../dc/df7/classv8_1_1internal_1_1_serializer.html#ad00fab2f9c3de54f36d77737719fb216">v8::internal::Serializer::TooLateToEnableNow</a></div><div class="ttdeci">static void TooLateToEnableNow()</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9d/serialize_8h_source.html#l00484">serialize.h:484</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac6fa5a142e697038765e053bce0366c8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac6fa5a142e697038765e053bce0366c8">v8::internal::Assembler::fmov</a></div><div class="ttdeci">void fmov(FPRegister fd, double imm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5a9cbb4a3f97b1fe09bcec66c86c51d1fc"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a9cbb4a3f97b1fe09bcec66c86c51d1fc">v8::internal::ORN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00522">constants-arm64.h:522</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a80a686e3755104d23e29ff869a63fd67"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a80a686e3755104d23e29ff869a63fd67">v8::internal::kDebugParamsOffset</a></div><div class="ttdeci">const unsigned kDebugParamsOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00454">instructions-arm64.h:454</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a925dfac619768111a0d1df011e9d3983"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a925dfac619768111a0d1df011e9d3983">v8::internal::Assembler::ImmExtendShift</a></div><div class="ttdeci">static Instr ImmExtendShift(unsigned left_shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01090">assembler-arm64-inl.h:1090</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960a94e14db157d50511f2cf0246e0bacafe"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a94e14db157d50511f2cf0246e0bacafe">v8::internal::SXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00367">constants-arm64.h:367</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0df376f812ff6c6e513a73ea37f0dbe7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0df376f812ff6c6e513a73ea37f0dbe7">v8::internal::Assembler::umsubl</a></div><div class="ttdeci">void umsubl(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5ac59f8c726faba5ca29d836ecc0963b27"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5ac59f8c726faba5ca29d836ecc0963b27">v8::internal::BIC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00167">constants-arm.h:167</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a9b08a2cd3f47eb8a4202a6cc04267dee"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a9b08a2cd3f47eb8a4202a6cc04267dee">v8::internal::CPURegList::RemoveCalleeSaved</a></div><div class="ttdeci">void RemoveCalleeSaved()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aea8cb0e3b71c12bb91f6ad89a39514e6a0bf9b64819a10c35dea9378edee5fb87"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aea8cb0e3b71c12bb91f6ad89a39514e6a0bf9b64819a10c35dea9378edee5fb87">v8::internal::DSB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00714">constants-arm64.h:714</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acefa7d9b82584643823e5aad4bb67dbd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acefa7d9b82584643823e5aad4bb67dbd">v8::internal::Assembler::InstructionAt</a></div><div class="ttdeci">Instruction * InstructionAt(int offset) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01687">assembler-arm64.h:1687</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a256017535ca573b38959613a0b46d949"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a256017535ca573b38959613a0b46d949">v8::internal::FCVTNS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01164">constants-arm64.h:1164</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acdaf8b9980cf2fd151bc3bd8714a537f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acdaf8b9980cf2fd151bc3bd8714a537f">v8::internal::Assembler::is_veneer_pool_blocked</a></div><div class="ttdeci">bool is_veneer_pool_blocked() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00915">assembler-arm64.h:915</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab91e71e972251cbfe502d5f3856e5762"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab91e71e972251cbfe502d5f3856e5762">v8::internal::code</a></div><div class="ttdeci">enable upcoming ES6 features enable harmony block scoping enable harmony enable harmony proxies enable harmony generators enable harmony numeric enable harmony string enable harmony math functions harmony_scoping harmony_symbols harmony_collections harmony_iteration harmony_strings harmony_scoping harmony_maths tracks arrays with only smi values Optimize object Array DOM strings and string pretenure call new trace pretenuring decisions of HAllocate instructions track fields with only smi values track fields with heap values track_fields track_fields Enables optimizations which favor memory size over execution speed use string slices optimization filter maximum number of GVN fix point iterations use function inlining use allocation folding eliminate write barriers targeting allocations in optimized code maximum source size in bytes considered for a single inlining maximum cumulative number of AST nodes considered for inlining crankshaft harvests type feedback from stub cache trace check elimination phase hydrogen tracing filter trace hydrogen to given file name trace inlining decisions trace store elimination trace all use positions trace global value numbering trace hydrogen escape analysis trace the tracking of allocation sites trace map generalization environment for every instruction deoptimize every n garbage collections put a break point before deoptimizing deoptimize uncommon cases use on stack replacement trace array bounds check elimination perform array index dehoisting use load elimination use store elimination use constant folding eliminate unreachable code number of stress runs when picking a function to watch for shared function not JSFunction itself flushes the cache of optimized code for closures on every GC functions with arguments object maximum number of escape analysis fix point iterations allow uint32 values on optimize frames if they are used only in safe operations track concurrent recompilation artificial compilation delay in ms concurrent on stack replacement do not emit check maps for constant values that have a leaf deoptimize the optimized code if the layout of the maps changes number of stack frames inspected by the profiler percentage of ICs that must have type info to allow optimization extra verbose compilation tracing generate extra code(assertions) for debugging&quot;) DEFINE_bool(code_comments</div></div>
<div class="ttc" id="structv8_1_1internal_1_1_register_html_a7eabb30653dbc45d6efb2e108e3a8884"><div class="ttname"><a href="../../dc/d02/structv8_1_1internal_1_1_register.html#a7eabb30653dbc45d6efb2e108e3a8884">v8::internal::Register::FromAllocationIndex</a></div><div class="ttdeci">static Register FromAllocationIndex(int index)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l00174">assembler-arm.h:174</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960">v8::internal::Extend</a></div><div class="ttdeci">Extend</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00359">constants-arm64.h:359</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a597503d9adf0246d1921d135d8069e6c">v8::internal::LeaveFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00321">constants-arm64.h:321</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa67006452fe44ff173b39a08c0bee0d5"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa67006452fe44ff173b39a08c0bee0d5">v8::internal::Assembler::csneg</a></div><div class="ttdeci">void csneg(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, Condition cond)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a02531fcc033989a63d31d48c56b2c3a3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a02531fcc033989a63d31d48c56b2c3a3">v8::internal::Assembler::StartBlockConstPool</a></div><div class="ttdeci">void StartBlockConstPool()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01531">assembler-arm.h:1531</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ac07b406ff87cafb1d2cd8356995f5f81"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ac07b406ff87cafb1d2cd8356995f5f81">v8::internal::StatusFlags</a></div><div class="ttdeci">StatusFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00324">constants-arm64.h:324</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab01b348114adde328cdb8db6c0daac91"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab01b348114adde328cdb8db6c0daac91">v8::internal::Assembler::hlt</a></div><div class="ttdeci">void hlt()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ada5c5d75607576329baf7a8a043938ce"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ada5c5d75607576329baf7a8a043938ce">v8::internal::Assembler::mneg</a></div><div class="ttdeci">void mneg(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a284c699a2230899d09ecf14b46377137"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137">v8::internal::ConditionalCompareOp</a></div><div class="ttdeci">ConditionalCompareOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00897">constants-arm64.h:897</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9e9f6458e65e4f27fba1d3fb66911f27"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9e9f6458e65e4f27fba1d3fb66911f27">v8::internal::pc</a></div><div class="ttdeci">const Register pc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l00244">assembler-arm.h:244</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adef0c573b81fefb79f50ef74f0c75cd5"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adef0c573b81fefb79f50ef74f0c75cd5">v8::internal::Assembler::Rd</a></div><div class="ttdeci">static Instr Rd(CPURegister rd)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01692">assembler-arm64.h:1692</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa3c4a0384a27fa79c2cc0e1836d83a9a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa3c4a0384a27fa79c2cc0e1836d83a9a">v8::internal::Assembler::blr</a></div><div class="ttdeci">void blr(const Register &amp;xn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a6b908b95d822d1d044419ebb8bed5b8caf603e0d046225e81459ffe6d8ee5ba6b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a6b908b95d822d1d044419ebb8bed5b8caf603e0d046225e81459ffe6d8ee5ba6b">v8::internal::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00625">constants-arm64.h:625</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1dac9cebfe1f40a4933064562041d03c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1dac9cebfe1f40a4933064562041d03c">v8::internal::Assembler::buffer_space</a></div><div class="ttdeci">int buffer_space() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01520">assembler-arm.h:1520</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a9feb7476507383309c8e3ff2648016f3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a9feb7476507383309c8e3ff2648016f3">v8::internal::Assembler::nop</a></div><div class="ttdeci">void nop()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01495">assembler-arm64.h:1495</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a588b39146c8037e8e6a2b94313322d6b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a588b39146c8037e8e6a2b94313322d6b">v8::internal::Assembler::lslv</a></div><div class="ttdeci">void lslv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a09eb63a44354ed41e41bb976d3570705"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a09eb63a44354ed41e41bb976d3570705">v8::internal::Assembler::ror</a></div><div class="ttdeci">void ror(const Register &amp;rd, const Register &amp;rs, unsigned shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01299">assembler-arm64.h:1299</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5e5a89f576bd8c17417f5d370c33ae8e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5e5a89f576bd8c17417f5d370c33ae8e">v8::internal::Assembler::stnp</a></div><div class="ttdeci">void stnp(const CPURegister &amp;rt, const CPURegister &amp;rt2, const MemOperand &amp;dst)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5eaf4aa04fe374c66db090b6169a39fd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5eaf4aa04fe374c66db090b6169a39fd">v8::internal::Assembler::Rn</a></div><div class="ttdeci">static Instr Rn(CPURegister rn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01697">assembler-arm64.h:1697</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a4718d33a2325528d5e80c19da5199e20"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a4718d33a2325528d5e80c19da5199e20">v8::internal::RoundUp</a></div><div class="ttdeci">T RoundUp(T x, intptr_t m)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00144">utils.h:144</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a2ad3702c7c04f9850d596b77331c76c8"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a2ad3702c7c04f9850d596b77331c76c8">v8::internal::SMULH_x</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01013">constants-arm64.h:1013</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ada25fc5b715ebc2a553f21b043478953"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ada25fc5b715ebc2a553f21b043478953">v8::internal::Assembler::kVeneerNoProtectionFactor</a></div><div class="ttdeci">static const int kVeneerNoProtectionFactor</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02160">assembler-arm64.h:2160</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8ae5c596e648656fabea11c56891c003"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8ae5c596e648656fabea11c56891c003">v8::internal::Assembler::adds</a></div><div class="ttdeci">void adds(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a69e0ad987087575f450e800947f11605"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a69e0ad987087575f450e800947f11605">v8::internal::Assembler::StartBlockVeneerPool</a></div><div class="ttdeci">void StartBlockVeneerPool()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aabddd589ce7fd3d829e15265d92dbedca681b15a8761fbce187b9449681fdb700"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca681b15a8761fbce187b9449681fdb700">v8::internal::LSL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00252">constants-arm.h:252</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_afcb9b5973d133d5be8c32541920831e6"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afcb9b5973d133d5be8c32541920831e6">v8::internal::Assembler::AllocateConstantPool</a></div><div class="ttdeci">MaybeObject * AllocateConstantPool(Heap *heap)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_a55baf1ab91c2f5a071aa2f42416f6473"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a55baf1ab91c2f5a071aa2f42416f6473">v8::internal::AssemblerBase::pc_</a></div><div class="ttdeci">byte * pc_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00099">assembler.h:99</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a57aeb6a4ff77b253e2702fbaa0647913a68c1daa2746b8d29b5b8885f40b1fe58"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a57aeb6a4ff77b253e2702fbaa0647913a68c1daa2746b8d29b5b8885f40b1fe58">v8::internal::TBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00656">constants-arm64.h:656</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_af55cf7831cd90190811dcd6a67f3e82b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af55cf7831cd90190811dcd6a67f3e82b">v8::internal::Assembler::fmin</a></div><div class="ttdeci">void fmin(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aba6c070064bc1019ac1d4a0d9a6a9673"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aba6c070064bc1019ac1d4a0d9a6a9673">v8::internal::Assembler::str</a></div><div class="ttdeci">void str(Register src, const MemOperand &amp;dst, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a44d45714442e859bfeb0fa9d00867216"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a44d45714442e859bfeb0fa9d00867216">v8::internal::LoadStorePairNonTemporalOp</a></div><div class="ttdeci">LoadStorePairNonTemporalOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00782">constants-arm64.h:782</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a334fd50485e73d571d020df0fae5eb45"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a334fd50485e73d571d020df0fae5eb45">v8::internal::Assembler::fcvtau</a></div><div class="ttdeci">void fcvtau(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea754ecf8aeed3eec83bf5076e172ba65d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea754ecf8aeed3eec83bf5076e172ba65d">v8::internal::FMSUB_d</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01154">constants-arm64.h:1154</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a83267e155089d1eda1c9eb3b843a94e3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a83267e155089d1eda1c9eb3b843a94e3">v8::internal::Assembler::CheckConstPool</a></div><div class="ttdeci">void CheckConstPool(bool force_emit, bool require_jump)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930adae3c12f60c26b759331b584f789d005"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930adae3c12f60c26b759331b584f789d005">v8::internal::FSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01124">constants-arm64.h:1124</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a218145ea10aed9047915625daa5f5f46"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a218145ea10aed9047915625daa5f5f46">v8::internal::kBitsPerByte</a></div><div class="ttdeci">const int kBitsPerByte</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00287">globals.h:287</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5a10b9061c80c1cd8098397d1c9676e691"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a10b9061c80c1cd8098397d1c9676e691">v8::internal::ANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00525">constants-arm64.h:525</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab46d6fb6aab3e552e9fb0ab7fe9212ba"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab46d6fb6aab3e552e9fb0ab7fe9212ba">v8::internal::IsPowerOf2</a></div><div class="ttdeci">bool IsPowerOf2(T x)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00051">utils.h:51</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cbf651208202ea02b6dba4cd6d85e4"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cbf651208202ea02b6dba4cd6d85e4">v8::internal::AddSubOp</a></div><div class="ttdeci">AddSubOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00449">constants-arm64.h:449</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac43230334055c89d7a2a15d6e54e6bb8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac43230334055c89d7a2a15d6e54e6bb8">v8::internal::Assembler::ldrsw</a></div><div class="ttdeci">void ldrsw(const Register &amp;rt, const MemOperand &amp;src)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4462db2b2246bd78c375ab64c7ce04fe"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4462db2b2246bd78c375ab64c7ce04fe">v8::internal::Assembler::debug</a></div><div class="ttdeci">void debug(const char *message, uint32_t code, Instr params=BREAK)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa743d134ea1628855580186316f4fed8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa743d134ea1628855580186316f4fed8">v8::internal::Assembler::fcvtnu</a></div><div class="ttdeci">void fcvtnu(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989a8b209f5ffbac4635f21eb0d452a99ad8"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a8b209f5ffbac4635f21eb0d452a99ad8">v8::internal::REV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00955">constants-arm64.h:955</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a977ad56a7288fad588be2ae79ee3aa6b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a977ad56a7288fad588be2ae79ee3aa6b">v8::internal::Assembler::fcvtzu</a></div><div class="ttdeci">void fcvtzu(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aebd453e13870b4962bac424cf317cd6f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aebd453e13870b4962bac424cf317cd6f">v8::internal::Assembler::ngc</a></div><div class="ttdeci">void ngc(const Register &amp;rd, const Operand &amp;operand)</div></div>
<div class="ttc" id="structv8_1_1internal_1_1_c_p_u_register_html_ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a"><div class="ttname"><a href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa4159e1f8caffd4608c4176a9adad040a">v8::internal::CPURegister::kFPRegister</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00070">assembler-arm64.h:70</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa2dd9f7b8a3bf701c18f5f727346bcc8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa2dd9f7b8a3bf701c18f5f727346bcc8">v8::internal::Assembler::eor</a></div><div class="ttdeci">void eor(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac8067d4b1a488c205f0f880d9ec1a847"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8067d4b1a488c205f0f880d9ec1a847">v8::internal::Assembler::fmul</a></div><div class="ttdeci">void fmul(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18dade32be52711a0f78ee8b545e2461bbe8"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18dade32be52711a0f78ee8b545e2461bbe8">v8::internal::FRINTA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01101">constants-arm64.h:1101</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea7c31ffafc090c64233bb0c346f1295da"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea7c31ffafc090c64233bb0c346f1295da">v8::internal::FMADD_d</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01153">constants-arm64.h:1153</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_afac029fae742e1b0ecb6fe735877189a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afac029fae742e1b0ecb6fe735877189a">v8::internal::Assembler::add</a></div><div class="ttdeci">void add(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3357ad22233ec022b85f32d969935f51"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3357ad22233ec022b85f32d969935f51">v8::internal::Assembler::fabs</a></div><div class="ttdeci">void fabs()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da55bea3d31ffb0360731820105d9982ca"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da55bea3d31ffb0360731820105d9982ca">v8::internal::FCVT_ds</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01085">constants-arm64.h:1085</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a78b070d6216ab6c4b8df8b133e54b2de"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a78b070d6216ab6c4b8df8b133e54b2de">v8::internal::Assembler::cinc</a></div><div class="ttdeci">void cinc(const Register &amp;rd, const Register &amp;rn, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a6a141c320d47e699e043bca04bd0bf61ab11810deb50e765a9fc2189cc8dedee0"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a6a141c320d47e699e043bca04bd0bf61ab11810deb50e765a9fc2189cc8dedee0">v8::internal::MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00683">constants-arm64.h:683</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9123ea61e02feeccd4568332a6df09d4a3da770b10b0583f558f5f1a9fc6ff574"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9123ea61e02feeccd4568332a6df09d4a3da770b10b0583f558f5f1a9fc6ff574">v8::internal::LoadStorePairPreIndexFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00763">constants-arm64.h:763</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aacc0ce9174e78b3401fa2b4a7dcab0a5"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aacc0ce9174e78b3401fa2b4a7dcab0a5">v8::internal::Assembler::Ra</a></div><div class="ttdeci">static Instr Ra(CPURegister ra)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01707">assembler-arm64.h:1707</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab69eb1200312b4ef8c2276a18691e8bc"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab69eb1200312b4ef8c2276a18691e8bc">v8::internal::Assembler::ShiftMoveWide</a></div><div class="ttdeci">static Instr ShiftMoveWide(int64_t shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01175">assembler-arm64-inl.h:1175</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a178fe0c33f77fd7212ac7bcab4079d5c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a178fe0c33f77fd7212ac7bcab4079d5c">v8::internal::Assembler::ImmRotate</a></div><div class="ttdeci">static Instr ImmRotate(unsigned immr, unsigned reg_size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01050">assembler-arm64-inl.h:1050</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae5b01f03bf572c2d3b3720e34175a963"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae5b01f03bf572c2d3b3720e34175a963">v8::internal::Assembler::fadd</a></div><div class="ttdeci">void fadd(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18d">v8::internal::FPDataProcessing1SourceOp</a></div><div class="ttdeci">FPDataProcessing1SourceOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01069">constants-arm64.h:1069</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_a560c4b68ccec305c8ec448d8468cb2be"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#a560c4b68ccec305c8ec448d8468cb2be">v8::internal::AssemblerBase::own_buffer_</a></div><div class="ttdeci">bool own_buffer_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00096">assembler.h:96</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a5934efeaef89e3facbc9301b097f46c7"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a5934efeaef89e3facbc9301b097f46c7">v8::internal::FADD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01121">constants-arm64.h:1121</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1e86400800ce97ad25981077fcf95aa5"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1e86400800ce97ad25981077fcf95aa5">v8::internal::Assembler::RecordDebugBreakSlot</a></div><div class="ttdeci">void RecordDebugBreakSlot()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a56f870ed9cc6115cd9d41d35f26f0428"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a56f870ed9cc6115cd9d41d35f26f0428">v8::internal::Assembler::AddSubWithCarry</a></div><div class="ttdeci">void AddSubWithCarry(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand, FlagsUpdate S, AddSubWithCarryOp op)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989a9ba00343e5120f8035958c9019497241"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989a9ba00343e5120f8035958c9019497241">v8::internal::RBIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00949">constants-arm64.h:949</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81a81bed5726796fba31edc333fbe5d4c36"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81a81bed5726796fba31edc333fbe5d4c36">v8::internal::BREAK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00481">instructions-arm64.h:481</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_operand_html_a713b2de57e3da1c4b5e5faad94800c84"><div class="ttname"><a href="../../de/d11/classv8_1_1internal_1_1_operand.html#a713b2de57e3da1c4b5e5faad94800c84">v8::internal::Operand::NeedsRelocation</a></div><div class="ttdeci">bool NeedsRelocation() const </div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0e493c5dc1ee8939135cc18e2530ba0c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0e493c5dc1ee8939135cc18e2530ba0c">v8::internal::Assembler::ldr</a></div><div class="ttdeci">void ldr(Register dst, const MemOperand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a27aec0ce1d6d37deeffeeab4800fc80ba6c7c9b4759bddb193c27f0421e718044"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba6c7c9b4759bddb193c27f0421e718044">v8::internal::BRK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00699">constants-arm64.h:699</a></div></div>
<div class="ttc" id="namespacev8_html_aa944500afca8000fffef41951b9f2660ac9d3e887722f2bc482bcca9d41c512af"><div class="ttname"><a href="../../d2/dc3/namespacev8.html#aa944500afca8000fffef41951b9f2660ac9d3e887722f2bc482bcca9d41c512af">v8::None</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/include_2v8_8h_source.html#l02107">v8.h:2107</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a91df3692c40daa77e6a83f94cc0c497f"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a91df3692c40daa77e6a83f94cc0c497f">v8::internal::CPURegList::RegisterSizeInBits</a></div><div class="ttdeci">unsigned RegisterSizeInBits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00574">assembler-arm64.h:574</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a04e9f183f36ca901c4fbd71948c6651a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a04e9f183f36ca901c4fbd71948c6651a">v8::internal::lr</a></div><div class="ttdeci">const Register lr</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l00243">assembler-arm.h:243</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a53517f49c00ce863b31feeb6bc6b7576"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a53517f49c00ce863b31feeb6bc6b7576">v8::internal::Assembler::RelocInfo</a></div><div class="ttdeci">friend class RelocInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01676">assembler-arm.h:1676</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_abffa4e971f5e7a1419146b5b75868085a13f688c72128561b2bfc2c002eaedef2"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#abffa4e971f5e7a1419146b5b75868085a13f688c72128561b2bfc2c002eaedef2">v8::internal::LoadStorePairMask</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00744">constants-arm64.h:744</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea958114444eb504abdc59d2f25d63867d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea958114444eb504abdc59d2f25d63867d">v8::internal::FMADD_s</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01149">constants-arm64.h:1149</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a390b921ff94208d93e2f4ca4c5ab76f3a71272bfa8cf67ded86f9ed5623249beb">v8::internal::SetFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00320">constants-arm64.h:320</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a608ea517282101f73ecce69b83048224"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a608ea517282101f73ecce69b83048224">v8::internal::Assembler::ConstantPoolMarker</a></div><div class="ttdeci">void ConstantPoolMarker(uint32_t size)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9306d655888a11bd9888985a8cbb99fa"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9306d655888a11bd9888985a8cbb99fa">v8::internal::LSDataSize</a></div><div class="ttdeci">LSDataSize</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00078">instructions-arm64.h:78</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_affe1caa47cea51a5e798bcd0014864f6a73646b050cb01a75d2984bb40aad4562"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#affe1caa47cea51a5e798bcd0014864f6a73646b050cb01a75d2984bb40aad4562">v8::internal::FMOV_s_imm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01064">constants-arm64.h:1064</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8d90c5e23bc2057a7e2ecd6812eb4486"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8d90c5e23bc2057a7e2ecd6812eb4486">v8::internal::Assembler::IsImmFP32</a></div><div class="ttdeci">static bool IsImmFP32(float imm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad494d8023b70ca168645ddfb68c62ec1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad494d8023b70ca168645ddfb68c62ec1">v8::internal::Assembler::dc32</a></div><div class="ttdeci">void dc32(uint32_t data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01655">assembler-arm64.h:1655</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da5bd10b2dfddbf56bed34c043102b8e43"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da5bd10b2dfddbf56bed34c043102b8e43">v8::internal::FNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01081">constants-arm64.h:1081</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a90c3d0bd3c8fed6a6e5e9ea4d15970a9"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a90c3d0bd3c8fed6a6e5e9ea4d15970a9">v8::internal::Assembler::cset</a></div><div class="ttdeci">void cset(const Register &amp;rd, Condition cond)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a102b6e26f6f057f46e30e2ecdccb1fce"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a102b6e26f6f057f46e30e2ecdccb1fce">v8::internal::Assembler::Rt</a></div><div class="ttdeci">static Instr Rt(CPURegister rt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01712">assembler-arm64.h:1712</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a35be4e49912fefb1da85d95dc571d729"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a35be4e49912fefb1da85d95dc571d729">v8::internal::SystemHint</a></div><div class="ttdeci">SystemHint</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00371">constants-arm64.h:371</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a77cb7465f019552c1c9d68cf0d9642cd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77cb7465f019552c1c9d68cf0d9642cd">v8::internal::Assembler::ImmLLiteral</a></div><div class="ttdeci">static Instr ImmLLiteral(int imm19)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01059">assembler-arm64-inl.h:1059</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4d09a1e4c7855e3b0bbe26272b8861f9"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d09a1e4c7855e3b0bbe26272b8861f9">v8::internal::Assembler::fccmp</a></div><div class="ttdeci">void fccmp(const FPRegister &amp;fn, const FPRegister &amp;fm, StatusFlags nzcv, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81ad53aeb78abc83a52ab8982f5c82a3d5b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad53aeb78abc83a52ab8982f5c82a3d5b">v8::internal::S</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00190">constants-arm.h:190</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2a85196490eee6aed92b5b8ac5765981"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2a85196490eee6aed92b5b8ac5765981">v8::internal::Assembler::StoreOpFor</a></div><div class="ttdeci">static LoadStoreOp StoreOpFor(const CPURegister &amp;rt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00891">assembler-arm64-inl.h:891</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae26616accc8858a73dd9e31c4f9df17d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae26616accc8858a73dd9e31c4f9df17d">v8::internal::Assembler::ldp</a></div><div class="ttdeci">void ldp(const CPURegister &amp;rt, const CPURegister &amp;rt2, const MemOperand &amp;src)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a4f66672918470ea9b1b398a887708823"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a4f66672918470ea9b1b398a887708823">v8::internal::GetAllocatableRegisterThatIsNotOneOf</a></div><div class="ttdeci">Register GetAllocatableRegisterThatIsNotOneOf(Register reg1, Register reg2=NoReg, Register reg3=NoReg, Register reg4=NoReg)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81adc6f26968ea0fa530174ed549f851038"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81adc6f26968ea0fa530174ed549f851038">v8::internal::CLZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00181">constants-arm.h:181</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7b3462acab237735eff582ab6ea411ff"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b3462acab237735eff582ab6ea411ff">v8::internal::Assembler::unresolved_branches_first_limit</a></div><div class="ttdeci">int unresolved_branches_first_limit() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02163">assembler-arm64.h:2163</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a4c28b8729ea76c84018b829287ed7927"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a4c28b8729ea76c84018b829287ed7927">v8::internal::kImmExceptionIsUnreachable</a></div><div class="ttdeci">const Instr kImmExceptionIsUnreachable</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00420">instructions-arm64.h:420</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81ad7ee10720f00c00084f137d33609a902"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ad7ee10720f00c00084f137d33609a902">v8::internal::ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00157">constants-arm.h:157</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ac91de504aaf03afa29e2a6f7cdd803b5a7faa8289190d17eb83d0d5281cc7a1cf"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ac91de504aaf03afa29e2a6f7cdd803b5a7faa8289190d17eb83d0d5281cc7a1cf">v8::internal::EXTR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00616">constants-arm64.h:616</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a66002f6ad3e136f3c4f139f9c775ae29"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a66002f6ad3e136f3c4f139f9c775ae29">v8::internal::handle</a></div><div class="ttdeci">Handle&lt; T &gt; handle(T *t, Isolate *isolate)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d23/handles_8h_source.html#l00103">handles.h:103</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3867759e8dbb360108f5d2d64478d4c3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3867759e8dbb360108f5d2d64478d4c3">v8::internal::Assembler::Rm</a></div><div class="ttdeci">static Instr Rm(CPURegister rm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01702">assembler-arm64.h:1702</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3db195a3d87a558c9c00cd28b151be57"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3db195a3d87a558c9c00cd28b151be57">v8::internal::Assembler::RecordComment</a></div><div class="ttdeci">void RecordComment(const char *msg)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a23aaeb64e74522da4ba745e07258d3e0"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23aaeb64e74522da4ba745e07258d3e0">v8::internal::Assembler::bl</a></div><div class="ttdeci">void bl(int branch_offset, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad9eea9c4b5e3b92dec21b7e308d514f1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad9eea9c4b5e3b92dec21b7e308d514f1">v8::internal::Assembler::dmb</a></div><div class="ttdeci">void dmb(BarrierDomain domain, BarrierType type)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad43d1e5aa503f543be2b70018ac15552"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad43d1e5aa503f543be2b70018ac15552">v8::internal::Assembler::ucvtf</a></div><div class="ttdeci">void ucvtf(const FPRegister &amp;fd, const Register &amp;rn, unsigned fbits=0)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_base_html_ab180b1aefcad562c2eb7eb14c2f59b7b"><div class="ttname"><a href="../../d3/d82/classv8_1_1internal_1_1_assembler_base.html#ab180b1aefcad562c2eb7eb14c2f59b7b">v8::internal::AssemblerBase::emit_debug_code</a></div><div class="ttdeci">bool emit_debug_code() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dec/assembler_8h_source.html#l00065">assembler.h:65</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5a70a7a17cf9db6a3af5e2808f8f9988e1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a70a7a17cf9db6a3af5e2808f8f9988e1">v8::internal::BICS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00526">constants-arm64.h:526</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aee8c5a1cd2011229e9d036fa249119f6"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aee8c5a1cd2011229e9d036fa249119f6">v8::internal::Assembler::StorePairNonTemporalOpFor</a></div><div class="ttdeci">static LoadStorePairNonTemporalOp StorePairNonTemporalOpFor(const CPURegister &amp;rt, const CPURegister &amp;rt2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00928">assembler-arm64-inl.h:928</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a6e30afcc359fbfa930d6bb70063260e4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6e30afcc359fbfa930d6bb70063260e4">v8::internal::Assembler::hint</a></div><div class="ttdeci">void hint(SystemHint code)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a40410e9038ed65748157f6a238afbdc0"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a40410e9038ed65748157f6a238afbdc0">v8::internal::kDebugCodeOffset</a></div><div class="ttdeci">const unsigned kDebugCodeOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00453">instructions-arm64.h:453</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a06dee9466ec30779673fd2fe5485595c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a06dee9466ec30779673fd2fe5485595c">v8::internal::Assembler::fsqrt</a></div><div class="ttdeci">void fsqrt(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="checks_8h_html_add09d39ec888c2d7e12877586f29368d"><div class="ttname"><a href="../../d5/d16/checks_8h.html#add09d39ec888c2d7e12877586f29368d">UNIMPLEMENTED</a></div><div class="ttdeci">#define UNIMPLEMENTED()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d16/checks_8h_source.html#l00050">checks.h:50</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aabddd589ce7fd3d829e15265d92dbedca720892e3268709522c2d8e165c2617f5"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedca720892e3268709522c2d8e165c2617f5">v8::internal::LSR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00253">constants-arm.h:253</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac4b5153630cb8ab97168343a5c30bc4c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac4b5153630cb8ab97168343a5c30bc4c">v8::internal::Assembler::fcvtas</a></div><div class="ttdeci">void fcvtas(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da9b924ce0e9d7cc87a6e78ad88094b9d5"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da9b924ce0e9d7cc87a6e78ad88094b9d5">v8::internal::FSQRT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01084">constants-arm64.h:1084</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8a8e65f1fdd0e1d957735bb841b994a4a1">v8::internal::al</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00098">constants-arm.h:98</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae8e14bc1c1611c0bce6cca963a1a784f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae8e14bc1c1611c0bce6cca963a1a784f">v8::internal::Assembler::asrv</a></div><div class="ttdeci">void asrv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac8e959174af4d339c9daa5900b0e4a60"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac8e959174af4d339c9daa5900b0e4a60">v8::internal::Assembler::ImmBarrierDomain</a></div><div class="ttdeci">static Instr ImmBarrierDomain(int imm2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01151">assembler-arm64-inl.h:1151</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a9b0aa83a501f8379c6c2088daa00533a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a9b0aa83a501f8379c6c2088daa00533a">v8::internal::FCVTMS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01184">constants-arm64.h:1184</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18da81da675c8e22c5993fe74fc0ce9d859d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18da81da675c8e22c5993fe74fc0ce9d859d">v8::internal::FABS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01078">constants-arm64.h:1078</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a6a141c320d47e699e043bca04bd0bf61af5c5cf203c8420bfa63d3e17cb1b5210"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a6a141c320d47e699e043bca04bd0bf61af5c5cf203c8420bfa63d3e17cb1b5210">v8::internal::MRS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00682">constants-arm64.h:682</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a77142d375cad831e512ec6ada7ed95e3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77142d375cad831e512ec6ada7ed95e3">v8::internal::Assembler::is_const_pool_blocked</a></div><div class="ttdeci">bool is_const_pool_blocked() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01562">assembler-arm.h:1562</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a21ea548133abe49859efd8a6a14302d3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a21ea548133abe49859efd8a6a14302d3">v8::internal::FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01127">constants-arm64.h:1127</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aae38c0ea20a79fe149352b8857576e01"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aae38c0ea20a79fe149352b8857576e01">v8::internal::Assembler::EmitStringData</a></div><div class="ttdeci">void EmitStringData(const char *string)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01663">assembler-arm64.h:1663</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acd38c939b97d85479db58bf872012583"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acd38c939b97d85479db58bf872012583">v8::internal::Assembler::~Assembler</a></div><div class="ttdeci">virtual ~Assembler()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad56595190ab4313ea2c7ea2708c89003"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad56595190ab4313ea2c7ea2708c89003">v8::internal::Assembler::mov</a></div><div class="ttdeci">void mov(Register dst, const Operand &amp;src, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adce7b49d88c270d8f6e9aa0c3401ef99"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adce7b49d88c270d8f6e9aa0c3401ef99">v8::internal::Assembler::ImmLSPair</a></div><div class="ttdeci">static Instr ImmLSPair(int imm7, LSDataSize size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01119">assembler-arm64-inl.h:1119</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae8fdd39bffcc13b291c4fa04a9e185cb"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae8fdd39bffcc13b291c4fa04a9e185cb">v8::internal::MemOperand</a></div><div class="ttdeci">Operand MemOperand</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d46/macro-assembler-ia32_8h_source.html#l00040">macro-assembler-ia32.h:40</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a6fe0f79b6a028b559ccbaa7148048eb5"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a6fe0f79b6a028b559ccbaa7148048eb5">v8::internal::Assembler::unresolved_branches_</a></div><div class="ttdeci">std::multimap&lt; int, FarBranchInfo &gt; unresolved_branches_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l02152">assembler-arm64.h:2152</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a0ee161d0bcf6f297bdada63e33ac86c1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a0ee161d0bcf6f297bdada63e33ac86c1">v8::internal::Assembler::dsb</a></div><div class="ttdeci">void dsb(BarrierDomain domain, BarrierType type)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_ac7010c4d51e937effac3b310bd758d3a"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ac7010c4d51e937effac3b310bd758d3a">v8::internal::CPURegList::type</a></div><div class="ttdeci">CPURegister::RegisterType type() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00496">assembler-arm64.h:496</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea46c6d178c712dcfac08862745d949af3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea46c6d178c712dcfac08862745d949af3">v8::internal::FNMSUB_s</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01152">constants-arm64.h:1152</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab6d907c41d48048e1eb203e15f2fc9a8"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8">v8::internal::Condition</a></div><div class="ttdeci">Condition</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00081">constants-arm.h:81</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a73139b959f4b5669243c7333fcfae5ec"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a73139b959f4b5669243c7333fcfae5ec">v8::internal::Assembler::EmitPoolGuard</a></div><div class="ttdeci">void EmitPoolGuard()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a284c699a2230899d09ecf14b46377137a4095ad3b4061accf2e42b28253a8a26f"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a284c699a2230899d09ecf14b46377137a4095ad3b4061accf2e42b28253a8a26f">v8::internal::CCMN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00899">constants-arm64.h:899</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a5957e7b4af0b96adbe0ef635dca389a6"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a5957e7b4af0b96adbe0ef635dca389a6">v8::internal::Assembler::ImmHint</a></div><div class="ttdeci">static Instr ImmHint(int imm7)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01145">assembler-arm64-inl.h:1145</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea74c438d8dc7c82d91fffaffb4e54f0b4"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea74c438d8dc7c82d91fffaffb4e54f0b4">v8::internal::FMSUB_s</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01150">constants-arm64.h:1150</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab92a56902e39c666d02b486a2ac9a9bf"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab92a56902e39c666d02b486a2ac9a9bf">v8::internal::Assembler::Assembler</a></div><div class="ttdeci">Assembler(Isolate *isolate, void *buffer, int buffer_size)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866ae"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866ae">v8::internal::FPDataProcessing3SourceOp</a></div><div class="ttdeci">FPDataProcessing3SourceOp</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01145">constants-arm64.h:1145</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a489aa0431edf456b35d571a7c35f8c48"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a489aa0431edf456b35d571a7c35f8c48">v8::internal::Assembler::umaddl</a></div><div class="ttdeci">void umaddl(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aabddd589ce7fd3d829e15265d92dbedcac9ae48b3b451ab87d8361e33b20291a9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aabddd589ce7fd3d829e15265d92dbedcac9ae48b3b451ab87d8361e33b20291a9">v8::internal::ROR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00255">constants-arm.h:255</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_afa0e56357cc3023e1803d5163ef3cac8ad7333a8b39ff5cb1a0ec097acaff5308"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#afa0e56357cc3023e1803d5163ef3cac8ad7333a8b39ff5cb1a0ec097acaff5308">v8::internal::LoadStorePairOffsetFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00773">constants-arm64.h:773</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_add1367af4c43786d8a9832aaeebc4b00"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#add1367af4c43786d8a9832aaeebc4b00">v8::internal::CPURegList::Remove</a></div><div class="ttdeci">void Remove(const CPURegList &amp;other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00180">assembler-arm64-inl.h:180</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a31dd7798fdc59f69bbfb356a1a278801"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a31dd7798fdc59f69bbfb356a1a278801">v8::internal::Assembler::ldrsh</a></div><div class="ttdeci">void ldrsh(Register dst, const MemOperand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a293ed819b326e94d8132a890a5d4d1a3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a293ed819b326e94d8132a890a5d4d1a3">v8::internal::SystemRegister</a></div><div class="ttdeci">SystemRegister</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00397">constants-arm64.h:397</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adc557863c9f7f1720a86ee09e952ad63"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adc557863c9f7f1720a86ee09e952ad63">v8::internal::Assembler::fcvtmu</a></div><div class="ttdeci">void fcvtmu(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a27aec0ce1d6d37deeffeeab4800fc80ba9580017ed2c4c6d2373acf500e4c477b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a27aec0ce1d6d37deeffeeab4800fc80ba9580017ed2c4c6d2373acf500e4c477b">v8::internal::ExceptionMask</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00697">constants-arm64.h:697</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a04038f1871698bfea6be9872c05c35a3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a04038f1871698bfea6be9872c05c35a3">v8::internal::Assembler::lsrv</a></div><div class="ttdeci">void lsrv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad1aec1bd9edc678985b8d9bf8ec2448a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad1aec1bd9edc678985b8d9bf8ec2448a">v8::internal::Assembler::fmaxnm</a></div><div class="ttdeci">void fmaxnm(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab46a6342f518ffe356dd4b116eabc1e0"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab46a6342f518ffe356dd4b116eabc1e0">v8::internal::USE</a></div><div class="ttdeci">void USE(T)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00341">globals.h:341</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5a0916947ffe7f4d0763d8277b5ef034afa31b4df49803a96a4927ec075689569"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5a0916947ffe7f4d0763d8277b5ef034afa31b4df49803a96a4927ec075689569">v8::internal::LoadStoreUnscaledOffsetFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00831">constants-arm64.h:831</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_aaef62c8761ddd1b95824fc57b1b277b5"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#aaef62c8761ddd1b95824fc57b1b277b5">v8::internal::CPURegList::IsEmpty</a></div><div class="ttdeci">bool IsEmpty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00551">assembler-arm64.h:551</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a777409b2e97db7c44d97db61b95bbc94a0778084102b1a7c67beebb5506faa152"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a777409b2e97db7c44d97db61b95bbc94a0778084102b1a7c67beebb5506faa152">v8::internal::AddSubImmediateFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00465">constants-arm64.h:465</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a197b04c7a98e57af28a0f0d9ee48ff6a"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a197b04c7a98e57af28a0f0d9ee48ff6a">v8::internal::Assembler::ImmR</a></div><div class="ttdeci">static Instr ImmR(unsigned immr, unsigned reg_size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01032">assembler-arm64-inl.h:1032</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7b74bf9dd781cf8f1faea1a34bc5d6db"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7b74bf9dd781cf8f1faea1a34bc5d6db">v8::internal::Assembler::orr</a></div><div class="ttdeci">void orr(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7bf18df5c7fcb396487086e0b55d735aadea5332906128bd87df1e3d6de810710"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7bf18df5c7fcb396487086e0b55d735aadea5332906128bd87df1e3d6de810710">v8::internal::CSNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00941">constants-arm64.h:941</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a695ba3f351477d4cfb82385f250bf18dad57a566af48a02a0aa4427d7c9704e9b"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a695ba3f351477d4cfb82385f250bf18dad57a566af48a02a0aa4427d7c9704e9b">v8::internal::FRINTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01098">constants-arm64.h:1098</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a9294d85390d437df40fdbe10495d798daf9b1007b3f895bf87e13122eafec3321"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a9294d85390d437df40fdbe10495d798daf9b1007b3f895bf87e13122eafec3321">v8::internal::SCVTF_fixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01245">constants-arm64.h:1245</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0379a6d24bd1de521fe369dad9ed2960a31f69e68ddcc1d88f504cda2f7310e81"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0379a6d24bd1de521fe369dad9ed2960a31f69e68ddcc1d88f504cda2f7310e81">v8::internal::SXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00365">constants-arm64.h:365</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ad4722098b0d7149f8e3e2906003d7f72"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ad4722098b0d7149f8e3e2906003d7f72">v8::internal::Assembler::cls</a></div><div class="ttdeci">void cls(const Register &amp;rd, const Register &amp;rn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5909a23254f181aedc324fcca4b9f12ba448734044d3e7499d908a671b8d21a51"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5909a23254f181aedc324fcca4b9f12ba448734044d3e7499d908a671b8d21a51">v8::internal::LogicalShiftedFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00546">constants-arm64.h:546</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aea92261234aa9c4201a00a3974ed04f0a6c23e7e26fdbe70d770158fedaafc162"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aea92261234aa9c4201a00a3974ed04f0a6c23e7e26fdbe70d770158fedaafc162">v8::internal::LoadStoreRegisterOffsetFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00886">constants-arm64.h:886</a></div></div>
<div class="ttc" id="structv8_1_1internal_1_1_c_p_u_register_html_ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405"><div class="ttname"><a href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa88f47c780f96713bdfc63cc7d5d6f405">v8::internal::CPURegister::kRegister</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00069">assembler-arm64.h:69</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aa842da5afa01dda7df633dadf5146aa4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aa842da5afa01dda7df633dadf5146aa4">v8::internal::Assembler::positions_recorder</a></div><div class="ttdeci">PositionsRecorder * positions_recorder()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dcd/assembler-arm_8h_source.html#l01437">assembler-arm.h:1437</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aa16e8326ab0d3b146364bdcd218edf0aa9552cec122f38bc328b6ad7f3f7e1090"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aa16e8326ab0d3b146364bdcd218edf0aa9552cec122f38bc328b6ad7f3f7e1090">v8::internal::HINT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00690">constants-arm64.h:690</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ace23f7c4a69434d899f2f3d5646428d9ab2510768eaba5e52ba71678e19a65464"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ace23f7c4a69434d899f2f3d5646428d9ab2510768eaba5e52ba71678e19a65464">v8::internal::RET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00635">constants-arm64.h:635</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989aa5e0d06ffc1b0ee32eda539e6528a3e6"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989aa5e0d06ffc1b0ee32eda539e6528a3e6">v8::internal::CLS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00962">constants-arm64.h:962</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_afbadef1b361068b5e6a20244488a663c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#afbadef1b361068b5e6a20244488a663c">v8::internal::Assembler::ImmS</a></div><div class="ttdeci">static Instr ImmS(unsigned imms, unsigned reg_size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01024">assembler-arm64-inl.h:1024</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81ac4258182400772adf5bbee778dca04ed"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81ac4258182400772adf5bbee778dca04ed">v8::internal::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00155">constants-arm.h:155</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4ab32649fb15d42dfe6038b991f0907f83"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4ab32649fb15d42dfe6038b991f0907f83">v8::internal::ASRV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00986">constants-arm64.h:986</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_acc4637dabc3a31eb5c61c1a1a19bbbc9afba6db61d8c84398cb78826246290a27"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#acc4637dabc3a31eb5c61c1a1a19bbbc9afba6db61d8c84398cb78826246290a27">v8::internal::MoveWideImmediateFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00577">constants-arm64.h:577</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a2da62fb1d63ea680d937ee889e2367f4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a2da62fb1d63ea680d937ee889e2367f4">v8::internal::Assembler::lsr</a></div><div class="ttdeci">void lsr(const Register &amp;rd, const Register &amp;rn, unsigned shift)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01213">assembler-arm64.h:1213</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aaf480f8311d222f61dc17c7d6484a7a1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aaf480f8311d222f61dc17c7d6484a7a1">v8::internal::Assembler::ccmp</a></div><div class="ttdeci">void ccmp(const Register &amp;rn, const Operand &amp;operand, StatusFlags nzcv, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae2cea284e2b7fb3ed5281179349866aea6354f26bb15f5999924230222878ad9d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae2cea284e2b7fb3ed5281179349866aea6354f26bb15f5999924230222878ad9d">v8::internal::FNMSUB_d</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01156">constants-arm64.h:1156</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_abed48f091787fba3f1e7dd5267f5418f"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abed48f091787fba3f1e7dd5267f5418f">v8::internal::Assembler::ImmDPShift</a></div><div class="ttdeci">static Instr ImmDPShift(unsigned amount)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01079">assembler-arm64-inl.h:1079</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a75f8e2ac9f60d144d32a54aecccbad12"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a75f8e2ac9f60d144d32a54aecccbad12">v8::internal::Assembler::ubfm</a></div><div class="ttdeci">void ubfm(const Register &amp;rd, const Register &amp;rn, unsigned immr, unsigned imms)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aae10e39e235839b84822eeb7b33567c2abd700cc506e79eea04cf74ac92a5cb14"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aae10e39e235839b84822eeb7b33567c2abd700cc506e79eea04cf74ac92a5cb14">v8::internal::LoadStorePostIndexFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00852">constants-arm64.h:852</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a99fb83031ce9923c84392b4e92f956b5a2c63acbe79d9f41ba6bb7766e9c37702"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a99fb83031ce9923c84392b4e92f956b5a2c63acbe79d9f41ba6bb7766e9c37702">v8::internal::N</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00194">constants-arm.h:194</a></div></div>
<div class="ttc" id="heap-snapshot-generator_8cc_html_aab49963775d0eef29ecab5e60bdd31e6"><div class="ttname"><a href="../../d4/d7d/heap-snapshot-generator_8cc.html#aab49963775d0eef29ecab5e60bdd31e6">obj</a></div><div class="ttdeci">HeapObject * obj</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d7d/heap-snapshot-generator_8cc_source.html#l00533">heap-snapshot-generator.cc:533</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_af74201b6aff196f00a1d99abffc08123"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af74201b6aff196f00a1d99abffc08123">v8::internal::Assembler::RnSP</a></div><div class="ttdeci">static Instr RnSP(Register rn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l01729">assembler-arm64.h:1729</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac0ed2357eca56aa913c089cc5a9c754e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac0ed2357eca56aa913c089cc5a9c754e">v8::internal::Assembler::ldpsw</a></div><div class="ttdeci">void ldpsw(const Register &amp;rt, const Register &amp;rt2, const MemOperand &amp;src)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ace1216658e5af900643aad7c46f2e3b2"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ace1216658e5af900643aad7c46f2e3b2">v8::internal::Assembler::ImmFP64</a></div><div class="ttdeci">static Instr ImmFP64(double imm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_abfe455f5ac1768296c87d41edaa65d66"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#abfe455f5ac1768296c87d41edaa65d66">v8::internal::Assembler::fcmp</a></div><div class="ttdeci">void fcmp(const FPRegister &amp;fn, const FPRegister &amp;fm)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4d3b05a11a98846f8acd8122de2b4a55"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4d3b05a11a98846f8acd8122de2b4a55">v8::internal::Assembler::bind</a></div><div class="ttdeci">void bind(Label *L)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a54b4d652985cf773945329b57198ef1b"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a54b4d652985cf773945329b57198ef1b">v8::internal::Assembler::fcvtzs</a></div><div class="ttdeci">void fcvtzs(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7d3181bca0e3be987e0f158810c66d25"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7d3181bca0e3be987e0f158810c66d25">v8::internal::Assembler::CheckVeneerPool</a></div><div class="ttdeci">void CheckVeneerPool(bool force_emit, bool require_jump, int margin=kVeneerDistanceMargin)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a4fef4968fdd677a2091e668600e18bdd"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a4fef4968fdd677a2091e668600e18bdd">v8::internal::FMINNM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01136">constants-arm64.h:1136</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1493a0dfd6ebab3cd5b1e2460b7a690e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1493a0dfd6ebab3cd5b1e2460b7a690e">v8::internal::Assembler::rorv</a></div><div class="ttdeci">void rorv(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a5b2fe57cab56959f35f435b592f79989af6f02608da63fd9b5ad13ff38349836d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a5b2fe57cab56959f35f435b592f79989af6f02608da63fd9b5ad13ff38349836d">v8::internal::REV16</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00952">constants-arm64.h:952</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a35c6d5efeb4926d30e10bc330ecae5f4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a35c6d5efeb4926d30e10bc330ecae5f4">v8::internal::Assembler::fcvt</a></div><div class="ttdeci">void fcvt(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a3553d09d0f3ef9efbf0119b34db84ad7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a3553d09d0f3ef9efbf0119b34db84ad7">v8::internal::Assembler::and_</a></div><div class="ttdeci">void and_(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_ab346c69cd6770559f6a4e5860c103515"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#ab346c69cd6770559f6a4e5860c103515">v8::internal::CPURegList::CPURegList</a></div><div class="ttdeci">CPURegList(CPURegister reg1, CPURegister reg2=NoCPUReg, CPURegister reg3=NoCPUReg, CPURegister reg4=NoCPUReg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00468">assembler-arm64.h:468</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ac6072b797fa1c35067a61902566bfb2ea7b8c16f9b87d174fad85a912d7bb52b5"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ac6072b797fa1c35067a61902566bfb2ea7b8c16f9b87d174fad85a912d7bb52b5">v8::internal::LoadStoreUnsignedOffsetFixed</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00874">constants-arm64.h:874</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a228fc7722ac3293385e65c76925504f0"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a228fc7722ac3293385e65c76925504f0">v8::internal::FMAXNM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01133">constants-arm64.h:1133</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a1804223edb16ba75fc078c3dcc7e4145a36f5e568623bb28647f0faf16242727c"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a1804223edb16ba75fc078c3dcc7e4145a36f5e568623bb28647f0faf16242727c">v8::internal::CBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00648">constants-arm64.h:648</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a77627079ff35f66647a541aad6c17e31"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a77627079ff35f66647a541aad6c17e31">v8::internal::Assembler::IsImmLogical</a></div><div class="ttdeci">static bool IsImmLogical(uint64_t value, unsigned width, unsigned *n, unsigned *imm_s, unsigned *imm_r)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae2492f661d391c2b381ca55e5f116f3c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae2492f661d391c2b381ca55e5f116f3c">v8::internal::Assembler::adr</a></div><div class="ttdeci">void adr(const Register &amp;rd, Label *label)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0166c55019a8ae518b6bb1ac17ad4706"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0166c55019a8ae518b6bb1ac17ad4706">v8::internal::DeleteArray</a></div><div class="ttdeci">void DeleteArray(T *array)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/db7/allocation_8h_source.html#l00091">allocation.h:91</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4863b19c5b6d00d40e576f0ab8475551"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4863b19c5b6d00d40e576f0ab8475551">v8::internal::Assembler::BitN</a></div><div class="ttdeci">static Instr BitN(unsigned bitn, unsigned reg_size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01065">assembler-arm64-inl.h:1065</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a0e1522fceaf8596f6d42161a4677fa42"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a0e1522fceaf8596f6d42161a4677fa42">v8::internal::CalcLSPairDataSize</a></div><div class="ttdeci">LSDataSize CalcLSPairDataSize(LoadStorePairOp op)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a7cd0d204b82efe440e375e36463945a5a0378ebc895849163b249d0b330257dd6"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a7cd0d204b82efe440e375e36463945a5a0378ebc895849163b249d0b330257dd6">v8::internal::NOT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00518">constants-arm64.h:518</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ac01844b794f5e5be27a26bb6aa050a66"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ac01844b794f5e5be27a26bb6aa050a66">v8::internal::Assembler::msr</a></div><div class="ttdeci">void msr(SRegisterFieldMask fields, const Operand &amp;src, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad6004e2c7b934da3780e5414dc2b4d32"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad6004e2c7b934da3780e5414dc2b4d32">v8::internal::CountTrailingZeros</a></div><div class="ttdeci">int CountTrailingZeros(uint64_t value, int width)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a81f94a5e0e57f8ca0996390d2fd48ecf"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a81f94a5e0e57f8ca0996390d2fd48ecf">v8::internal::Assembler::madd</a></div><div class="ttdeci">void madd(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aeae906b772ca92f8d78655d4ee9dd11c"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aeae906b772ca92f8d78655d4ee9dd11c">v8::internal::Assembler::FPType</a></div><div class="ttdeci">static Instr FPType(FPRegister fd)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01181">assembler-arm64-inl.h:1181</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ae5cf0f149dc1b6d44f23639dc6805bc3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ae5cf0f149dc1b6d44f23639dc6805bc3">v8::internal::Assembler::LogicalImmediate</a></div><div class="ttdeci">void LogicalImmediate(const Register &amp;rd, const Register &amp;rn, unsigned n, unsigned imm_s, unsigned imm_r, LogicalOp op)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_c_p_u_reg_list_html_a397a71af98d741a179cdca80a901b232"><div class="ttname"><a href="../../db/da3/classv8_1_1internal_1_1_c_p_u_reg_list.html#a397a71af98d741a179cdca80a901b232">v8::internal::CPURegList::GetSafepointSavedRegisters</a></div><div class="ttdeci">static CPURegList GetSafepointSavedRegisters()</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a18a6a42cf2efe70bd7c2a2563ebe59f7"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a18a6a42cf2efe70bd7c2a2563ebe59f7">v8::internal::Assembler::frinta</a></div><div class="ttdeci">void frinta(const FPRegister &amp;fd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adfd6e274a8c8cc5a2a22b59cf4ccda10"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adfd6e274a8c8cc5a2a22b59cf4ccda10">v8::internal::Assembler::EmitShift</a></div><div class="ttdeci">void EmitShift(const Register &amp;rd, const Register &amp;rn, Shift shift, unsigned amount)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a09bcf73aa58749c5fa7e8014659e451d"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a09bcf73aa58749c5fa7e8014659e451d">v8::internal::kImmExceptionIsDebug</a></div><div class="ttdeci">const Instr kImmExceptionIsDebug</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d75/instructions-arm64_8h_source.html#l00445">instructions-arm64.h:445</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adb168e6f84c0a05d791e0f9d5dddb27d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adb168e6f84c0a05d791e0f9d5dddb27d">v8::internal::Assembler::ImmAddSub</a></div><div class="ttdeci">static Instr ImmAddSub(int64_t imm)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01014">assembler-arm64-inl.h:1014</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4dc7888378fdcabe81aa9061d20933f3"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4dc7888378fdcabe81aa9061d20933f3">v8::internal::Assembler::ImmLSUnsigned</a></div><div class="ttdeci">static Instr ImmLSUnsigned(int imm12)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01107">assembler-arm64-inl.h:1107</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a1ca1a5bf9a0607f1aee521ee20265d55"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a1ca1a5bf9a0607f1aee521ee20265d55">v8::internal::Assembler::fcvtms</a></div><div class="ttdeci">void fcvtms(const Register &amp;rd, const FPRegister &amp;fn)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ab6d907c41d48048e1eb203e15f2fc9a8acb56ed0f2dff658dfda4279d4420a934">v8::internal::nv</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00278">constants-arm64.h:278</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a941673a0df0bc89a1147091ae0d1c43d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a941673a0df0bc89a1147091ae0d1c43d">v8::internal::Assembler::sub</a></div><div class="ttdeci">void sub(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a289b82006faed782bb848c0e666f0015"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a289b82006faed782bb848c0e666f0015">v8::internal::Assembler::ConstantPoolSizeAt</a></div><div class="ttdeci">static int ConstantPoolSizeAt(Instruction *instr)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a03c8568025383acdc1b9180335dd8009a91fad024c5b53f716d8edab5fcf3b5fd"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a03c8568025383acdc1b9180335dd8009a91fad024c5b53f716d8edab5fcf3b5fd">v8::internal::SCVTF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01204">constants-arm64.h:1204</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_adf8744d4a89e0be05db28f4cb15a05d2"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#adf8744d4a89e0be05db28f4cb15a05d2">v8::internal::Assembler::fnmadd</a></div><div class="ttdeci">void fnmadd(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm, const FPRegister &amp;fa)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_afa5236a81ed8a5ae71e25c813ea90eb7aae130cf446b830a581f927121103a79a"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#afa5236a81ed8a5ae71e25c813ea90eb7aae130cf446b830a581f927121103a79a">v8::internal::BFM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00602">constants-arm64.h:602</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a7099a0cc53d3705167947c3ea0ce8928"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a7099a0cc53d3705167947c3ea0ce8928">v8::internal::Assembler::tst</a></div><div class="ttdeci">void tst(Register src1, const Operand &amp;src2, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_ab8d6195a818b321d6a4bdf7cd9050edd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#ab8d6195a818b321d6a4bdf7cd9050edd">v8::internal::Assembler::LoadPairOpFor</a></div><div class="ttdeci">static LoadStorePairOp LoadPairOpFor(const CPURegister &amp;rt, const CPURegister &amp;rt2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l00878">assembler-arm64-inl.h:878</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4a86a8118d8d1408ce5c920a36020b9dfd"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a86a8118d8d1408ce5c920a36020b9dfd">v8::internal::UDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00974">constants-arm64.h:974</a></div></div>
<div class="ttc" id="structv8_1_1internal_1_1_c_p_u_register_html_ac11ebcd2d1d5d22c3bfc97b278080a7aa7886d87c7fdacd02a8602ac181663620"><div class="ttname"><a href="../../db/d16/structv8_1_1internal_1_1_c_p_u_register.html#ac11ebcd2d1d5d22c3bfc97b278080a7aa7886d87c7fdacd02a8602ac181663620">v8::internal::CPURegister::kNoRegister</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/ded/assembler-arm64_8h_source.html#l00071">assembler-arm64.h:71</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a01ef41023f8e772cf1d1b355eaf15bd4a63bca0e180fa33787b7fe0bbcc6d910e"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a01ef41023f8e772cf1d1b355eaf15bd4a63bca0e180fa33787b7fe0bbcc6d910e">v8::internal::SDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00977">constants-arm64.h:977</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a51c0c134031ac95d5c57d64535575c59"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a51c0c134031ac95d5c57d64535575c59">v8::internal::Assembler::subs</a></div><div class="ttdeci">void subs(const Register &amp;rd, const Register &amp;rn, const Operand &amp;operand)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_aaeaa0f99449729d02941405ce212b23aa2f0dbb9e764df5ad435a61a904a11eda"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#aaeaa0f99449729d02941405ce212b23aa2f0dbb9e764df5ad435a61a904a11eda">v8::internal::FCMP_zero</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01029">constants-arm64.h:1029</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad9e1be8a31a6b453e64f689448a9a930a5e99fb577cdb2550c79e6badc9fd6281"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad9e1be8a31a6b453e64f689448a9a930a5e99fb577cdb2550c79e6badc9fd6281">v8::internal::FDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01118">constants-arm64.h:1118</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a4aab01384b352c7c204864f07887ed9d"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a4aab01384b352c7c204864f07887ed9d">v8::internal::Assembler::LoadLiteral</a></div><div class="ttdeci">void LoadLiteral(const CPURegister &amp;rt, int offset_from_pc)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_acebba98ab75a37e78c4cc4fe4fa640f1"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#acebba98ab75a37e78c4cc4fe4fa640f1">v8::internal::Assembler::smaddl</a></div><div class="ttdeci">void smaddl(const Register &amp;rd, const Register &amp;rn, const Register &amp;rm, const Register &amp;ra)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a23844bac62b77d25833d8963990da88e"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a23844bac62b77d25833d8963990da88e">v8::internal::Assembler::ImmSetBits</a></div><div class="ttdeci">static Instr ImmSetBits(unsigned imms, unsigned reg_size)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d50/assembler-arm64-inl_8h_source.html#l01041">assembler-arm64-inl.h:1041</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a8bdd5b42be4a846e1a2daf31359c0538"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a8bdd5b42be4a846e1a2daf31359c0538">v8::internal::Assembler::mul</a></div><div class="ttdeci">void mul(Register dst, Register src1, Register src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_aec694e7bf8872ebf632ca8475d3543c4"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#aec694e7bf8872ebf632ca8475d3543c4">v8::internal::Assembler::fcsel</a></div><div class="ttdeci">void fcsel(const FPRegister &amp;fd, const FPRegister &amp;fn, const FPRegister &amp;fm, Condition cond)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a2243fa97f60bc06fa9f2f150870fc2b3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a2243fa97f60bc06fa9f2f150870fc2b3">v8::internal::AreAliased</a></div><div class="ttdeci">bool AreAliased(const CPURegister &amp;reg1, const CPURegister &amp;reg2, const CPURegister &amp;reg3=NoReg, const CPURegister &amp;reg4=NoReg, const CPURegister &amp;reg5=NoReg, const CPURegister &amp;reg6=NoReg, const CPURegister &amp;reg7=NoReg, const CPURegister &amp;reg8=NoReg)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ad63b9bd6d253ce73ff3b1e969492e369a90338d74ce130e62e15cde6771afadce"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ad63b9bd6d253ce73ff3b1e969492e369a90338d74ce130e62e15cde6771afadce">v8::internal::B_cond</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l00665">constants-arm64.h:665</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_af216bb26e50999e06da62f089ecd54d8"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#af216bb26e50999e06da62f089ecd54d8">v8::internal::Assembler::EndBlockVeneerPool</a></div><div class="ttdeci">void EndBlockVeneerPool()</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_ae77d2fa4643ef916a7813c2ef8e8ef81a4bbeceb3961f500cd37cb2e1be22d6d9"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#ae77d2fa4643ef916a7813c2ef8e8ef81a4bbeceb3961f500cd37cb2e1be22d6d9">v8::internal::AND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de2/constants-arm_8h_source.html#l00153">constants-arm.h:153</a></div></div>
<div class="ttc" id="classv8_1_1internal_1_1_assembler_html_a52e9866ac1d6a31bdfabe0947551accd"><div class="ttname"><a href="../../df/d1b/classv8_1_1internal_1_1_assembler.html#a52e9866ac1d6a31bdfabe0947551accd">v8::internal::Assembler::adc</a></div><div class="ttdeci">void adc(Register dst, Register src1, const Operand &amp;src2, SBit s=LeaveCC, Condition cond=al)</div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a42a1b2434963144327bb5433e211e226a2d90ab4765921067aec2e765c3dc76f3"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a42a1b2434963144327bb5433e211e226a2d90ab4765921067aec2e765c3dc76f3">v8::internal::MSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d13/constants-arm64_8h_source.html#l01010">constants-arm64.h:1010</a></div></div>
<div class="ttc" id="namespacev8_1_1internal_html_a36c35e1f867914bd49c60b7ccd6c4c13"><div class="ttname"><a href="../../d4/d32/namespacev8_1_1internal.html#a36c35e1f867914bd49c60b7ccd6c4c13">v8::internal::MB</a></div><div class="ttdeci">const int MB</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d87/globals_8h_source.html#l00246">globals.h:246</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_4f3178793b23f7b6889b484035e818e4.html">arm64</a></li><li class="navelem"><a class="el" href="../../da/d0a/assembler-arm64_8cc.html">assembler-arm64.cc</a></li>
    <li class="footer">Generated on Sat Jun 7 2014 23:54:02 for v8 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
