DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_alu"
duLibraryName "HEIRV32"
duName "ALU"
elements [
(GiElement
name "g_datawidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_tALU"
type "time"
value "120 ps"
)
]
mwi 0
uid 266,0
)
(Instance
name "U_controlUnit"
duLibraryName "HEIRV32_MC"
duName "controlUnit"
elements [
(GiElement
name "g_datawidth"
type "positive"
value "g_dataWidth"
)
]
mwi 0
uid 348,0
)
(Instance
name "U_instrDataManager"
duLibraryName "HEIRV32_MC"
duName "instructionDataManager"
elements [
(GiElement
name "g_addrWidth"
type "positive"
value "10"
)
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_programFile"
type "string"
value "g_programFile"
)
]
mwi 0
uid 398,0
)
(Instance
name "U_extend"
duLibraryName "HEIRV32"
duName "extend"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_tExt"
type "time"
value "35 ps"
)
]
mwi 0
uid 492,0
)
(Instance
name "U_regFile"
duLibraryName "HEIRV32"
duName "registerFile"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_btnsNb"
type "positive"
value "g_btnsNb"
)
(GiElement
name "g_tRfRd"
type "time"
value "100 ps"
)
(GiElement
name "g_tRfWr"
type "time"
value "60 ps"
)
(GiElement
name "g_tSetup"
type "time"
value "50 ps"
)
]
mwi 0
uid 588,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 1359,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "mux2to1Unsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1488,0
)
(Instance
name "U_7"
duLibraryName "HEIRV32"
duName "bufferUnsignedEnable"
elements [
(GiElement
name "g_bitNb"
type "positive"
value "32"
)
(GiElement
name "g_tPC"
type "time"
value "40 ps"
)
]
mwi 0
uid 1997,0
)
(Instance
name "U_0"
duLibraryName "HEIRV32"
duName "mux4To1ULogVec"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
mwi 0
uid 2632,0
)
(Instance
name "U_1"
duLibraryName "HEIRV32"
duName "mux4To1ULogVec"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
mwi 0
uid 2642,0
)
(Instance
name "U_3"
duLibraryName "HEIRV32"
duName "mux4To1ULogVec"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
mwi 0
uid 2676,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "transUlogUnsigned"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
]
mwi 0
uid 2718,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "transUnsignedUlog"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
]
mwi 0
uid 2754,0
)
(Instance
name "U_8"
duLibraryName "HEIRV32"
duName "bufferStdULogEnable"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
]
mwi 0
uid 2832,0
)
(Instance
name "U_9"
duLibraryName "HEIRV32"
duName "bufferStdULogEnable"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
]
mwi 0
uid 2842,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc"
)
(vvPair
variable "d_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc"
)
(vvPair
variable "date"
value "30.05.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "heirv32_mc"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "noah.penchere"
)
(vvPair
variable "graphical_source_date"
value "30.05.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330806"
)
(vvPair
variable "graphical_source_time"
value "09:57:29"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330806"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "HEIRV32_MC"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/CAr/HEIRV32/MultiCycle/work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "heirv32_mc"
)
(vvPair
variable "month"
value "mai"
)
(vvPair
variable "month_long"
value "mai"
)
(vvPair
variable "p"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\noah.penchere\\Documents\\git\\2023-car-heirv-pencherek\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\heirv32_mc\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "09:57:29"
)
(vvPair
variable "unit"
value "heirv32_mc"
)
(vvPair
variable "user"
value "noah.penchere"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 154,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "73000,151625,74500,152375"
)
(Line
uid 12,0
sl 0
ro 270
xt "74500,152000,75000,152000"
pts [
"74500,152000"
"75000,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "69100,151400,72000,152600"
st "btns"
ju 2
blo "72000,152400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(g_btnsNb-1 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,49500,3200"
st "btns       : std_ulogic_vector(g_btnsNb-1 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "1000,14625,2500,15375"
)
(Line
uid 26,0
sl 0
ro 270
xt "2500,15000,3000,15000"
pts [
"2500,15000"
"3000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-2200,14400,0,15600"
st "clk"
ju 2
blo "0,15400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,35000,4000"
st "clk        : std_ulogic
"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "130500,13625,132000,14375"
)
(Line
uid 40,0
sl 0
ro 270
xt "130000,14000,130500,14000"
pts [
"130000,14000"
"130500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "133000,13400,138200,14600"
st "dbg_leds"
blo "133000,14400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 11
decl (Decl
n "dbg_leds"
t "std_ulogic_vector"
b "(31 DOWNTO 0)"
o 5
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,45500,6400"
st "dbg_leds   : std_ulogic_vector(31 DOWNTO 0)
"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "1000,16625,2500,17375"
)
(Line
uid 54,0
sl 0
ro 270
xt "2500,17000,3000,17000"
pts [
"2500,17000"
"3000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-1900,16400,0,17600"
st "en"
ju 2
blo "0,17400"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,35000,4800"
st "en         : std_ulogic
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "80500,151625,82000,152375"
)
(Line
uid 68,0
sl 0
ro 270
xt "80000,152000,80500,152000"
pts [
"80000,152000"
"80500,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "83000,151400,85800,152600"
st "leds"
blo "83000,152400"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 6
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,51000,7200"
st "leds       : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "1000,18625,2500,19375"
)
(Line
uid 82,0
sl 0
ro 270
xt "2500,19000,3000,19000"
pts [
"2500,19000"
"3000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-2100,18400,0,19600"
st "rst"
ju 2
blo "0,19400"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,35000,5600"
st "rst        : std_ulogic
"
)
)
*13 (SaComponent
uid 266,0
optionalChildren [
*14 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112625,138027,113375,138777"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 249,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "112300,139777,113700,142477"
st "ctrl"
ju 2
blo "113500,139777"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ctrl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 1
suid 6,0
)
)
)
*15 (CptPort
uid 250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,144625,117750,145375"
)
tg (CPTG
uid 252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 253,0
va (VaSet
font "Verdana,12,0"
)
xt "113200,144300,116000,145700"
st "res"
ju 2
blo "116000,145500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "res"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 4
suid 7,0
)
)
)
*16 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,138625,108000,139375"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 257,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,138300,112400,139700"
st "srcA"
blo "109000,139500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "srcA"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 2
suid 8,0
)
)
)
*17 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,147625,108000,148375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,147300,112400,148700"
st "srcB"
blo "109000,148500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "srcB"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 3
suid 9,0
)
)
)
*18 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117000,142625,117750,143375"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 265,0
va (VaSet
font "Verdana,12,0"
)
xt "112400,142300,116000,143700"
st "zero"
ju 2
blo "116000,143500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "zero"
t "std_ulogic"
o 5
suid 10,0
)
)
)
]
shape (Alu
uid 267,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,136000,117000,151000"
)
oxt "15000,9000,24000,24000"
ttg (MlTextGroup
uid 268,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 269,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "112500,149300,117500,150500"
st "HEIRV32"
blo "112500,150300"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 270,0
va (VaSet
font "Verdana,9,1"
)
xt "112500,150500,115200,151700"
st "ALU"
blo "112500,151500"
tm "CptNameMgr"
)
*21 (Text
uid 271,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "112500,151700,115900,152900"
st "U_alu"
blo "112500,152700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 272,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 273,0
text (MLText
uid 274,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "108000,154600,131500,156200"
st "g_datawidth = g_dataWidth    ( positive )  
g_tALU      = 120 ps         ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_datawidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_tALU"
type "time"
value "120 ps"
)
]
)
viewicon (ZoomableIcon
uid 275,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,149250,109750,150750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*22 (SaComponent
uid 348,0
optionalChildren [
*23 (CptPort
uid 276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,110625,82750,111375"
)
tg (CPTG
uid 278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 279,0
va (VaSet
font "Verdana,12,0"
)
xt "72400,110300,81000,111700"
st "ALUControl"
ju 2
blo "81000,111500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ALUControl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 8
suid 2,0
)
)
)
*24 (CptPort
uid 280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,114625,82750,115375"
)
tg (CPTG
uid 282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 283,0
va (VaSet
font "Verdana,12,0"
)
xt "75100,114300,81000,115700"
st "ALUSrcA"
ju 2
blo "81000,115500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ALUSrcA"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 9
suid 3,0
)
)
)
*25 (CptPort
uid 284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,112625,82750,113375"
)
tg (CPTG
uid 286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 287,0
va (VaSet
font "Verdana,12,0"
)
xt "75100,112300,81000,113700"
st "ALUSrcB"
ju 2
blo "81000,113500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ALUSrcB"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 10
suid 4,0
)
)
)
*26 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,116625,82750,117375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
font "Verdana,12,0"
)
xt "75800,116300,81000,117700"
st "immSrc"
ju 2
blo "81000,117500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "immSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 14
suid 5,0
)
)
)
*27 (CptPort
uid 292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,116625,65000,117375"
)
tg (CPTG
uid 294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 295,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,116300,68400,117700"
st "op"
blo "66000,117500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "op"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*28 (CptPort
uid 296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 297,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,113625,65000,114375"
)
tg (CPTG
uid 298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 299,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,113300,71500,114700"
st "IRWrite"
blo "66000,114500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "IRWrite"
t "std_ulogic"
o 11
suid 7,0
)
)
)
*29 (CptPort
uid 300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 301,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,111625,65000,112375"
)
tg (CPTG
uid 302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 303,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,111300,73200,112700"
st "memWrite"
blo "66000,112500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "memWrite"
t "std_ulogic"
o 15
suid 8,0
)
)
)
*30 (CptPort
uid 304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 305,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,107625,65000,108375"
)
tg (CPTG
uid 306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 307,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,107300,71900,108700"
st "PCWrite"
blo "66000,108500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PCWrite"
t "std_ulogic"
o 12
suid 9,0
)
)
)
*31 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,118625,82750,119375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
font "Verdana,12,0"
)
xt "74900,118300,81000,119700"
st "regwrite"
ju 2
blo "81000,119500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "regwrite"
t "std_ulogic"
o 16
suid 10,0
)
)
)
*32 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,108625,82750,109375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
font "Verdana,12,0"
)
xt "74700,108300,81000,109700"
st "resultSrc"
ju 2
blo "81000,109500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "resultSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 17
suid 11,0
)
)
)
*33 (CptPort
uid 316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 317,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,124000,73375,124750"
)
tg (CPTG
uid 318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "72300,119400,73700,123000"
st "zero"
blo "73500,123000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "zero"
t "std_ulogic"
o 7
suid 12,0
)
)
)
*34 (CptPort
uid 320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,118625,65000,119375"
)
tg (CPTG
uid 322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 323,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,118300,70700,119700"
st "funct3"
blo "66000,119500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "funct3"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 3
suid 13,0
)
)
)
*35 (CptPort
uid 324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,120625,65000,121375"
)
tg (CPTG
uid 326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 327,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,120300,70700,121700"
st "funct7"
blo "66000,121500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "funct7"
t "std_ulogic"
o 4
suid 14,0
)
)
)
*36 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,102250,69375,103000"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
font "Verdana,12,0"
)
xt "67550,103450,69950,104850"
st "clk"
ju 2
blo "69950,104650"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 15,0
)
)
)
*37 (CptPort
uid 332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 333,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71625,102250,72375,103000"
)
tg (CPTG
uid 334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 335,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "71300,104000,72700,106500"
st "rst"
ju 2
blo "72500,104000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 16,0
)
)
)
*38 (CptPort
uid 336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 337,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,109625,65000,110375"
)
tg (CPTG
uid 338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,109300,70800,110700"
st "adrSrc"
blo "66000,110500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "adrSrc"
t "std_uLogic"
o 13
suid 17,0
)
)
)
*39 (CptPort
uid 340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,102250,76375,103000"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "75300,104000,76700,106400"
st "en"
ju 2
blo "76500,104000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 18,0
)
)
)
*40 (CommentGraphic
uid 344,0
shape (PolyLine2D
pts [
"67000,103000"
"69000,107000"
]
uid 345,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "67000,103000,69000,107000"
)
oxt "4000,16000,6000,20000"
)
*41 (CommentGraphic
uid 346,0
shape (PolyLine2D
pts [
"69000,107000"
"71000,103000"
]
uid 347,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "69000,103000,71000,107000"
)
oxt "6000,16000,8000,20000"
)
]
shape (Rectangle
uid 349,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,103000,82000,124000"
fos 1
)
oxt "2000,16000,19000,37000"
ttg (MlTextGroup
uid 350,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 351,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "74600,122800,82200,124000"
st "HEIRV32_MC"
blo "74600,123800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 352,0
va (VaSet
font "Verdana,9,1"
)
xt "74600,124000,81400,125200"
st "controlUnit"
blo "74600,125000"
tm "CptNameMgr"
)
*44 (Text
uid 353,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "74600,125200,82700,126400"
st "U_controlUnit"
blo "74600,126200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 354,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 355,0
text (MLText
uid 356,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "77000,129200,100500,130000"
st "g_datawidth = g_dataWidth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_datawidth"
type "positive"
value "g_dataWidth"
)
]
)
viewicon (ZoomableIcon
uid 357,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,122250,66750,123750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 398,0
optionalChildren [
*46 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,153625,23000,154375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,153500,25800,154500"
st "adr"
blo "24000,154300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adr"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*47 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,148250,26375,149000"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
font "Verdana,8,0"
)
xt "25236,149600,26836,150600"
st "clk"
blo "25236,150400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*48 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,155625,44750,156375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
font "Verdana,8,0"
)
xt "40700,155500,43000,156500"
st "data"
ju 2
blo "43000,156300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "data"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 8
suid 3,0
)
)
)
*49 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,148250,31375,149000"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "30500,150000,31500,151500"
st "en"
ju 2
blo "31300,150000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*50 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,153625,44750,154375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
font "Verdana,8,0"
)
xt "37900,153500,43000,154500"
st "instruction"
ju 2
blo "43000,154300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "instruction"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 9
suid 5,0
)
)
)
*51 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,148250,39375,149000"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 381,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "38500,150000,39500,153100"
st "irWrite"
ju 2
blo "39300,150000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "irWrite"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*52 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35625,148250,36375,149000"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 385,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "35500,150000,36500,154700"
st "memWrite"
ju 2
blo "36300,150000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "memWrite"
t "std_ulogic"
o 5
suid 7,0
)
)
)
*53 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 387,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,148250,29375,149000"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 389,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "28500,150000,29500,152500"
st "reset"
ju 2
blo "29300,150000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*54 (CptPort
uid 390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,155625,23000,156375"
)
tg (CPTG
uid 392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 393,0
va (VaSet
font "Verdana,8,0"
)
xt "24000,155500,28400,156500"
st "writeData"
blo "24000,156300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeData"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 7
suid 9,0
)
)
)
*55 (CommentGraphic
uid 394,0
shape (PolyLine2D
pts [
"24000,149000"
"26000,152000"
]
uid 395,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "24000,149000,26000,152000"
)
oxt "-3000,19000,-1000,22000"
)
*56 (CommentGraphic
uid 396,0
shape (PolyLine2D
pts [
"28000,149000"
"26000,152000"
]
uid 397,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "26000,149000,28000,152000"
)
oxt "-1000,19000,1000,22000"
)
]
shape (Rectangle
uid 399,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,149000,44000,158000"
fos 1
)
oxt "-4000,19000,17000,28000"
ttg (MlTextGroup
uid 400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 401,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24600,157300,32200,158500"
st "HEIRV32_MC"
blo "24600,158300"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 402,0
va (VaSet
font "Verdana,9,1"
)
xt "24600,158500,38400,159700"
st "instructionDataManager"
blo "24600,159500"
tm "CptNameMgr"
)
*59 (Text
uid 403,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24600,159700,36000,160900"
st "U_instrDataManager"
blo "24600,160700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 405,0
text (MLText
uid 406,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,163200,47500,165600"
st "g_addrWidth   = 10               ( positive )  
g_dataWidth   = g_dataWidth      ( positive )  
g_programFile = g_programFile    ( string   )  "
)
header ""
)
elements [
(GiElement
name "g_addrWidth"
type "positive"
value "10"
)
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_programFile"
type "string"
value "g_programFile"
)
]
)
viewicon (ZoomableIcon
uid 407,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,156250,24750,157750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 492,0
optionalChildren [
*61 (CptPort
uid 476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,164625,82750,165375"
)
tg (CPTG
uid 478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 479,0
va (VaSet
font "Verdana,12,0"
)
xt "74200,164300,81000,165700"
st "extended"
ju 2
blo "81000,165500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "extended"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*62 (CptPort
uid 480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,164625,67000,165375"
)
tg (CPTG
uid 482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 483,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,164300,72000,165700"
st "input"
blo "68000,165500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic_vector"
b "(31 DOWNTO 7)"
o 1
suid 2,0
)
)
)
*63 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,160250,75375,161000"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 487,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "74300,162000,75700,164600"
st "src"
ju 2
blo "75500,162000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "src"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*64 (CommentGraphic
uid 488,0
shape (CustomPolygon
pts [
"67000,164000"
"82000,164000"
"82000,167000"
"67000,167000"
"67000,164000"
]
uid 489,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,164000,82000,167000"
)
oxt "16000,13000,31000,16000"
)
*65 (CommentGraphic
uid 490,0
shape (CustomPolygon
pts [
"67001,167000"
"67001,164000"
"81999,161000"
"81999,167000"
"67001,167000"
]
uid 491,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "26368,26368,26368"
)
xt "67001,161000,81999,167000"
)
oxt "16001,10000,30999,16000"
)
]
shape (Rectangle
uid 493,0
va (VaSet
vasetType 1
transparent 1
lineColor "26368,26368,26368"
lineStyle 2
)
xt "67000,161000,82000,167000"
fos 1
)
oxt "16000,10000,31000,16000"
ttg (MlTextGroup
uid 494,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 495,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "71500,166300,76500,167500"
st "HEIRV32"
blo "71500,167300"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 496,0
va (VaSet
font "Verdana,9,1"
)
xt "71500,167500,75600,168700"
st "extend"
blo "71500,168500"
tm "CptNameMgr"
)
*68 (Text
uid 497,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "71500,168700,76900,169900"
st "U_extend"
blo "71500,169700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 498,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 499,0
text (MLText
uid 500,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "67000,172400,90500,174000"
st "g_dataWidth = g_dataWidth    ( positive )  
g_tExt      = 35 ps          ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_tExt"
type "time"
value "35 ps"
)
]
)
viewicon (ZoomableIcon
uid 501,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,165250,68750,166750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*69 (SaComponent
uid 588,0
optionalChildren [
*70 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,133250,69375,134000"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
font "Verdana,12,0"
)
xt "67424,134345,69824,135745"
st "clk"
ju 2
blo "69824,135545"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 1,0
)
)
)
*71 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,138625,66000,139375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,138300,71500,139700"
st "addr1"
blo "67000,139500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr1"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*72 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,145625,66000,146375"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,145300,74000,146700"
st "writeData"
blo "67000,146500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeData"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 4
suid 3,0
)
)
)
*73 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,138625,83750,139375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
font "Verdana,12,0"
)
xt "78700,138300,82000,139700"
st "RD1"
ju 2
blo "82000,139500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RD1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 8
suid 4,0
)
)
)
*74 (CptPort
uid 552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,144625,83750,145375"
)
tg (CPTG
uid 554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
font "Verdana,12,0"
)
xt "78700,144300,82000,145700"
st "RD2"
ju 2
blo "82000,145500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RD2"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 9
suid 5,0
)
)
)
*75 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,133250,76375,134000"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 559,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "75300,135000,76700,144900"
st "writeEnable3"
ju 2
blo "76500,135000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnable3"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*76 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71625,133250,72375,134000"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 563,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "71300,135000,72700,137500"
st "rst"
ju 2
blo "72500,135000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*77 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,140625,66000,141375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,140300,71500,141700"
st "addr2"
blo "67000,141500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr2"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 2
suid 8,0
)
)
)
*78 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,142625,66000,143375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,142300,71500,143700"
st "addr3"
blo "67000,143500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr3"
t "std_ulogic_vector"
b "(4 DOWNTO 0)"
o 3
suid 9,0
)
)
)
*79 (CptPort
uid 572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 573,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,133250,74375,134000"
)
tg (CPTG
uid 574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 575,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "73300,135000,74700,137400"
st "en"
ju 2
blo "74500,135000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 10
suid 10,0
)
)
)
*80 (CptPort
uid 576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 577,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,148000,76375,148750"
)
tg (CPTG
uid 578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 579,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "75300,143400,76700,147000"
st "btns"
blo "76500,147000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(g_btnsNb-1 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*81 (CptPort
uid 580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 581,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77625,148000,78375,148750"
)
tg (CPTG
uid 582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 583,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "77300,143600,78700,147000"
st "leds"
blo "78500,147000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*82 (CommentGraphic
uid 584,0
shape (PolyLine2D
pts [
"67000,134000"
"69000,137000"
]
uid 585,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "67000,134000,69000,137000"
)
oxt "17000,21000,19000,24000"
)
*83 (CommentGraphic
uid 586,0
shape (PolyLine2D
pts [
"69000,137000"
"71000,134000"
]
uid 587,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "69000,134000,71000,137000"
)
oxt "19000,21000,21000,24000"
)
]
shape (Rectangle
uid 589,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,134000,83000,148000"
fos 1
)
oxt "16000,21000,33000,35000"
ttg (MlTextGroup
uid 590,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 591,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "66050,147300,71050,148500"
st "HEIRV32"
blo "66050,148300"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 592,0
va (VaSet
font "Verdana,9,1"
)
xt "66050,148500,72950,149700"
st "registerFile"
blo "66050,149500"
tm "CptNameMgr"
)
*86 (Text
uid 593,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "66050,149700,71350,150900"
st "U_regFile"
blo "66050,150700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 594,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 595,0
text (MLText
uid 596,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "67000,153000,90500,157000"
st "g_dataWidth = g_dataWidth    ( positive )  
g_btnsNb    = g_btnsNb       ( positive )  
g_tRfRd     = 100 ps         ( time     )  
g_tRfWr     = 60 ps          ( time     )  
g_tSetup    = 50 ps          ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_btnsNb"
type "positive"
value "g_btnsNb"
)
(GiElement
name "g_tRfRd"
type "time"
value "100 ps"
)
(GiElement
name "g_tRfWr"
type "time"
value "60 ps"
)
(GiElement
name "g_tSetup"
type "time"
value "50 ps"
)
]
)
viewicon (ZoomableIcon
uid 597,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,146250,67750,147750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*87 (HdlText
uid 606,0
optionalChildren [
*88 (EmbeddedText
uid 612,0
commentText (CommentText
uid 613,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 614,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,2000,120000,31000"
)
oxt "0,0,18000,5000"
text (MLText
uid 615,0
va (VaSet
)
xt "90200,2200,118100,31000"
st "
-- This block handles debug leds
dbg_sync: process(rst, clk)
begin
  if rst = '1' then
    dbg_leds <= (others => '0');
  elsif rising_edge(clk) then
	dbg_leds <= (others => '0');
	-- Example of use:
    ---- Shows address on first 8 leds
    --dbg_leds(7 downto 0) <= 
    --  -- no need to read LSBs since does +4 each time
    --  std_ulogic_vector(adr(9 downto 2));
    -- Show instruction (7 downto 0) on next 8 leds
    --dbg_leds(15 downto 8) <= 
    --  std_ulogic_vector(instruction(7 downto 0));
    ---- 16 last leds are off
    --dbg_leds(31 downto 16) <= 
    --  (others => '0');
  end if;
end process dbg_sync;




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 29000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 607,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,1000,120000,35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 609,0
va (VaSet
font "Verdana,9,1"
)
xt "120800,1800,123200,3000"
st "eb3"
blo "120800,2800"
tm "HdlTextNameMgr"
)
*90 (Text
uid 610,0
va (VaSet
font "Verdana,9,1"
)
xt "120800,3000,122000,4200"
st "3"
blo "120800,4000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 611,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,33250,91750,34750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*91 (HdlText
uid 790,0
optionalChildren [
*92 (EmbeddedText
uid 796,0
commentText (CommentText
uid 797,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 798,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-3000,42000,31000,45000"
)
oxt "0,0,18000,5000"
text (MLText
uid 799,0
va (VaSet
)
xt "-2800,42200,31200,44600"
st "
mux_zeros <= (others => '0');
mux_four <= std_ulogic_vector(to_unsigned(4, g_dataWidth));
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 34000
)
)
)
]
shape (Rectangle
uid 791,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-3000,41000,31000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 792,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 793,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "4800,46800,7200,48000"
st "eb2"
blo "4800,47800"
tm "HdlTextNameMgr"
)
*94 (Text
uid 794,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "4800,48000,6000,49200"
st "2"
blo "4800,49000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 795,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-2750,45250,-1250,46750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*95 (Net
uid 820,0
lang 11
decl (Decl
n "mux_zeros"
t "std_ulogic_vector"
b "(g_dataWidth-1 downto 0)"
o 8
suid 10,0
)
declText (MLText
uid 821,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27600,54500,28400"
st "SIGNAL mux_zeros  : std_ulogic_vector(g_dataWidth-1 downto 0)
"
)
)
*96 (Net
uid 822,0
lang 11
decl (Decl
n "mux_four"
t "std_ulogic_vector"
b "(g_dataWidth-1 downto 0)"
o 7
suid 11,0
)
declText (MLText
uid 823,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26800,54500,27600"
st "SIGNAL mux_four   : std_ulogic_vector(g_dataWidth-1 downto 0)
"
)
)
*97 (Net
uid 979,0
lang 11
decl (Decl
n "dbus0"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 12,0
)
declText (MLText
uid 980,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21200,49000,22000"
st "SIGNAL dbus0      : std_ulogic_vector(15 DOWNTO 0)
"
)
)
*98 (Net
uid 1043,0
lang 11
decl (Decl
n "instr"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 11
suid 17,0
)
declText (MLText
uid 1044,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22800,54500,23600"
st "SIGNAL instr      : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*99 (Net
uid 1073,0
lang 11
decl (Decl
n "immSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 12
suid 19,0
)
declText (MLText
uid 1074,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22000,48500,22800"
st "SIGNAL immSrc     : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*100 (Net
uid 1107,0
lang 11
decl (Decl
n "regwrite"
t "std_ulogic"
o 13
suid 21,0
)
declText (MLText
uid 1108,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29200,38500,30000"
st "SIGNAL regwrite   : std_ulogic
"
)
)
*101 (Net
uid 1197,0
lang 11
decl (Decl
n "ALUControl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 14
suid 24,0
)
declText (MLText
uid 1198,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,48500,10000"
st "SIGNAL ALUControl : std_ulogic_vector(2 DOWNTO 0)
"
)
)
*102 (Net
uid 1213,0
lang 11
decl (Decl
n "zero"
t "std_ulogic"
o 15
suid 25,0
)
declText (MLText
uid 1214,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32400,38500,33200"
st "SIGNAL zero       : std_ulogic
"
)
)
*103 (Net
uid 1237,0
lang 11
decl (Decl
n "ALUResult"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 16
suid 27,0
)
declText (MLText
uid 1238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,54500,12400"
st "SIGNAL ALUResult  : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*104 (Net
uid 1245,0
lang 11
decl (Decl
n "ImmExt"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 17
suid 29,0
)
declText (MLText
uid 1246,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,54500,15600"
st "SIGNAL ImmExt     : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*105 (Net
uid 1253,0
lang 11
decl (Decl
n "rs1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 18
suid 31,0
)
declText (MLText
uid 1254,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30800,54500,31600"
st "SIGNAL rs1        : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*106 (Net
uid 1263,0
lang 11
decl (Decl
n "rs2"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 19
suid 33,0
)
declText (MLText
uid 1264,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31600,54500,32400"
st "SIGNAL rs2        : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*107 (Net
uid 1353,0
lang 11
decl (Decl
n "ALUOut"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 20
suid 35,0
)
declText (MLText
uid 1354,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,54500,10800"
st "SIGNAL ALUOut     : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*108 (SaComponent
uid 1359,0
optionalChildren [
*109 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3625,39000,4375,39750"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
isHidden 1
)
xt "5000,38000,9400,39200"
st "logic_1"
blo "5000,39000"
)
s (Text
uid 1369,0
va (VaSet
)
xt "5000,39200,5000,39200"
blo "5000,39200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 1360,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "1000,33000,6000,39000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 1362,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "910,36700,4010,37700"
st "gates"
blo "910,37500"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 1363,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "910,37700,4410,38700"
st "logic1"
blo "910,38500"
tm "CptNameMgr"
)
*112 (Text
uid 1364,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "910,37700,3410,38700"
st "U_2"
blo "910,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1366,0
text (MLText
uid 1367,0
va (VaSet
font "Verdana,8,0"
)
xt "1000,41600,1000,41600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1368,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,37250,2750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*113 (Net
uid 1370,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 21
suid 36,0
)
declText (MLText
uid 1371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23600,38500,24400"
st "SIGNAL logic_1    : std_uLogic
"
)
)
*114 (Net
uid 1444,0
lang 11
decl (Decl
n "PC"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 10
suid 40,0
)
declText (MLText
uid 1445,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15600,50000,16400"
st "SIGNAL PC         : unsigned(g_dataWidth-1 DOWNTO 0)
"
)
)
*115 (Net
uid 1456,0
decl (Decl
n "adrSrc"
t "std_uLogic"
o 23
suid 41,0
)
declText (MLText
uid 1457,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19600,38500,20400"
st "SIGNAL adrSrc     : std_uLogic
"
)
)
*116 (SaComponent
uid 1488,0
optionalChildren [
*117 (CptPort
uid 1472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1473,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11250,150625,12000,151375"
)
tg (CPTG
uid 1474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1475,0
va (VaSet
)
xt "12000,150500,14300,151700"
st "in0"
blo "12000,151500"
)
s (Text
uid 1498,0
va (VaSet
)
xt "12000,151700,12000,151700"
blo "12000,151700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*118 (CptPort
uid 1476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1477,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "18000,153625,18750,154375"
)
tg (CPTG
uid 1478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1479,0
va (VaSet
)
xt "13300,153400,18000,154600"
st "muxOut"
ju 2
blo "18000,154400"
)
s (Text
uid 1499,0
va (VaSet
)
xt "18000,154600,18000,154600"
ju 2
blo "18000,154600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*119 (CptPort
uid 1480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1481,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14625,159333,15375,160083"
)
tg (CPTG
uid 1482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1483,0
ro 270
va (VaSet
)
xt "14500,156800,15700,159000"
st "sel"
blo "15500,159000"
)
s (Text
uid 1500,0
ro 270
va (VaSet
)
xt "15700,159000,15700,159000"
blo "15700,159000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*120 (CptPort
uid 1484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1485,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "11250,156625,12000,157375"
)
tg (CPTG
uid 1486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1487,0
va (VaSet
)
xt "12000,156500,14300,157700"
st "in1"
blo "12000,157500"
)
s (Text
uid 1501,0
va (VaSet
)
xt "12000,157700,12000,157700"
blo "12000,157700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Mux
uid 1489,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,146000,18000,162000"
)
showPorts 0
oxt "38000,2000,44000,18000"
ttg (MlTextGroup
uid 1490,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 1491,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "16600,157700,19700,158700"
st "gates"
blo "16600,158500"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 1492,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "16600,158700,26300,159700"
st "mux2to1Unsigned"
blo "16600,159500"
tm "CptNameMgr"
)
*123 (Text
uid 1493,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "16600,158700,19100,159700"
st "U_4"
blo "16600,159500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1494,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1495,0
text (MLText
uid 1496,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "17000,160800,33500,162800"
st "dataBitNb = 32           ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1497,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,160250,13750,161750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*124 (Net
uid 1623,0
lang 11
decl (Decl
n "PCWrite"
t "std_ulogic"
o 24
suid 42,0
)
declText (MLText
uid 1624,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16400,38500,17200"
st "SIGNAL PCWrite    : std_ulogic
"
)
)
*125 (Net
uid 1639,0
lang 11
decl (Decl
n "resultSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 25
suid 43,0
)
declText (MLText
uid 1640,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30000,48500,30800"
st "SIGNAL resultSrc  : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*126 (Net
uid 1697,0
lang 11
decl (Decl
n "ALUOut2"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 20
suid 45,0
)
declText (MLText
uid 1698,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,54500,11600"
st "SIGNAL ALUOut2    : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*127 (Net
uid 1699,0
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 27
suid 46,0
)
declText (MLText
uid 1700,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20400,54500,21200"
st "SIGNAL data       : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*128 (Net
uid 1727,0
lang 11
decl (Decl
n "ALUSrcB"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 28
suid 48,0
)
declText (MLText
uid 1728,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,48500,14000"
st "SIGNAL ALUSrcB    : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*129 (Net
uid 1735,0
lang 11
decl (Decl
n "ALUSrcA"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 29
suid 49,0
)
declText (MLText
uid 1736,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,48500,13200"
st "SIGNAL ALUSrcA    : std_ulogic_vector(1 DOWNTO 0)
"
)
)
*130 (Net
uid 1837,0
decl (Decl
n "muxOut"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 30
suid 51,0
)
declText (MLText
uid 1838,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25200,54500,26000"
st "SIGNAL muxOut     : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*131 (Net
uid 1843,0
decl (Decl
n "muxOut1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 31
suid 52,0
)
declText (MLText
uid 1844,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26000,54500,26800"
st "SIGNAL muxOut1    : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*132 (Net
uid 1881,0
lang 11
decl (Decl
n "memWrite"
t "std_ulogic"
o 32
suid 56,0
)
declText (MLText
uid 1882,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24400,38500,25200"
st "SIGNAL memWrite   : std_ulogic
"
)
)
*133 (Net
uid 1897,0
lang 11
decl (Decl
n "IRWrite"
t "std_ulogic"
o 33
suid 58,0
)
declText (MLText
uid 1898,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,38500,14800"
st "SIGNAL IRWrite    : std_ulogic
"
)
)
*134 (SaComponent
uid 1997,0
optionalChildren [
*135 (CptPort
uid 1973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1974,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1625,147250,2375,148000"
)
tg (CPTG
uid 1975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1976,0
va (VaSet
font "Verdana,8,0"
)
xt "1184,148000,2784,149000"
st "clk"
blo "1184,148800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 3
suid 1,0
)
)
)
*136 (CptPort
uid 1977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,150625,4750,151375"
)
tg (CPTG
uid 1979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1980,0
va (VaSet
font "Verdana,8,0"
)
xt "1436,150454,3736,151454"
st "out1"
ju 2
blo "3736,151254"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "unsigned"
b "(g_bitNb - 1 DOWNTO 0)"
o 7
suid 2,0
)
)
)
*137 (CptPort
uid 1981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,150625,0,151375"
)
tg (CPTG
uid 1983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1984,0
va (VaSet
font "Verdana,8,0"
)
xt "310,150500,2010,151500"
st "in1"
blo "310,151300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "unsigned"
b "(g_bitNb - 1 DOWNTO 0)"
o 6
suid 3,0
)
)
)
*138 (CptPort
uid 1985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1986,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1625,155000,2375,155750"
)
tg (CPTG
uid 1987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1988,0
va (VaSet
font "Verdana,8,0"
)
xt "1414,154000,2914,155000"
st "en"
blo "1414,154800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*139 (CptPort
uid 1989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-750,152625,0,153375"
)
tg (CPTG
uid 1991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1992,0
va (VaSet
font "Verdana,8,0"
)
xt "264,152500,1764,153500"
st "rst"
blo "264,153300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*140 (CommentGraphic
uid 1993,0
shape (PolyLine2D
pts [
"0,148000"
"2000,150000"
]
uid 1994,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "0,148000,2000,150000"
)
oxt "22000,13000,24000,15000"
)
*141 (CommentGraphic
uid 1995,0
shape (PolyLine2D
pts [
"2000,150000"
"4000,148000"
]
uid 1996,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "2000,148000,4000,150000"
)
oxt "24000,13000,26000,15000"
)
]
shape (Rectangle
uid 1998,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,148000,4000,155000"
fos 1
)
oxt "22000,13000,26000,20000"
ttg (MlTextGroup
uid 1999,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 2000,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-2400,156800,2200,157800"
st "HEIRV32"
blo "-2400,157600"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 2001,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-2400,157800,9500,158800"
st "bufferUnsignedEnable"
blo "-2400,158600"
tm "CptNameMgr"
)
*144 (Text
uid 2002,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-2400,157800,100,158800"
st "U_7"
blo "-2400,158600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2003,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2004,0
text (MLText
uid 2005,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-2000,158600,16000,160200"
st "g_bitNb = 32       ( positive )  
g_tPC   = 40 ps    ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_bitNb"
type "positive"
value "32"
)
(GiElement
name "g_tPC"
type "time"
value "40 ps"
)
]
)
viewicon (ZoomableIcon
uid 2006,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,153250,1750,154750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*145 (Net
uid 2255,0
decl (Decl
n "PC_OLD"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 34
suid 61,0
)
declText (MLText
uid 2256,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17200,54500,18000"
st "SIGNAL PC_OLD     : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*146 (SaComponent
uid 2632,0
optionalChildren [
*147 (CptPort
uid 2608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2609,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148625,157667,149375,158417"
)
tg (CPTG
uid 2610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2611,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "148500,155566,149500,157166"
st "sel"
blo "149300,157166"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
suid 1,0
)
)
)
*148 (CptPort
uid 2612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,156625,145000,157375"
)
tg (CPTG
uid 2614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2615,0
va (VaSet
font "Verdana,8,0"
)
xt "145000,156500,146700,157500"
st "in4"
blo "145000,157300"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 23
suid 2,0
)
)
)
*149 (CptPort
uid 2616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,148625,145000,149375"
)
tg (CPTG
uid 2618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2619,0
va (VaSet
font "Verdana,8,0"
)
xt "145000,148500,146700,149500"
st "in2"
blo "145000,149300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in2"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 13
suid 3,0
)
)
)
*150 (CptPort
uid 2620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,144625,145000,145375"
)
tg (CPTG
uid 2622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2623,0
va (VaSet
font "Verdana,8,0"
)
xt "145000,144500,146700,145500"
st "in1"
blo "145000,145300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 7
suid 4,0
)
)
)
*151 (CptPort
uid 2624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144250,152625,145000,153375"
)
tg (CPTG
uid 2626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2627,0
va (VaSet
font "Verdana,8,0"
)
xt "145000,152500,146700,153500"
st "in3"
blo "145000,153300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in3"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 21
suid 5,0
)
)
)
*152 (CptPort
uid 2628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,150625,153750,151375"
)
tg (CPTG
uid 2630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2631,0
va (VaSet
font "Verdana,8,0"
)
xt "150325,150189,152625,151189"
st "out1"
ju 2
blo "152625,150989"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 25
suid 6,0
)
)
)
]
shape (Mux
uid 2633,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "145000,141000,153000,161000"
)
oxt "20000,14000,24000,24000"
ttg (MlTextGroup
uid 2634,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 2635,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "143000,152800,148000,154000"
st "HEIRV32"
blo "143000,153800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 2636,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "143000,154000,153000,155200"
st "mux4To1ULogVec"
blo "143000,155000"
tm "CptNameMgr"
)
*155 (Text
uid 2637,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "143000,154000,145500,155200"
st "U_0"
blo "143000,155000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2638,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2639,0
text (MLText
uid 2640,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "143000,155600,163000,157200"
st "g_dataWidth = 32       ( positive )  
g_tMux      = 30 ps    ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
)
viewicon (ZoomableIcon
uid 2641,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "145250,159250,146750,160750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*156 (SaComponent
uid 2642,0
optionalChildren [
*157 (CptPort
uid 2652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2653,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,139667,99375,140417"
)
tg (CPTG
uid 2654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2655,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "98500,137566,99500,139166"
st "sel"
blo "99300,139166"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
)
)
)
*158 (CptPort
uid 2656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,138625,95000,139375"
)
tg (CPTG
uid 2658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2659,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,138500,96700,139500"
st "in4"
blo "95000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 23
)
)
)
*159 (CptPort
uid 2660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,130625,95000,131375"
)
tg (CPTG
uid 2662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2663,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,130500,96700,131500"
st "in2"
blo "95000,131300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in2"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 13
)
)
)
*160 (CptPort
uid 2664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,126625,95000,127375"
)
tg (CPTG
uid 2666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2667,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,126500,96700,127500"
st "in1"
blo "95000,127300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 7
)
)
)
*161 (CptPort
uid 2668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,134625,95000,135375"
)
tg (CPTG
uid 2670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2671,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,134500,96700,135500"
st "in3"
blo "95000,135300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in3"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 21
)
)
)
*162 (CptPort
uid 2672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,132625,103750,133375"
)
tg (CPTG
uid 2674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2675,0
va (VaSet
font "Verdana,8,0"
)
xt "100325,132189,102625,133189"
st "out1"
ju 2
blo "102625,132989"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 25
)
)
)
]
shape (Mux
uid 2643,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,123000,103000,143000"
)
oxt "20000,14000,24000,24000"
ttg (MlTextGroup
uid 2644,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 2645,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "93000,134800,98000,136000"
st "HEIRV32"
blo "93000,135800"
tm "BdLibraryNameMgr"
)
*164 (Text
uid 2646,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "93000,136000,103000,137200"
st "mux4To1ULogVec"
blo "93000,137000"
tm "CptNameMgr"
)
*165 (Text
uid 2647,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "93000,136000,95500,137200"
st "U_1"
blo "93000,137000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2648,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2649,0
text (MLText
uid 2650,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "93000,137600,113000,139200"
st "g_dataWidth = 32       ( positive )  
g_tMux      = 30 ps    ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
)
viewicon (ZoomableIcon
uid 2651,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,141250,96750,142750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*166 (SaComponent
uid 2676,0
optionalChildren [
*167 (CptPort
uid 2686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2687,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,164667,100375,165417"
)
tg (CPTG
uid 2688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2689,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "99500,162566,100500,164166"
st "sel"
blo "100300,164166"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
)
)
)
*168 (CptPort
uid 2690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,163625,96000,164375"
)
tg (CPTG
uid 2692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2693,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,163500,97700,164500"
st "in4"
blo "96000,164300"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 23
)
)
)
*169 (CptPort
uid 2694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,155625,96000,156375"
)
tg (CPTG
uid 2696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2697,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,155500,97700,156500"
st "in2"
blo "96000,156300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in2"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 13
)
)
)
*170 (CptPort
uid 2698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,151625,96000,152375"
)
tg (CPTG
uid 2700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2701,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,151500,97700,152500"
st "in1"
blo "96000,152300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 7
)
)
)
*171 (CptPort
uid 2702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,159625,96000,160375"
)
tg (CPTG
uid 2704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2705,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,159500,97700,160500"
st "in3"
blo "96000,160300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in3"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 21
)
)
)
*172 (CptPort
uid 2706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,157625,104750,158375"
)
tg (CPTG
uid 2708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2709,0
va (VaSet
font "Verdana,8,0"
)
xt "101325,157189,103625,158189"
st "out1"
ju 2
blo "103625,157989"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 25
)
)
)
]
shape (Mux
uid 2677,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,148000,104000,168000"
)
oxt "20000,14000,24000,24000"
ttg (MlTextGroup
uid 2678,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 2679,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "94000,159800,99000,161000"
st "HEIRV32"
blo "94000,160800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 2680,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "94000,161000,104000,162200"
st "mux4To1ULogVec"
blo "94000,162000"
tm "CptNameMgr"
)
*175 (Text
uid 2681,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "94000,161000,96500,162200"
st "U_3"
blo "94000,162000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2682,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2683,0
text (MLText
uid 2684,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "94000,162600,114000,164200"
st "g_dataWidth = 32       ( positive )  
g_tMux      = 30 ps    ( time     )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
(GiElement
name "g_tMux"
type "time"
value "30 ps"
)
]
)
viewicon (ZoomableIcon
uid 2685,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "96250,166250,97750,167750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*176 (SaComponent
uid 2718,0
optionalChildren [
*177 (CptPort
uid 2710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2711,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,183625,20750,184375"
)
tg (CPTG
uid 2712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2713,0
va (VaSet
isHidden 1
)
xt "55750,183700,58050,184900"
st "in1"
ju 2
blo "58050,184700"
)
s (Text
uid 2728,0
va (VaSet
isHidden 1
)
xt "58050,184900,58050,184900"
ju 2
blo "58050,184900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*178 (CptPort
uid 2714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2715,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "14250,183625,15000,184375"
)
tg (CPTG
uid 2716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2717,0
va (VaSet
isHidden 1
)
xt "46250,183700,49250,184900"
st "out1"
blo "46250,184700"
)
s (Text
uid 2729,0
va (VaSet
isHidden 1
)
xt "46250,184900,46250,184900"
blo "46250,184900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2719,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,181000,20000,187000"
)
showPorts 0
oxt "36000,15000,41000,21000"
ttg (MlTextGroup
uid 2720,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 2721,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "49310,197600,52410,198600"
st "gates"
blo "49310,198400"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 2722,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "49310,198800,59510,199800"
st "transUlogUnsigned"
blo "49310,199600"
tm "CptNameMgr"
)
*181 (Text
uid 2723,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "49310,198600,51810,199600"
st "U_5"
blo "49310,199400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2724,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2725,0
text (MLText
uid 2726,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "15000,188600,31500,190600"
st "delay     = gateDelay    ( time     )  
dataBitNb = 32           ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 2727,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,185250,16750,186750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*182 (Net
uid 2730,0
decl (Decl
n "out1"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 35
suid 62,0
)
declText (MLText
uid 2731,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28400,50000,29200"
st "SIGNAL out1       : unsigned(g_dataWidth-1 DOWNTO 0)
"
)
)
*183 (Net
uid 2744,0
lang 11
decl (Decl
n "PC_ULOG"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 10
suid 63,0
)
declText (MLText
uid 2745,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18000,54500,18800"
st "SIGNAL PC_ULOG    : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)
"
)
)
*184 (SaComponent
uid 2754,0
optionalChildren [
*185 (CptPort
uid 2746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2747,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9625,143000,10375,143750"
)
tg (CPTG
uid 2748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2749,0
ro 270
va (VaSet
isHidden 1
)
xt "9700,140700,10900,143000"
st "in1"
blo "10700,143000"
)
s (Text
uid 2764,0
ro 270
va (VaSet
isHidden 1
)
xt "10900,143000,10900,143000"
blo "10900,143000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*186 (CptPort
uid 2750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2751,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9625,137250,10375,138000"
)
tg (CPTG
uid 2752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2753,0
ro 270
va (VaSet
isHidden 1
)
xt "9700,138000,10900,141000"
st "out1"
ju 2
blo "10700,138000"
)
s (Text
uid 2765,0
ro 270
va (VaSet
isHidden 1
)
xt "10900,138000,10900,138000"
ju 2
blo "10900,138000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2755,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,138000,13000,143000"
)
showPorts 0
oxt "36000,15000,41000,21000"
ttg (MlTextGroup
uid 2756,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
uid 2757,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "41810,154100,44910,155100"
st "gates"
blo "41810,154900"
tm "BdLibraryNameMgr"
)
*188 (Text
uid 2758,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "41810,155300,52010,156300"
st "transUnsignedUlog"
blo "41810,156100"
tm "CptNameMgr"
)
*189 (Text
uid 2759,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "41810,155100,44310,156100"
st "U_6"
blo "41810,155900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2760,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2761,0
text (MLText
uid 2762,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "7500,145100,24000,147100"
st "delay     = gateDelay    ( time     )  
dataBitNb = 32           ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "dataBitNb"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 2763,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,141250,8750,142750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*190 (SaComponent
uid 2832,0
optionalChildren [
*191 (CptPort
uid 2808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,132625,43000,133375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2811,0
va (VaSet
font "Verdana,8,0"
)
xt "43236,132500,44736,133500"
st "rst"
blo "43236,133300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*192 (CptPort
uid 2812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2813,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,135000,45375,135750"
)
tg (CPTG
uid 2814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2815,0
va (VaSet
font "Verdana,8,0"
)
xt "44342,133579,45842,134579"
st "en"
blo "44342,134379"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_uLogic"
o 2
suid 4,0
)
)
)
*193 (CptPort
uid 2816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2817,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,127250,45375,128000"
)
tg (CPTG
uid 2818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2819,0
va (VaSet
font "Verdana,8,0"
)
xt "44108,128148,45708,129148"
st "clk"
ju 2
blo "45708,128948"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*194 (CptPort
uid 2820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,130625,43000,131375"
)
tg (CPTG
uid 2822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2823,0
va (VaSet
font "Verdana,8,0"
)
xt "43177,130530,44877,131530"
st "in1"
blo "43177,131330"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*195 (CptPort
uid 2824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,130625,47750,131375"
)
tg (CPTG
uid 2826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2827,0
va (VaSet
font "Verdana,8,0"
)
xt "44612,130500,46912,131500"
st "out1"
ju 2
blo "46912,131300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*196 (CommentGraphic
uid 2828,0
shape (PolyLine2D
pts [
"45000,130000"
"47000,128000"
]
uid 2829,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "45000,128000,47000,130000"
)
oxt "15000,20000,17000,22000"
)
*197 (CommentGraphic
uid 2830,0
shape (PolyLine2D
pts [
"43000,128000"
"45000,130000"
]
uid 2831,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "43000,128000,45000,130000"
)
oxt "13000,20000,15000,22000"
)
]
shape (Rectangle
uid 2833,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,128000,47000,135000"
fos 1
)
oxt "13000,20000,17000,27000"
ttg (MlTextGroup
uid 2834,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 2835,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "47050,137300,52050,138500"
st "HEIRV32"
blo "47050,138300"
tm "BdLibraryNameMgr"
)
*199 (Text
uid 2836,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "47050,138500,58950,139700"
st "bufferStdULogEnable"
blo "47050,139500"
tm "CptNameMgr"
)
*200 (Text
uid 2837,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "47050,138500,49550,139700"
st "U_8"
blo "47050,139500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2838,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2839,0
text (MLText
uid 2840,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "47000,141200,65500,142000"
st "g_dataWidth = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 2841,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,133250,44750,134750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*201 (SaComponent
uid 2842,0
optionalChildren [
*202 (CptPort
uid 2852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126250,146625,127000,147375"
)
tg (CPTG
uid 2854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2855,0
va (VaSet
font "Verdana,8,0"
)
xt "127236,146500,128736,147500"
st "rst"
blo "127236,147300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
)
)
)
*203 (CptPort
uid 2856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2857,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128625,149000,129375,149750"
)
tg (CPTG
uid 2858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2859,0
va (VaSet
font "Verdana,8,0"
)
xt "128342,147579,129842,148579"
st "en"
blo "128342,148379"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_uLogic"
o 2
)
)
)
*204 (CptPort
uid 2860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2861,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128625,141250,129375,142000"
)
tg (CPTG
uid 2862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2863,0
va (VaSet
font "Verdana,8,0"
)
xt "128108,142148,129708,143148"
st "clk"
ju 2
blo "129708,142948"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*205 (CptPort
uid 2864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126250,144625,127000,145375"
)
tg (CPTG
uid 2866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2867,0
va (VaSet
font "Verdana,8,0"
)
xt "127177,144530,128877,145530"
st "in1"
blo "127177,145330"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "in1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 3
)
)
)
*206 (CptPort
uid 2868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,144625,131750,145375"
)
tg (CPTG
uid 2870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2871,0
va (VaSet
font "Verdana,8,0"
)
xt "128612,144500,130912,145500"
st "out1"
ju 2
blo "130912,145300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_dataWidth - 1 DOWNTO 0)"
o 5
)
)
)
*207 (CommentGraphic
uid 2872,0
shape (PolyLine2D
pts [
"129000,144000"
"131000,142000"
]
uid 2873,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "129000,142000,131000,144000"
)
oxt "15000,20000,17000,22000"
)
*208 (CommentGraphic
uid 2874,0
shape (PolyLine2D
pts [
"127000,142000"
"129000,144000"
]
uid 2875,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "127000,142000,129000,144000"
)
oxt "13000,20000,15000,22000"
)
]
shape (Rectangle
uid 2843,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,142000,131000,149000"
fos 1
)
oxt "13000,20000,17000,27000"
ttg (MlTextGroup
uid 2844,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 2845,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "131050,151300,136050,152500"
st "HEIRV32"
blo "131050,152300"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 2846,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "131050,152500,142950,153700"
st "bufferStdULogEnable"
blo "131050,153500"
tm "CptNameMgr"
)
*211 (Text
uid 2847,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "131050,152500,133550,153700"
st "U_9"
blo "131050,153500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2848,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2849,0
text (MLText
uid 2850,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "131000,155200,149500,156000"
st "g_dataWidth = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 2851,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "127250,147250,128750,148750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*212 (PortIoOut
uid 2876,0
shape (CompositeShape
uid 2877,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2878,0
sl 0
ro 270
xt "112500,48625,114000,49375"
)
(Line
uid 2879,0
sl 0
ro 270
xt "112000,49000,112500,49000"
pts [
"112000,49000"
"112500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2880,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2881,0
va (VaSet
)
xt "115000,48400,117700,49600"
st "test"
blo "115000,49400"
tm "WireNameMgr"
)
)
)
*213 (HdlText
uid 2882,0
optionalChildren [
*214 (EmbeddedText
uid 2898,0
commentText (CommentText
uid 2899,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2900,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "105000,55000,123000,60000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2901,0
va (VaSet
)
xt "105200,55200,122700,58800"
st "
test <= std_ulogic_vector(adr) & ALUControl & ALUSrcA & ALUSrcB & IRWrite & PCWrite & adrSrc & immSrc & memWrite & regwrite & resultSrc; 
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2883,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "97000,45000,105000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2884,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 2885,0
va (VaSet
font "Verdana,9,1"
)
xt "99800,48800,102200,50000"
st "eb1"
blo "99800,49800"
tm "HdlTextNameMgr"
)
*216 (Text
uid 2886,0
va (VaSet
font "Verdana,9,1"
)
xt "99800,50000,101000,51200"
st "1"
blo "99800,51000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 2887,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,53250,98750,54750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*217 (Net
uid 2896,0
lang 11
decl (Decl
n "test"
t "std_ulogic_vector"
b "(32+3+2+2+1+1+1+2+1+1+2 - 1 downto 0)"
o 37
suid 65,0
)
declText (MLText
uid 2897,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,57500,8000"
st "test       : std_ulogic_vector(32+3+2+2+1+1+1+2+1+1+2 - 1 downto 0)
"
)
)
*218 (Net
uid 2904,0
decl (Decl
n "adr"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 22
suid 66,0
)
declText (MLText
uid 2905,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18800,50000,19600"
st "SIGNAL adr        : unsigned(g_dataWidth-1 DOWNTO 0)
"
)
)
*219 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,148750,76000,152000"
pts [
"75000,152000"
"76000,152000"
"76000,148750"
]
)
start &1
end &80
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "75000,149800,88200,151000"
st "btns : (g_btnsNb-1:0)"
blo "75000,150800"
tm "WireNameMgr"
)
)
on &2
)
*220 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "3000,15000,13000,15000"
pts [
"3000,15000"
"13000,15000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "5000,13800,7200,15000"
st "clk"
blo "5000,14800"
tm "WireNameMgr"
)
)
on &4
)
*221 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,14000,130000,14000"
pts [
"130000,14000"
"120000,14000"
]
)
start &5
end &87
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "129000,12800,139200,14000"
st "dbg_leds : (31:0)"
blo "129000,13800"
tm "WireNameMgr"
)
)
on &6
)
*222 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "3000,17000,13000,17000"
pts [
"3000,17000"
"13000,17000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "5000,15800,6900,17000"
st "en"
blo "5000,16800"
tm "WireNameMgr"
)
)
on &8
)
*223 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,148750,80000,152000"
pts [
"80000,152000"
"78000,152000"
"78000,148750"
]
)
start &9
end &81
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "79000,150800,93500,152000"
st "leds : (g_dataWidth-1:0)"
blo "79000,151800"
tm "WireNameMgr"
)
)
on &10
)
*224 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "3000,19000,13000,19000"
pts [
"3000,19000"
"13000,19000"
]
)
start &11
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "5000,17800,7100,19000"
st "rst"
blo "5000,18800"
tm "WireNameMgr"
)
)
on &12
)
*225 (Wire
uid 802,0
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,46000,43000,46000"
pts [
"31000,46000"
"43000,46000"
]
)
start &91
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 809,0
va (VaSet
)
xt "33000,44800,38300,46000"
st "mux_four"
blo "33000,45800"
tm "WireNameMgr"
)
)
on &96
)
*226 (Wire
uid 812,0
shape (OrthoPolyLine
uid 813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,43000,43000,43000"
pts [
"31000,43000"
"43000,43000"
]
)
start &91
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
)
xt "33000,41800,39100,43000"
st "mux_zeros"
blo "33000,42800"
tm "WireNameMgr"
)
)
on &95
)
*227 (Wire
uid 981,0
optionalChildren [
*228 (Ripper
uid 995,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"49000,-2000"
"50000,-3000"
]
uid 996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,-3000,50000,-2000"
)
)
]
shape (OrthoPolyLine
uid 982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,-3000,60000,-2000"
pts [
"32000,-2000"
"60000,-2000"
"60000,-3000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "34000,-3200,42800,-2000"
st "dbus0 : (15:0)"
blo "34000,-2200"
tm "WireNameMgr"
)
)
on &97
)
*229 (Wire
uid 989,0
shape (OrthoPolyLine
uid 990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,-11000,63000,-3000"
pts [
"50000,-3000"
"50000,-11000"
"63000,-11000"
]
)
start &228
sat 32
eat 16
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 994,0
va (VaSet
)
xt "55000,-12200,62100,-11000"
st "dbus0(7:0)"
blo "55000,-11200"
tm "WireNameMgr"
)
)
on &97
)
*230 (Wire
uid 999,0
shape (OrthoPolyLine
uid 1000,0
va (VaSet
vasetType 3
)
xt "2000,143000,2000,147250"
pts [
"2000,143000"
"2000,147250"
]
)
end &135
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1004,0
ro 270
va (VaSet
)
xt "800,144800,2000,147000"
st "clk"
blo "1800,147000"
tm "WireNameMgr"
)
)
on &4
)
*231 (Wire
uid 1007,0
shape (OrthoPolyLine
uid 1008,0
va (VaSet
vasetType 3
)
xt "-5000,153000,-750,153000"
pts [
"-5000,153000"
"-750,153000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1012,0
va (VaSet
)
xt "-2000,151800,100,153000"
st "rst"
blo "-2000,152800"
tm "WireNameMgr"
)
)
on &12
)
*232 (Wire
uid 1015,0
optionalChildren [
*233 (BdJunction
uid 2770,0
ps "OnConnectorStrategy"
shape (Circle
uid 2771,0
va (VaSet
vasetType 1
)
xt "9600,150600,10400,151400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1016,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4750,151000,12000,151000"
pts [
"4750,151000"
"12000,151000"
]
)
start &136
end &117
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1018,0
va (VaSet
)
xt "5750,149800,7950,151000"
st "PC"
blo "5750,150800"
tm "WireNameMgr"
)
)
on &114
)
*234 (Wire
uid 1019,0
shape (OrthoPolyLine
uid 1020,0
va (VaSet
vasetType 3
)
xt "26000,144000,26000,148250"
pts [
"26000,144000"
"26000,148250"
]
)
end &47
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
ro 270
va (VaSet
)
xt "24800,145800,26000,148000"
st "clk"
blo "25800,148000"
tm "WireNameMgr"
)
)
on &4
)
*235 (Wire
uid 1027,0
shape (OrthoPolyLine
uid 1028,0
va (VaSet
vasetType 3
)
xt "29000,144000,29000,148250"
pts [
"29000,144000"
"29000,146000"
"29000,148250"
]
)
end &53
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1034,0
ro 270
va (VaSet
)
xt "27800,145900,29000,148000"
st "rst"
blo "28800,148000"
tm "WireNameMgr"
)
)
on &12
)
*236 (Wire
uid 1037,0
optionalChildren [
*237 (BdJunction
uid 1053,0
ps "OnConnectorStrategy"
shape (Circle
uid 1054,0
va (VaSet
vasetType 1
)
xt "52600,153600,53400,154400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,154000,53000,154000"
pts [
"44750,154000"
"53000,154000"
]
)
start &50
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1042,0
va (VaSet
)
xt "49750,152800,52750,154000"
st "instr"
blo "49750,153800"
tm "WireNameMgr"
)
)
on &98
)
*238 (Wire
uid 1045,0
optionalChildren [
*239 (BdJunction
uid 1063,0
ps "OnConnectorStrategy"
shape (Circle
uid 1064,0
va (VaSet
vasetType 1
)
xt "52600,153600,53400,154400"
radius 400
)
)
*240 (Ripper
uid 1085,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,138000"
"54000,139000"
]
uid 1086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,138000,54000,139000"
)
)
*241 (Ripper
uid 1091,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"54000,141000"
"53000,140000"
]
uid 1092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,140000,54000,141000"
)
)
*242 (Ripper
uid 1097,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,142000"
"54000,143000"
]
uid 1098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,142000,54000,143000"
)
)
*243 (Ripper
uid 1167,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"54000,117000"
"53000,116000"
]
uid 1168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,116000,54000,117000"
)
)
*244 (Ripper
uid 1173,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,118000"
"54000,119000"
]
uid 1174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,118000,54000,119000"
)
)
*245 (Ripper
uid 1179,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"54000,121000"
"53000,120000"
]
uid 1180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,120000,54000,121000"
)
)
]
shape (OrthoPolyLine
uid 1046,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,107000,53000,154000"
pts [
"53000,107000"
"53000,154000"
]
)
end &237
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1050,0
ro 270
va (VaSet
isHidden 1
)
xt "51800,109000,53000,112000"
st "instr"
blo "52800,112000"
tm "WireNameMgr"
)
)
on &98
)
*246 (Wire
uid 1055,0
optionalChildren [
*247 (Ripper
uid 1079,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"53000,164000"
"54000,165000"
]
uid 1080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,164000,54000,165000"
)
)
]
shape (OrthoPolyLine
uid 1056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,154000,53000,168000"
pts [
"53000,168000"
"53000,154000"
]
)
end &239
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1060,0
va (VaSet
isHidden 1
)
xt "49000,166800,52000,168000"
st "instr"
blo "49000,167800"
tm "WireNameMgr"
)
)
on &98
)
*248 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,157000,75000,160250"
pts [
"75000,157000"
"75000,160250"
]
)
end &63
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
ro 270
va (VaSet
)
xt "73800,155500,75000,160000"
st "immSrc"
blo "74800,160000"
tm "WireNameMgr"
)
)
on &99
)
*249 (Wire
uid 1075,0
shape (OrthoPolyLine
uid 1076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,165000,66250,165000"
pts [
"54000,165000"
"66250,165000"
]
)
start &247
end &62
sat 32
eat 32
sty 1
sl "(31 DOWNTO 7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1078,0
va (VaSet
)
xt "54000,163800,61000,165000"
st "instr(31:7)"
blo "54000,164800"
tm "WireNameMgr"
)
)
on &98
)
*250 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,139000,65250,139000"
pts [
"54000,139000"
"65250,139000"
]
)
start &240
end &71
sat 32
eat 32
sty 1
sl "(19 DOWNTO 15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1084,0
va (VaSet
)
xt "56250,137800,63950,139000"
st "instr(19:15)"
blo "56250,138800"
tm "WireNameMgr"
)
)
on &98
)
*251 (Wire
uid 1087,0
shape (OrthoPolyLine
uid 1088,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,141000,65250,141000"
pts [
"54000,141000"
"65250,141000"
]
)
start &241
end &77
sat 32
eat 32
sty 1
sl "(24 DOWNTO 20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1090,0
va (VaSet
)
xt "56250,139800,63950,141000"
st "instr(24:20)"
blo "56250,140800"
tm "WireNameMgr"
)
)
on &98
)
*252 (Wire
uid 1093,0
shape (OrthoPolyLine
uid 1094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,143000,65250,143000"
pts [
"54000,143000"
"65250,143000"
]
)
start &242
end &78
sat 32
eat 32
sty 1
sl "(11 DOWNTO 7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1096,0
va (VaSet
)
xt "57250,141800,64250,143000"
st "instr(11:7)"
blo "57250,142800"
tm "WireNameMgr"
)
)
on &98
)
*253 (Wire
uid 1101,0
shape (OrthoPolyLine
uid 1102,0
va (VaSet
vasetType 3
)
xt "82750,117000,88000,117000"
pts [
"82750,117000"
"88000,117000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1106,0
va (VaSet
)
xt "83000,115800,87500,117000"
st "immSrc"
blo "83000,116800"
tm "WireNameMgr"
)
)
on &99
)
*254 (Wire
uid 1109,0
shape (OrthoPolyLine
uid 1110,0
va (VaSet
vasetType 3
)
xt "82750,119000,88000,119000"
pts [
"82750,119000"
"88000,119000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1114,0
va (VaSet
)
xt "83000,117800,87700,119000"
st "regwrite"
blo "83000,118800"
tm "WireNameMgr"
)
)
on &100
)
*255 (Wire
uid 1123,0
shape (OrthoPolyLine
uid 1124,0
va (VaSet
vasetType 3
)
xt "72000,130000,72000,133250"
pts [
"72000,130000"
"72000,133250"
]
)
end &76
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1130,0
ro 270
va (VaSet
)
xt "70800,130900,72000,133000"
st "rst"
blo "71800,133000"
tm "WireNameMgr"
)
)
on &12
)
*256 (Wire
uid 1131,0
shape (OrthoPolyLine
uid 1132,0
va (VaSet
vasetType 3
)
xt "69000,130000,69000,133250"
pts [
"69000,130000"
"69000,133250"
]
)
end &70
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1138,0
ro 270
va (VaSet
)
xt "67800,130800,69000,133000"
st "clk"
blo "68800,133000"
tm "WireNameMgr"
)
)
on &4
)
*257 (Wire
uid 1141,0
shape (OrthoPolyLine
uid 1142,0
va (VaSet
vasetType 3
)
xt "31000,144000,31000,148250"
pts [
"31000,144000"
"31000,148250"
]
)
end &49
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1146,0
ro 270
va (VaSet
)
xt "29800,146700,31000,148600"
st "en"
blo "30800,148600"
tm "WireNameMgr"
)
)
on &8
)
*258 (Wire
uid 1147,0
shape (OrthoPolyLine
uid 1148,0
va (VaSet
vasetType 3
)
xt "74000,130000,74000,133250"
pts [
"74000,130000"
"74000,133250"
]
)
end &79
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
ro 270
va (VaSet
)
xt "72800,131700,74000,133600"
st "en"
blo "73800,133600"
tm "WireNameMgr"
)
)
on &8
)
*259 (Wire
uid 1155,0
shape (OrthoPolyLine
uid 1156,0
va (VaSet
vasetType 3
)
xt "76000,100000,76000,102250"
pts [
"76000,100000"
"76000,102250"
]
)
end &39
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1162,0
ro 270
va (VaSet
)
xt "74800,100700,76000,102600"
st "en"
blo "75800,102600"
tm "WireNameMgr"
)
)
on &8
)
*260 (Wire
uid 1163,0
shape (OrthoPolyLine
uid 1164,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,117000,64250,117000"
pts [
"54000,117000"
"64250,117000"
]
)
start &243
end &27
sat 32
eat 32
sty 1
sl "(6 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "57250,115800,63550,117000"
st "instr(6:0)"
blo "57250,116800"
tm "WireNameMgr"
)
)
on &98
)
*261 (Wire
uid 1169,0
shape (OrthoPolyLine
uid 1170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,119000,64250,119000"
pts [
"54000,119000"
"64250,119000"
]
)
start &244
end &34
sat 32
eat 32
sty 1
sl "(14 DOWNTO 12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1172,0
va (VaSet
)
xt "55250,117800,62950,119000"
st "instr(14:12)"
blo "55250,118800"
tm "WireNameMgr"
)
)
on &98
)
*262 (Wire
uid 1175,0
shape (OrthoPolyLine
uid 1176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,121000,64250,121000"
pts [
"54000,121000"
"64250,121000"
]
)
start &245
end &35
sat 32
eat 32
sty 1
sl "(30)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1178,0
va (VaSet
)
xt "55250,119800,60450,121000"
st "instr(30)"
blo "55250,120800"
tm "WireNameMgr"
)
)
on &98
)
*263 (Wire
uid 1181,0
shape (OrthoPolyLine
uid 1182,0
va (VaSet
vasetType 3
)
xt "69000,100000,69000,102250"
pts [
"69000,100000"
"69000,102250"
]
)
end &36
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1188,0
ro 270
va (VaSet
)
xt "67800,99800,69000,102000"
st "clk"
blo "68800,102000"
tm "WireNameMgr"
)
)
on &4
)
*264 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
)
xt "72000,100000,72000,102250"
pts [
"72000,100000"
"72000,102250"
]
)
end &37
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
ro 270
va (VaSet
)
xt "70800,99900,72000,102000"
st "rst"
blo "71800,102000"
tm "WireNameMgr"
)
)
on &12
)
*265 (Wire
uid 1199,0
shape (OrthoPolyLine
uid 1200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,111000,88000,111000"
pts [
"82750,111000"
"88000,111000"
]
)
start &23
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
)
xt "83000,109800,90300,111000"
st "ALUControl"
blo "83000,110800"
tm "WireNameMgr"
)
)
on &101
)
*266 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113000,133000,113000,138027"
pts [
"113000,133000"
"113000,138027"
]
)
end &14
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
ro 270
va (VaSet
)
xt "111800,130700,113000,138000"
st "ALUControl"
blo "112800,138000"
tm "WireNameMgr"
)
)
on &101
)
*267 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "73000,124750,73000,129000"
pts [
"73000,129000"
"73000,124750"
]
)
end &33
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
ro 270
va (VaSet
)
xt "71800,125000,73000,127800"
st "zero"
blo "72800,127800"
tm "WireNameMgr"
)
)
on &102
)
*268 (Wire
uid 1221,0
shape (OrthoPolyLine
uid 1222,0
va (VaSet
vasetType 3
)
xt "117750,143000,122000,143000"
pts [
"117750,143000"
"122000,143000"
]
)
start &18
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
va (VaSet
)
xt "118000,141800,120800,143000"
st "zero"
blo "118000,142800"
tm "WireNameMgr"
)
)
on &102
)
*269 (Wire
uid 1231,0
optionalChildren [
*270 (BdJunction
uid 1873,0
ps "OnConnectorStrategy"
shape (Circle
uid 1874,0
va (VaSet
vasetType 1
)
xt "119600,144600,120400,145400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,145000,126250,145000"
pts [
"117750,145000"
"126250,145000"
]
)
start &15
end &205
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
va (VaSet
)
xt "120000,143800,126100,145000"
st "ALUResult"
blo "120000,144800"
tm "WireNameMgr"
)
)
on &103
)
*271 (Wire
uid 1241,0
shape (OrthoPolyLine
uid 1242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,156000,95250,165000"
pts [
"82750,165000"
"89000,165000"
"89000,156000"
"95250,156000"
]
)
start &61
end &169
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
)
xt "84750,163800,89450,165000"
st "ImmExt"
blo "84750,164800"
tm "WireNameMgr"
)
)
on &104
)
*272 (Wire
uid 1249,0
shape (OrthoPolyLine
uid 1250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,135000,94250,139000"
pts [
"83750,139000"
"90000,139000"
"90000,135000"
"94250,135000"
]
)
start &73
end &161
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
va (VaSet
)
xt "85750,137800,88150,139000"
st "rs1"
blo "85750,138800"
tm "WireNameMgr"
)
)
on &105
)
*273 (Wire
uid 1257,0
optionalChildren [
*274 (BdJunction
uid 1937,0
ps "OnConnectorStrategy"
shape (Circle
uid 1938,0
va (VaSet
vasetType 1
)
xt "89600,151600,90400,152400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,145000,90000,180000"
pts [
"83750,145000"
"90000,145000"
"90000,180000"
"20000,180000"
"20000,156000"
"22250,156000"
]
)
start &74
end &54
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1262,0
va (VaSet
)
xt "85750,143800,88150,145000"
st "rs2"
blo "85750,144800"
tm "WireNameMgr"
)
)
on &106
)
*275 (Wire
uid 1265,0
shape (OrthoPolyLine
uid 1266,0
va (VaSet
vasetType 3
)
xt "76000,130000,76000,133250"
pts [
"76000,130000"
"76000,133250"
]
)
end &75
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1272,0
ro 270
va (VaSet
)
xt "74800,128300,76000,133000"
st "regwrite"
blo "75800,133000"
tm "WireNameMgr"
)
)
on &100
)
*276 (Wire
uid 1329,0
shape (OrthoPolyLine
uid 1330,0
va (VaSet
vasetType 3
)
xt "123000,147000,126250,147000"
pts [
"123000,147000"
"126250,147000"
]
)
end &202
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1336,0
va (VaSet
)
xt "124000,145800,126100,147000"
st "rst"
blo "124000,146800"
tm "WireNameMgr"
)
)
on &12
)
*277 (Wire
uid 1337,0
shape (OrthoPolyLine
uid 1338,0
va (VaSet
vasetType 3
)
xt "129000,138000,129000,141250"
pts [
"129000,138000"
"129000,141250"
]
)
end &204
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1344,0
ro 270
va (VaSet
)
xt "127800,138800,129000,141000"
st "clk"
blo "128800,141000"
tm "WireNameMgr"
)
)
on &4
)
*278 (Wire
uid 1347,0
optionalChildren [
*279 (BdJunction
uid 1709,0
ps "OnConnectorStrategy"
shape (Circle
uid 1710,0
va (VaSet
vasetType 1
)
xt "60600,183600,61400,184400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,151000,163000,184000"
pts [
"153750,151000"
"163000,151000"
"163000,184000"
"20000,184000"
]
)
start &152
end &177
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1352,0
va (VaSet
isHidden 1
)
xt "156000,149800,161500,151000"
st "ALUOut2"
blo "156000,150800"
tm "WireNameMgr"
)
)
on &126
)
*280 (Wire
uid 1372,0
shape (OrthoPolyLine
uid 1373,0
va (VaSet
vasetType 3
)
xt "4000,39000,10000,39000"
pts [
"4000,39000"
"10000,39000"
]
)
start &109
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 1376,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1377,0
va (VaSet
)
xt "6000,37800,10400,39000"
st "logic_1"
blo "6000,38800"
tm "WireNameMgr"
)
s (Text
uid 1611,0
va (VaSet
isHidden 1
)
xt "6000,39000,6000,39000"
blo "6000,39000"
tm "SignalTypeMgr"
)
)
on &113
)
*281 (Wire
uid 1380,0
shape (OrthoPolyLine
uid 1381,0
va (VaSet
vasetType 3
)
xt "129000,149750,129000,152000"
pts [
"129000,152000"
"129000,149750"
]
)
end &203
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1385,0
ro 270
va (VaSet
)
xt "127800,148200,129000,152600"
st "logic_1"
blo "128800,152600"
tm "WireNameMgr"
)
)
on &113
)
*282 (Wire
uid 1440,0
shape (OrthoPolyLine
uid 1441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,154000,22250,154000"
pts [
"18000,154000"
"22250,154000"
]
)
start &118
end &46
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1442,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1443,0
va (VaSet
isHidden 1
)
xt "19000,151800,21300,153000"
st "adr"
blo "19000,152800"
tm "WireNameMgr"
)
s (Text
uid 1616,0
va (VaSet
isHidden 1
)
xt "19000,153000,19000,153000"
blo "19000,153000"
tm "SignalTypeMgr"
)
)
on &218
)
*283 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "59000,110000,64250,110000"
pts [
"64250,110000"
"59000,110000"
]
)
start &38
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1463,0
va (VaSet
)
xt "59250,108800,63250,110000"
st "adrSrc"
blo "59250,109800"
tm "WireNameMgr"
)
)
on &115
)
*284 (Wire
uid 1464,0
shape (OrthoPolyLine
uid 1465,0
va (VaSet
vasetType 3
)
xt "15000,159333,15000,164000"
pts [
"15000,159333"
"15000,164000"
]
)
start &119
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1471,0
ro 270
va (VaSet
)
xt "13800,159000,15000,163000"
st "adrSrc"
blo "14800,163000"
tm "WireNameMgr"
)
)
on &115
)
*285 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "59000,108000,64250,108000"
pts [
"64250,108000"
"59000,108000"
]
)
start &30
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
)
xt "58250,106800,63050,108000"
st "PCWrite"
blo "58250,107800"
tm "WireNameMgr"
)
)
on &124
)
*286 (Wire
uid 1631,0
shape (OrthoPolyLine
uid 1632,0
va (VaSet
vasetType 3
)
xt "2000,155750,2000,160000"
pts [
"2000,155750"
"2000,160000"
]
)
start &138
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1638,0
ro 270
va (VaSet
)
xt "800,156200,2000,161000"
st "PCWrite"
blo "1800,161000"
tm "WireNameMgr"
)
)
on &124
)
*287 (Wire
uid 1641,0
shape (OrthoPolyLine
uid 1642,0
va (VaSet
vasetType 3
)
xt "82750,109000,88000,109000"
pts [
"82750,109000"
"88000,109000"
]
)
start &32
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1646,0
va (VaSet
)
xt "83000,107800,88300,109000"
st "resultSrc"
blo "83000,108800"
tm "WireNameMgr"
)
)
on &125
)
*288 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,145000,144250,145000"
pts [
"131750,145000"
"144250,145000"
]
)
start &206
end &150
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
)
xt "133750,143800,138550,145000"
st "ALUOut"
blo "133750,144800"
tm "WireNameMgr"
)
)
on &107
)
*289 (Wire
uid 1701,0
shape (OrthoPolyLine
uid 1702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,149000,144250,174000"
pts [
"44750,156000"
"50000,156000"
"50000,174000"
"136000,174000"
"136000,149000"
"144250,149000"
]
)
start &48
end &149
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1704,0
va (VaSet
)
xt "46750,154800,49650,156000"
st "data"
blo "46750,155800"
tm "WireNameMgr"
)
)
on &127
)
*290 (Wire
uid 1705,0
shape (OrthoPolyLine
uid 1706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,146000,65250,184000"
pts [
"65250,146000"
"61000,146000"
"61000,184000"
]
)
start &72
end &279
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
isHidden 1
)
xt "58250,144800,63750,146000"
st "ALUOut2"
blo "58250,145800"
tm "WireNameMgr"
)
)
on &126
)
*291 (Wire
uid 1711,0
shape (OrthoPolyLine
uid 1712,0
va (VaSet
vasetType 3
)
xt "149000,158417,149000,164000"
pts [
"149000,164000"
"149000,158417"
]
)
end &147
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1718,0
ro 270
va (VaSet
)
xt "147800,159700,149000,165000"
st "resultSrc"
blo "148800,165000"
tm "WireNameMgr"
)
)
on &125
)
*292 (Wire
uid 1729,0
shape (OrthoPolyLine
uid 1730,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,113000,88000,113000"
pts [
"82750,113000"
"88000,113000"
]
)
start &25
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1734,0
va (VaSet
)
xt "84750,111800,90050,113000"
st "ALUSrcB"
blo "84750,112800"
tm "WireNameMgr"
)
)
on &128
)
*293 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,115000,88000,115000"
pts [
"82750,115000"
"88000,115000"
]
)
start &24
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1742,0
va (VaSet
)
xt "84750,113800,90150,115000"
st "ALUSrcA"
blo "84750,114800"
tm "WireNameMgr"
)
)
on &129
)
*294 (Wire
uid 1823,0
optionalChildren [
*295 (BdJunction
uid 2095,0
ps "OnConnectorStrategy"
shape (Circle
uid 2096,0
va (VaSet
vasetType 1
)
xt "9600,130600,10400,131400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1824,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,96000,94250,138000"
pts [
"10000,138000"
"10000,96000"
"91000,96000"
"91000,127000"
"94250,127000"
]
)
start &186
end &160
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1826,0
va (VaSet
)
xt "91000,125800,96900,127000"
st "PC_ULOG"
blo "91000,126800"
tm "WireNameMgr"
)
)
on &183
)
*296 (Wire
uid 1831,0
shape (OrthoPolyLine
uid 1832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,140417,99000,146000"
pts [
"99000,140417"
"99000,146000"
]
)
start &157
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1835,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1836,0
ro 270
va (VaSet
)
xt "97800,141600,99000,147000"
st "ALUSrcA"
blo "98800,147000"
tm "WireNameMgr"
)
s (Text
uid 2232,0
ro 270
va (VaSet
)
xt "99000,147000,99000,147000"
blo "99000,147000"
tm "SignalTypeMgr"
)
)
on &129
)
*297 (Wire
uid 1839,0
shape (OrthoPolyLine
uid 1840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,133000,107250,139000"
pts [
"103750,133000"
"106000,133000"
"106000,139000"
"107250,139000"
]
)
start &162
end &16
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1841,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1842,0
va (VaSet
isHidden 1
)
xt "106000,131800,110700,133000"
st "muxOut"
blo "106000,132800"
tm "WireNameMgr"
)
s (Text
uid 2233,0
va (VaSet
)
xt "106000,133000,106000,133000"
blo "106000,133000"
tm "SignalTypeMgr"
)
)
on &130
)
*298 (Wire
uid 1845,0
shape (OrthoPolyLine
uid 1846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,148000,107250,158000"
pts [
"104750,158000"
"106000,158000"
"106000,148000"
"107250,148000"
]
)
start &172
end &17
ss 0
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1847,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
isHidden 1
)
xt "107000,156800,112400,158000"
st "muxOut1"
blo "107000,157800"
tm "WireNameMgr"
)
s (Text
uid 2234,0
va (VaSet
)
xt "107000,158000,107000,158000"
blo "107000,158000"
tm "SignalTypeMgr"
)
)
on &131
)
*299 (Wire
uid 1849,0
shape (OrthoPolyLine
uid 1850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100000,165417,100000,171000"
pts [
"100000,171000"
"100000,165417"
]
)
end &167
es 0
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1856,0
ro 270
va (VaSet
)
xt "98800,164700,100000,170000"
st "ALUSrcB"
blo "99800,170000"
tm "WireNameMgr"
)
)
on &128
)
*300 (Wire
uid 1859,0
shape (OrthoPolyLine
uid 1860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,160000,95250,160000"
pts [
"91000,160000"
"95250,160000"
]
)
end &171
es 0
sat 16
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1863,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1864,0
va (VaSet
)
xt "90000,158800,95300,160000"
st "mux_four"
blo "90000,159800"
tm "WireNameMgr"
)
s (Text
uid 2239,0
va (VaSet
)
xt "90000,160000,90000,160000"
blo "90000,160000"
tm "SignalTypeMgr"
)
)
on &96
)
*301 (Wire
uid 1869,0
shape (OrthoPolyLine
uid 1870,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,145000,144250,153000"
pts [
"120000,145000"
"120000,153000"
"144250,153000"
]
)
start &270
end &151
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1872,0
va (VaSet
isHidden 1
)
xt "137000,151800,143100,153000"
st "ALUResult"
blo "137000,152800"
tm "WireNameMgr"
)
)
on &103
)
*302 (Wire
uid 1883,0
shape (OrthoPolyLine
uid 1884,0
va (VaSet
vasetType 3
)
xt "60000,112000,64250,112000"
pts [
"64250,112000"
"60000,112000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1888,0
va (VaSet
)
xt "57250,110800,62950,112000"
st "memWrite"
blo "57250,111800"
tm "WireNameMgr"
)
)
on &132
)
*303 (Wire
uid 1891,0
shape (OrthoPolyLine
uid 1892,0
va (VaSet
vasetType 3
)
xt "36000,144000,36000,148250"
pts [
"36000,148250"
"36000,144000"
]
)
start &52
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1896,0
ro 270
va (VaSet
)
xt "34800,141950,36000,147650"
st "memWrite"
blo "35800,147650"
tm "WireNameMgr"
)
)
on &132
)
*304 (Wire
uid 1899,0
shape (OrthoPolyLine
uid 1900,0
va (VaSet
vasetType 3
)
xt "60000,114000,64250,114000"
pts [
"64250,114000"
"60000,114000"
]
)
start &28
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1904,0
va (VaSet
)
xt "58250,112800,62750,114000"
st "IRWrite"
blo "58250,113800"
tm "WireNameMgr"
)
)
on &133
)
*305 (Wire
uid 1905,0
shape (OrthoPolyLine
uid 1906,0
va (VaSet
vasetType 3
)
xt "39000,144000,39000,148250"
pts [
"39000,148250"
"39000,146000"
"39000,144000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
ro 270
va (VaSet
)
xt "37800,142500,39000,147000"
st "IRWrite"
blo "38800,147000"
tm "WireNameMgr"
)
)
on &133
)
*306 (Wire
uid 1933,0
shape (OrthoPolyLine
uid 1934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,152000,95250,152000"
pts [
"90000,152000"
"95250,152000"
]
)
start &274
end &170
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
va (VaSet
isHidden 1
)
xt "92000,150800,94400,152000"
st "rs2"
blo "92000,151800"
tm "WireNameMgr"
)
)
on &106
)
*307 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
)
xt "45000,124000,45000,127250"
pts [
"45000,124000"
"45000,127250"
]
)
end &193
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2082,0
ro 270
va (VaSet
)
xt "43800,124800,45000,127000"
st "clk"
blo "44800,127000"
tm "WireNameMgr"
)
)
on &4
)
*308 (Wire
uid 2085,0
shape (OrthoPolyLine
uid 2086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47750,131000,94250,131000"
pts [
"94250,131000"
"47750,131000"
]
)
start &159
end &195
ss 0
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2089,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2090,0
va (VaSet
)
xt "89000,129800,94100,131000"
st "PC_OLD"
blo "89000,130800"
tm "WireNameMgr"
)
s (Text
uid 2250,0
va (VaSet
)
xt "89000,131000,89000,131000"
blo "89000,131000"
tm "SignalTypeMgr"
)
)
on &145
)
*309 (Wire
uid 2091,0
shape (OrthoPolyLine
uid 2092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,131000,42250,131000"
pts [
"42250,131000"
"10000,131000"
]
)
start &194
end &295
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2094,0
va (VaSet
)
xt "39250,129800,45150,131000"
st "PC_ULOG"
blo "39250,130800"
tm "WireNameMgr"
)
)
on &183
)
*310 (Wire
uid 2097,0
shape (OrthoPolyLine
uid 2098,0
va (VaSet
vasetType 3
)
xt "39000,133000,42250,133000"
pts [
"39000,133000"
"42250,133000"
]
)
end &191
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2104,0
va (VaSet
)
xt "41000,131800,43100,133000"
st "rst"
blo "41000,132800"
tm "WireNameMgr"
)
)
on &12
)
*311 (Wire
uid 2105,0
shape (OrthoPolyLine
uid 2106,0
va (VaSet
vasetType 3
)
xt "45000,135750,45000,140000"
pts [
"45000,140000"
"45000,135750"
]
)
end &192
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2112,0
ro 270
va (VaSet
)
xt "43800,134200,45000,138600"
st "logic_1"
blo "44800,138600"
tm "WireNameMgr"
)
)
on &113
)
*312 (Wire
uid 2257,0
shape (OrthoPolyLine
uid 2258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,139000,94250,139000"
pts [
"91000,139000"
"94250,139000"
]
)
end &158
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2264,0
va (VaSet
)
xt "89000,139800,95100,141000"
st "mux_zeros"
blo "89000,140800"
tm "WireNameMgr"
)
)
on &95
)
*313 (Wire
uid 2265,0
shape (OrthoPolyLine
uid 2266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,164000,95250,164000"
pts [
"91000,164000"
"95250,164000"
]
)
end &168
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2272,0
va (VaSet
)
xt "90000,163800,96100,165000"
st "mux_zeros"
blo "90000,164800"
tm "WireNameMgr"
)
)
on &95
)
*314 (Wire
uid 2275,0
shape (OrthoPolyLine
uid 2276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140000,157000,144250,157000"
pts [
"140000,157000"
"144250,157000"
]
)
end &148
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2282,0
va (VaSet
)
xt "139000,156800,145100,158000"
st "mux_zeros"
blo "139000,157800"
tm "WireNameMgr"
)
)
on &95
)
*315 (Wire
uid 2732,0
optionalChildren [
*316 (BdJunction
uid 2740,0
ps "OnConnectorStrategy"
shape (Circle
uid 2741,0
va (VaSet
vasetType 1
)
xt "6600,183600,7400,184400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-10000,151000,15000,184000"
pts [
"15000,184000"
"-10000,184000"
"-10000,151000"
"-750,151000"
]
)
start &178
end &137
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2734,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2735,0
va (VaSet
isHidden 1
)
xt "14000,182800,17000,184000"
st "out1"
blo "14000,183800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "14000,184000,14000,184000"
blo "14000,184000"
tm "SignalTypeMgr"
)
)
on &182
)
*317 (Wire
uid 2736,0
shape (OrthoPolyLine
uid 2737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,157000,12000,184000"
pts [
"12000,157000"
"7000,157000"
"7000,184000"
]
)
start &120
end &316
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2739,0
va (VaSet
)
xt "8000,155800,11000,157000"
st "out1"
blo "8000,156800"
tm "WireNameMgr"
)
)
on &182
)
*318 (Wire
uid 2766,0
shape (OrthoPolyLine
uid 2767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,143000,10000,151000"
pts [
"10000,151000"
"10000,143000"
]
)
start &233
end &185
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2769,0
ro 270
va (VaSet
)
xt "8800,145000,10000,147200"
st "PC"
blo "9800,147200"
tm "WireNameMgr"
)
)
on &114
)
*319 (Wire
uid 2890,0
shape (OrthoPolyLine
uid 2891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,49000,112000,49000"
pts [
"112000,49000"
"105000,49000"
]
)
start &212
end &213
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2895,0
va (VaSet
isHidden 1
)
xt "95000,47800,97700,49000"
st "test"
blo "95000,48800"
tm "WireNameMgr"
)
)
on &217
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *320 (PackageList
uid 143,0
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 144,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*322 (MLText
uid 145,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 146,0
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
uid 147,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*324 (Text
uid 148,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*325 (MLText
uid 149,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*326 (Text
uid 150,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*327 (MLText
uid 151,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*328 (Text
uid 152,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*329 (MLText
uid 153,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1058"
viewArea "-40404,103621,156972,208780"
cachedDiagramExtent "-10000,-12200,163000,199800"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,0"
lastUid 2907,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*331 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*332 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*333 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*334 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*335 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*337 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*338 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*339 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*340 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*341 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*342 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*343 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*344 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*345 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*346 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*347 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*348 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*350 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,8000,29500,9200"
st "Diagram Signals:"
blo "20000,9000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 66,0
usingSuid 1
emptyRow *351 (LEmptyRow
)
uid 156,0
optionalChildren [
*352 (RefLabelRowHdr
)
*353 (TitleRowHdr
)
*354 (FilterRowHdr
)
*355 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*356 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*357 (GroupColHdr
tm "GroupColHdrMgr"
)
*358 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*359 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*360 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*361 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*362 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*363 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*364 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "btns"
t "std_ulogic_vector"
b "(g_btnsNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 93,0
)
*365 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 95,0
)
*366 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 4,0
)
)
uid 97,0
)
*367 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 6,0
)
)
uid 99,0
)
*368 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "dbg_leds"
t "std_ulogic_vector"
b "(31 DOWNTO 0)"
o 5
suid 3,0
)
)
uid 101,0
)
*369 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "leds"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 6
suid 5,0
)
)
uid 103,0
)
*370 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_zeros"
t "std_ulogic_vector"
b "(g_dataWidth-1 downto 0)"
o 8
suid 10,0
)
)
uid 824,0
)
*371 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_four"
t "std_ulogic_vector"
b "(g_dataWidth-1 downto 0)"
o 7
suid 11,0
)
)
uid 826,0
)
*372 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dbus0"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 12,0
)
)
uid 1273,0
)
*373 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "instr"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 11
suid 17,0
)
)
uid 1277,0
)
*374 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "immSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 12
suid 19,0
)
)
uid 1279,0
)
*375 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "regwrite"
t "std_ulogic"
o 13
suid 21,0
)
)
uid 1281,0
)
*376 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUControl"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 14
suid 24,0
)
)
uid 1283,0
)
*377 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "zero"
t "std_ulogic"
o 15
suid 25,0
)
)
uid 1285,0
)
*378 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUResult"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 16
suid 27,0
)
)
uid 1287,0
)
*379 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ImmExt"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 17
suid 29,0
)
)
uid 1289,0
)
*380 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rs1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 18
suid 31,0
)
)
uid 1291,0
)
*381 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rs2"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 19
suid 33,0
)
)
uid 1293,0
)
*382 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUOut"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 20
suid 35,0
)
)
uid 1502,0
)
*383 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 21
suid 36,0
)
)
uid 1504,0
)
*384 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PC"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 10
suid 40,0
)
)
uid 1508,0
)
*385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "adrSrc"
t "std_uLogic"
o 23
suid 41,0
)
)
uid 1510,0
)
*386 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PCWrite"
t "std_ulogic"
o 24
suid 42,0
)
)
uid 1647,0
)
*387 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "resultSrc"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 25
suid 43,0
)
)
uid 1649,0
)
*388 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUOut2"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 20
suid 45,0
)
)
uid 1721,0
)
*389 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 27
suid 46,0
)
)
uid 1723,0
)
*390 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUSrcB"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 28
suid 48,0
)
)
uid 1913,0
)
*391 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ALUSrcA"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 29
suid 49,0
)
)
uid 1915,0
)
*392 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "muxOut"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 30
suid 51,0
)
)
uid 1917,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "muxOut1"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 31
suid 52,0
)
)
uid 1919,0
)
*394 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "memWrite"
t "std_ulogic"
o 32
suid 56,0
)
)
uid 1921,0
)
*395 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "IRWrite"
t "std_ulogic"
o 33
suid 58,0
)
)
uid 1923,0
)
*396 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_OLD"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 34
suid 61,0
)
)
uid 2273,0
)
*397 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 35
suid 62,0
)
)
uid 2742,0
)
*398 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "PC_ULOG"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 10
suid 63,0
)
)
uid 2772,0
)
*399 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "test"
t "std_ulogic_vector"
b "(32+3+2+2+1+1+1+2+1+1+2 - 1 downto 0)"
o 37
suid 65,0
)
)
uid 2902,0
)
*400 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "adr"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 22
suid 66,0
)
)
uid 2906,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 169,0
optionalChildren [
*401 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *402 (MRCItem
litem &351
pos 37
dimension 20
)
uid 171,0
optionalChildren [
*403 (MRCItem
litem &352
pos 0
dimension 20
uid 172,0
)
*404 (MRCItem
litem &353
pos 1
dimension 23
uid 173,0
)
*405 (MRCItem
litem &354
pos 2
hidden 1
dimension 20
uid 174,0
)
*406 (MRCItem
litem &364
pos 4
dimension 20
uid 94,0
)
*407 (MRCItem
litem &365
pos 1
dimension 20
uid 96,0
)
*408 (MRCItem
litem &366
pos 3
dimension 20
uid 98,0
)
*409 (MRCItem
litem &367
pos 0
dimension 20
uid 100,0
)
*410 (MRCItem
litem &368
pos 2
dimension 20
uid 102,0
)
*411 (MRCItem
litem &369
pos 5
dimension 20
uid 104,0
)
*412 (MRCItem
litem &370
pos 6
dimension 20
uid 825,0
)
*413 (MRCItem
litem &371
pos 7
dimension 20
uid 827,0
)
*414 (MRCItem
litem &372
pos 8
dimension 20
uid 1274,0
)
*415 (MRCItem
litem &373
pos 9
dimension 20
uid 1278,0
)
*416 (MRCItem
litem &374
pos 10
dimension 20
uid 1280,0
)
*417 (MRCItem
litem &375
pos 11
dimension 20
uid 1282,0
)
*418 (MRCItem
litem &376
pos 12
dimension 20
uid 1284,0
)
*419 (MRCItem
litem &377
pos 13
dimension 20
uid 1286,0
)
*420 (MRCItem
litem &378
pos 14
dimension 20
uid 1288,0
)
*421 (MRCItem
litem &379
pos 15
dimension 20
uid 1290,0
)
*422 (MRCItem
litem &380
pos 16
dimension 20
uid 1292,0
)
*423 (MRCItem
litem &381
pos 17
dimension 20
uid 1294,0
)
*424 (MRCItem
litem &382
pos 18
dimension 20
uid 1503,0
)
*425 (MRCItem
litem &383
pos 19
dimension 20
uid 1505,0
)
*426 (MRCItem
litem &384
pos 20
dimension 20
uid 1509,0
)
*427 (MRCItem
litem &385
pos 21
dimension 20
uid 1511,0
)
*428 (MRCItem
litem &386
pos 22
dimension 20
uid 1648,0
)
*429 (MRCItem
litem &387
pos 23
dimension 20
uid 1650,0
)
*430 (MRCItem
litem &388
pos 24
dimension 20
uid 1722,0
)
*431 (MRCItem
litem &389
pos 25
dimension 20
uid 1724,0
)
*432 (MRCItem
litem &390
pos 26
dimension 20
uid 1914,0
)
*433 (MRCItem
litem &391
pos 27
dimension 20
uid 1916,0
)
*434 (MRCItem
litem &392
pos 28
dimension 20
uid 1918,0
)
*435 (MRCItem
litem &393
pos 29
dimension 20
uid 1920,0
)
*436 (MRCItem
litem &394
pos 30
dimension 20
uid 1922,0
)
*437 (MRCItem
litem &395
pos 31
dimension 20
uid 1924,0
)
*438 (MRCItem
litem &396
pos 32
dimension 20
uid 2274,0
)
*439 (MRCItem
litem &397
pos 33
dimension 20
uid 2743,0
)
*440 (MRCItem
litem &398
pos 34
dimension 20
uid 2773,0
)
*441 (MRCItem
litem &399
pos 35
dimension 20
uid 2903,0
)
*442 (MRCItem
litem &400
pos 36
dimension 20
uid 2907,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 175,0
optionalChildren [
*443 (MRCItem
litem &355
pos 0
dimension 20
uid 176,0
)
*444 (MRCItem
litem &357
pos 1
dimension 50
uid 177,0
)
*445 (MRCItem
litem &358
pos 2
dimension 100
uid 178,0
)
*446 (MRCItem
litem &359
pos 3
dimension 50
uid 179,0
)
*447 (MRCItem
litem &360
pos 4
dimension 100
uid 180,0
)
*448 (MRCItem
litem &361
pos 5
dimension 100
uid 181,0
)
*449 (MRCItem
litem &362
pos 6
dimension 50
uid 182,0
)
*450 (MRCItem
litem &363
pos 7
dimension 80
uid 183,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 170,0
vaOverrides [
]
)
]
)
uid 155,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *451 (LEmptyRow
)
uid 185,0
optionalChildren [
*452 (RefLabelRowHdr
)
*453 (TitleRowHdr
)
*454 (FilterRowHdr
)
*455 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*456 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*457 (GroupColHdr
tm "GroupColHdrMgr"
)
*458 (NameColHdr
tm "GenericNameColHdrMgr"
)
*459 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*460 (InitColHdr
tm "GenericValueColHdrMgr"
)
*461 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*462 (EolColHdr
tm "GenericEolColHdrMgr"
)
*463 (LogGeneric
generic (GiElement
name "g_programFile"
type "string"
value "\"$SIMULATION_DIR/code.txt\""
)
uid 105,0
)
*464 (LogGeneric
generic (GiElement
name "g_btnsNb"
type "positive"
value "2"
)
uid 107,0
)
*465 (LogGeneric
generic (GiElement
name "g_dataWidth"
type "positive"
value "32"
)
uid 109,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 197,0
optionalChildren [
*466 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *467 (MRCItem
litem &451
pos 3
dimension 20
)
uid 199,0
optionalChildren [
*468 (MRCItem
litem &452
pos 0
dimension 20
uid 200,0
)
*469 (MRCItem
litem &453
pos 1
dimension 23
uid 201,0
)
*470 (MRCItem
litem &454
pos 2
hidden 1
dimension 20
uid 202,0
)
*471 (MRCItem
litem &463
pos 0
dimension 20
uid 106,0
)
*472 (MRCItem
litem &464
pos 1
dimension 20
uid 108,0
)
*473 (MRCItem
litem &465
pos 2
dimension 20
uid 110,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 203,0
optionalChildren [
*474 (MRCItem
litem &455
pos 0
dimension 20
uid 204,0
)
*475 (MRCItem
litem &457
pos 1
dimension 50
uid 205,0
)
*476 (MRCItem
litem &458
pos 2
dimension 100
uid 206,0
)
*477 (MRCItem
litem &459
pos 3
dimension 100
uid 207,0
)
*478 (MRCItem
litem &460
pos 4
dimension 50
uid 208,0
)
*479 (MRCItem
litem &461
pos 5
dimension 50
uid 209,0
)
*480 (MRCItem
litem &462
pos 6
dimension 80
uid 210,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 198,0
vaOverrides [
]
)
]
)
uid 184,0
type 1
)
activeModelName "BlockDiag"
)
