

================================================================
== Vitis HLS Report for 'Traceback'
================================================================
* Date:           Thu Oct 26 16:51:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1097|     1097|  4.388 us|  4.388 us|  1097|  1097|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_col"   --->   Operation 5 'read' 'max_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_row_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_row"   --->   Operation 6 'read' 'max_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %max_row_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %max_row_read, i32 5, i32 7" [src/traceback.cpp:23]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %lshr_ln, i8 0" [src/traceback.cpp:23]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %max_col_read" [src/traceback.cpp:23]   --->   Operation 10 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%add_ln23 = add i11 %tmp, i11 %trunc_ln23" [src/traceback.cpp:23]   --->   Operation 11 'add' 'add_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %add_ln23" [src/traceback.cpp:23]   --->   Operation 12 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tbmat_0_addr = getelementptr i3 %tbmat_0, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 13 'getelementptr' 'tbmat_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tbmat_1_addr = getelementptr i3 %tbmat_1, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 14 'getelementptr' 'tbmat_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tbmat_2_addr = getelementptr i3 %tbmat_2, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 15 'getelementptr' 'tbmat_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tbmat_3_addr = getelementptr i3 %tbmat_3, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 16 'getelementptr' 'tbmat_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tbmat_4_addr = getelementptr i3 %tbmat_4, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 17 'getelementptr' 'tbmat_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tbmat_5_addr = getelementptr i3 %tbmat_5, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 18 'getelementptr' 'tbmat_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tbmat_6_addr = getelementptr i3 %tbmat_6, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 19 'getelementptr' 'tbmat_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tbmat_7_addr = getelementptr i3 %tbmat_7, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 20 'getelementptr' 'tbmat_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tbmat_8_addr = getelementptr i3 %tbmat_8, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 21 'getelementptr' 'tbmat_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tbmat_9_addr = getelementptr i3 %tbmat_9, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 22 'getelementptr' 'tbmat_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tbmat_10_addr = getelementptr i3 %tbmat_10, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 23 'getelementptr' 'tbmat_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tbmat_11_addr = getelementptr i3 %tbmat_11, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 24 'getelementptr' 'tbmat_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tbmat_12_addr = getelementptr i3 %tbmat_12, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 25 'getelementptr' 'tbmat_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tbmat_13_addr = getelementptr i3 %tbmat_13, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 26 'getelementptr' 'tbmat_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tbmat_14_addr = getelementptr i3 %tbmat_14, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 27 'getelementptr' 'tbmat_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tbmat_15_addr = getelementptr i3 %tbmat_15, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 28 'getelementptr' 'tbmat_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tbmat_16_addr = getelementptr i3 %tbmat_16, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 29 'getelementptr' 'tbmat_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tbmat_17_addr = getelementptr i3 %tbmat_17, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 30 'getelementptr' 'tbmat_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tbmat_18_addr = getelementptr i3 %tbmat_18, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 31 'getelementptr' 'tbmat_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tbmat_19_addr = getelementptr i3 %tbmat_19, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 32 'getelementptr' 'tbmat_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tbmat_20_addr = getelementptr i3 %tbmat_20, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 33 'getelementptr' 'tbmat_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tbmat_21_addr = getelementptr i3 %tbmat_21, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 34 'getelementptr' 'tbmat_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tbmat_22_addr = getelementptr i3 %tbmat_22, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 35 'getelementptr' 'tbmat_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tbmat_23_addr = getelementptr i3 %tbmat_23, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 36 'getelementptr' 'tbmat_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tbmat_24_addr = getelementptr i3 %tbmat_24, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 37 'getelementptr' 'tbmat_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tbmat_25_addr = getelementptr i3 %tbmat_25, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 38 'getelementptr' 'tbmat_25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tbmat_26_addr = getelementptr i3 %tbmat_26, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 39 'getelementptr' 'tbmat_26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tbmat_27_addr = getelementptr i3 %tbmat_27, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 40 'getelementptr' 'tbmat_27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tbmat_28_addr = getelementptr i3 %tbmat_28, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 41 'getelementptr' 'tbmat_28_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tbmat_29_addr = getelementptr i3 %tbmat_29, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 42 'getelementptr' 'tbmat_29_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tbmat_30_addr = getelementptr i3 %tbmat_30, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 43 'getelementptr' 'tbmat_30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tbmat_31_addr = getelementptr i3 %tbmat_31, i64 0, i64 %zext_ln23" [src/traceback.cpp:23]   --->   Operation 44 'getelementptr' 'tbmat_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%tbmat_0_load = load i11 %tbmat_0_addr" [src/traceback.cpp:23]   --->   Operation 45 'load' 'tbmat_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%tbmat_1_load = load i11 %tbmat_1_addr" [src/traceback.cpp:23]   --->   Operation 46 'load' 'tbmat_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%tbmat_2_load = load i11 %tbmat_2_addr" [src/traceback.cpp:23]   --->   Operation 47 'load' 'tbmat_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%tbmat_3_load = load i11 %tbmat_3_addr" [src/traceback.cpp:23]   --->   Operation 48 'load' 'tbmat_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%tbmat_4_load = load i11 %tbmat_4_addr" [src/traceback.cpp:23]   --->   Operation 49 'load' 'tbmat_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%tbmat_5_load = load i11 %tbmat_5_addr" [src/traceback.cpp:23]   --->   Operation 50 'load' 'tbmat_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%tbmat_6_load = load i11 %tbmat_6_addr" [src/traceback.cpp:23]   --->   Operation 51 'load' 'tbmat_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%tbmat_7_load = load i11 %tbmat_7_addr" [src/traceback.cpp:23]   --->   Operation 52 'load' 'tbmat_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%tbmat_8_load = load i11 %tbmat_8_addr" [src/traceback.cpp:23]   --->   Operation 53 'load' 'tbmat_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%tbmat_9_load = load i11 %tbmat_9_addr" [src/traceback.cpp:23]   --->   Operation 54 'load' 'tbmat_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%tbmat_10_load = load i11 %tbmat_10_addr" [src/traceback.cpp:23]   --->   Operation 55 'load' 'tbmat_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%tbmat_11_load = load i11 %tbmat_11_addr" [src/traceback.cpp:23]   --->   Operation 56 'load' 'tbmat_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%tbmat_12_load = load i11 %tbmat_12_addr" [src/traceback.cpp:23]   --->   Operation 57 'load' 'tbmat_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%tbmat_13_load = load i11 %tbmat_13_addr" [src/traceback.cpp:23]   --->   Operation 58 'load' 'tbmat_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%tbmat_14_load = load i11 %tbmat_14_addr" [src/traceback.cpp:23]   --->   Operation 59 'load' 'tbmat_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%tbmat_15_load = load i11 %tbmat_15_addr" [src/traceback.cpp:23]   --->   Operation 60 'load' 'tbmat_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%tbmat_16_load = load i11 %tbmat_16_addr" [src/traceback.cpp:23]   --->   Operation 61 'load' 'tbmat_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%tbmat_17_load = load i11 %tbmat_17_addr" [src/traceback.cpp:23]   --->   Operation 62 'load' 'tbmat_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%tbmat_18_load = load i11 %tbmat_18_addr" [src/traceback.cpp:23]   --->   Operation 63 'load' 'tbmat_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%tbmat_19_load = load i11 %tbmat_19_addr" [src/traceback.cpp:23]   --->   Operation 64 'load' 'tbmat_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%tbmat_20_load = load i11 %tbmat_20_addr" [src/traceback.cpp:23]   --->   Operation 65 'load' 'tbmat_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%tbmat_21_load = load i11 %tbmat_21_addr" [src/traceback.cpp:23]   --->   Operation 66 'load' 'tbmat_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%tbmat_22_load = load i11 %tbmat_22_addr" [src/traceback.cpp:23]   --->   Operation 67 'load' 'tbmat_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%tbmat_23_load = load i11 %tbmat_23_addr" [src/traceback.cpp:23]   --->   Operation 68 'load' 'tbmat_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%tbmat_24_load = load i11 %tbmat_24_addr" [src/traceback.cpp:23]   --->   Operation 69 'load' 'tbmat_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%tbmat_25_load = load i11 %tbmat_25_addr" [src/traceback.cpp:23]   --->   Operation 70 'load' 'tbmat_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%tbmat_26_load = load i11 %tbmat_26_addr" [src/traceback.cpp:23]   --->   Operation 71 'load' 'tbmat_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%tbmat_27_load = load i11 %tbmat_27_addr" [src/traceback.cpp:23]   --->   Operation 72 'load' 'tbmat_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%tbmat_28_load = load i11 %tbmat_28_addr" [src/traceback.cpp:23]   --->   Operation 73 'load' 'tbmat_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%tbmat_29_load = load i11 %tbmat_29_addr" [src/traceback.cpp:23]   --->   Operation 74 'load' 'tbmat_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%tbmat_30_load = load i11 %tbmat_30_addr" [src/traceback.cpp:23]   --->   Operation 75 'load' 'tbmat_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%tbmat_31_load = load i11 %tbmat_31_addr" [src/traceback.cpp:23]   --->   Operation 76 'load' 'tbmat_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%tbmat_0_load = load i11 %tbmat_0_addr" [src/traceback.cpp:23]   --->   Operation 77 'load' 'tbmat_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i3 %tbmat_0_load" [src/traceback.cpp:23]   --->   Operation 78 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%tbmat_1_load = load i11 %tbmat_1_addr" [src/traceback.cpp:23]   --->   Operation 79 'load' 'tbmat_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i3 %tbmat_1_load" [src/traceback.cpp:23]   --->   Operation 80 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%tbmat_2_load = load i11 %tbmat_2_addr" [src/traceback.cpp:23]   --->   Operation 81 'load' 'tbmat_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i3 %tbmat_2_load" [src/traceback.cpp:23]   --->   Operation 82 'trunc' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%tbmat_3_load = load i11 %tbmat_3_addr" [src/traceback.cpp:23]   --->   Operation 83 'load' 'tbmat_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i3 %tbmat_3_load" [src/traceback.cpp:23]   --->   Operation 84 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%tbmat_4_load = load i11 %tbmat_4_addr" [src/traceback.cpp:23]   --->   Operation 85 'load' 'tbmat_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i3 %tbmat_4_load" [src/traceback.cpp:23]   --->   Operation 86 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%tbmat_5_load = load i11 %tbmat_5_addr" [src/traceback.cpp:23]   --->   Operation 87 'load' 'tbmat_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i3 %tbmat_5_load" [src/traceback.cpp:23]   --->   Operation 88 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%tbmat_6_load = load i11 %tbmat_6_addr" [src/traceback.cpp:23]   --->   Operation 89 'load' 'tbmat_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = trunc i3 %tbmat_6_load" [src/traceback.cpp:23]   --->   Operation 90 'trunc' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%tbmat_7_load = load i11 %tbmat_7_addr" [src/traceback.cpp:23]   --->   Operation 91 'load' 'tbmat_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = trunc i3 %tbmat_7_load" [src/traceback.cpp:23]   --->   Operation 92 'trunc' 'trunc_ln23_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%tbmat_8_load = load i11 %tbmat_8_addr" [src/traceback.cpp:23]   --->   Operation 93 'load' 'tbmat_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = trunc i3 %tbmat_8_load" [src/traceback.cpp:23]   --->   Operation 94 'trunc' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/2] (1.23ns)   --->   "%tbmat_9_load = load i11 %tbmat_9_addr" [src/traceback.cpp:23]   --->   Operation 95 'load' 'tbmat_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = trunc i3 %tbmat_9_load" [src/traceback.cpp:23]   --->   Operation 96 'trunc' 'trunc_ln23_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%tbmat_10_load = load i11 %tbmat_10_addr" [src/traceback.cpp:23]   --->   Operation 97 'load' 'tbmat_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = trunc i3 %tbmat_10_load" [src/traceback.cpp:23]   --->   Operation 98 'trunc' 'trunc_ln23_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (1.23ns)   --->   "%tbmat_11_load = load i11 %tbmat_11_addr" [src/traceback.cpp:23]   --->   Operation 99 'load' 'tbmat_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = trunc i3 %tbmat_11_load" [src/traceback.cpp:23]   --->   Operation 100 'trunc' 'trunc_ln23_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%tbmat_12_load = load i11 %tbmat_12_addr" [src/traceback.cpp:23]   --->   Operation 101 'load' 'tbmat_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = trunc i3 %tbmat_12_load" [src/traceback.cpp:23]   --->   Operation 102 'trunc' 'trunc_ln23_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%tbmat_13_load = load i11 %tbmat_13_addr" [src/traceback.cpp:23]   --->   Operation 103 'load' 'tbmat_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = trunc i3 %tbmat_13_load" [src/traceback.cpp:23]   --->   Operation 104 'trunc' 'trunc_ln23_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%tbmat_14_load = load i11 %tbmat_14_addr" [src/traceback.cpp:23]   --->   Operation 105 'load' 'tbmat_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln23_15 = trunc i3 %tbmat_14_load" [src/traceback.cpp:23]   --->   Operation 106 'trunc' 'trunc_ln23_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (1.23ns)   --->   "%tbmat_15_load = load i11 %tbmat_15_addr" [src/traceback.cpp:23]   --->   Operation 107 'load' 'tbmat_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln23_16 = trunc i3 %tbmat_15_load" [src/traceback.cpp:23]   --->   Operation 108 'trunc' 'trunc_ln23_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (1.23ns)   --->   "%tbmat_16_load = load i11 %tbmat_16_addr" [src/traceback.cpp:23]   --->   Operation 109 'load' 'tbmat_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln23_17 = trunc i3 %tbmat_16_load" [src/traceback.cpp:23]   --->   Operation 110 'trunc' 'trunc_ln23_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (1.23ns)   --->   "%tbmat_17_load = load i11 %tbmat_17_addr" [src/traceback.cpp:23]   --->   Operation 111 'load' 'tbmat_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln23_18 = trunc i3 %tbmat_17_load" [src/traceback.cpp:23]   --->   Operation 112 'trunc' 'trunc_ln23_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/2] (1.23ns)   --->   "%tbmat_18_load = load i11 %tbmat_18_addr" [src/traceback.cpp:23]   --->   Operation 113 'load' 'tbmat_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln23_19 = trunc i3 %tbmat_18_load" [src/traceback.cpp:23]   --->   Operation 114 'trunc' 'trunc_ln23_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%tbmat_19_load = load i11 %tbmat_19_addr" [src/traceback.cpp:23]   --->   Operation 115 'load' 'tbmat_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln23_20 = trunc i3 %tbmat_19_load" [src/traceback.cpp:23]   --->   Operation 116 'trunc' 'trunc_ln23_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%tbmat_20_load = load i11 %tbmat_20_addr" [src/traceback.cpp:23]   --->   Operation 117 'load' 'tbmat_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln23_21 = trunc i3 %tbmat_20_load" [src/traceback.cpp:23]   --->   Operation 118 'trunc' 'trunc_ln23_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%tbmat_21_load = load i11 %tbmat_21_addr" [src/traceback.cpp:23]   --->   Operation 119 'load' 'tbmat_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln23_22 = trunc i3 %tbmat_21_load" [src/traceback.cpp:23]   --->   Operation 120 'trunc' 'trunc_ln23_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%tbmat_22_load = load i11 %tbmat_22_addr" [src/traceback.cpp:23]   --->   Operation 121 'load' 'tbmat_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln23_23 = trunc i3 %tbmat_22_load" [src/traceback.cpp:23]   --->   Operation 122 'trunc' 'trunc_ln23_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%tbmat_23_load = load i11 %tbmat_23_addr" [src/traceback.cpp:23]   --->   Operation 123 'load' 'tbmat_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln23_24 = trunc i3 %tbmat_23_load" [src/traceback.cpp:23]   --->   Operation 124 'trunc' 'trunc_ln23_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%tbmat_24_load = load i11 %tbmat_24_addr" [src/traceback.cpp:23]   --->   Operation 125 'load' 'tbmat_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln23_25 = trunc i3 %tbmat_24_load" [src/traceback.cpp:23]   --->   Operation 126 'trunc' 'trunc_ln23_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%tbmat_25_load = load i11 %tbmat_25_addr" [src/traceback.cpp:23]   --->   Operation 127 'load' 'tbmat_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln23_26 = trunc i3 %tbmat_25_load" [src/traceback.cpp:23]   --->   Operation 128 'trunc' 'trunc_ln23_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%tbmat_26_load = load i11 %tbmat_26_addr" [src/traceback.cpp:23]   --->   Operation 129 'load' 'tbmat_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln23_27 = trunc i3 %tbmat_26_load" [src/traceback.cpp:23]   --->   Operation 130 'trunc' 'trunc_ln23_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%tbmat_27_load = load i11 %tbmat_27_addr" [src/traceback.cpp:23]   --->   Operation 131 'load' 'tbmat_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln23_28 = trunc i3 %tbmat_27_load" [src/traceback.cpp:23]   --->   Operation 132 'trunc' 'trunc_ln23_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%tbmat_28_load = load i11 %tbmat_28_addr" [src/traceback.cpp:23]   --->   Operation 133 'load' 'tbmat_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln23_29 = trunc i3 %tbmat_28_load" [src/traceback.cpp:23]   --->   Operation 134 'trunc' 'trunc_ln23_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%tbmat_29_load = load i11 %tbmat_29_addr" [src/traceback.cpp:23]   --->   Operation 135 'load' 'tbmat_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln23_30 = trunc i3 %tbmat_29_load" [src/traceback.cpp:23]   --->   Operation 136 'trunc' 'trunc_ln23_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%tbmat_30_load = load i11 %tbmat_30_addr" [src/traceback.cpp:23]   --->   Operation 137 'load' 'tbmat_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln23_31 = trunc i3 %tbmat_30_load" [src/traceback.cpp:23]   --->   Operation 138 'trunc' 'trunc_ln23_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%tbmat_31_load = load i11 %tbmat_31_addr" [src/traceback.cpp:23]   --->   Operation 139 'load' 'tbmat_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 2048> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln23_32 = trunc i3 %tbmat_31_load" [src/traceback.cpp:23]   --->   Operation 140 'trunc' 'trunc_ln23_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.78ns)   --->   "%tbp = mux i2 @_ssdm_op_Mux.ap_auto.32i2.i5, i2 %trunc_ln23_1, i2 %trunc_ln23_2, i2 %trunc_ln23_3, i2 %trunc_ln23_4, i2 %trunc_ln23_5, i2 %trunc_ln23_6, i2 %trunc_ln23_7, i2 %trunc_ln23_8, i2 %trunc_ln23_9, i2 %trunc_ln23_10, i2 %trunc_ln23_11, i2 %trunc_ln23_12, i2 %trunc_ln23_13, i2 %trunc_ln23_14, i2 %trunc_ln23_15, i2 %trunc_ln23_16, i2 %trunc_ln23_17, i2 %trunc_ln23_18, i2 %trunc_ln23_19, i2 %trunc_ln23_20, i2 %trunc_ln23_21, i2 %trunc_ln23_22, i2 %trunc_ln23_23, i2 %trunc_ln23_24, i2 %trunc_ln23_25, i2 %trunc_ln23_26, i2 %trunc_ln23_27, i2 %trunc_ln23_28, i2 %trunc_ln23_29, i2 %trunc_ln23_30, i2 %trunc_ln23_31, i2 %trunc_ln23_32, i5 %empty" [src/traceback.cpp:23]   --->   Operation 141 'mux' 'tbp' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%traceback_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %traceback_out"   --->   Operation 142 'read' 'traceback_out_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.54ns)   --->   "%icmp_ln209 = icmp_eq  i2 %tbp, i2 3" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 143 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.54ns)   --->   "%icmp_ln209_1 = icmp_eq  i2 %tbp, i2 2" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 144 'icmp' 'icmp_ln209_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln209_1)   --->   "%select_ln209 = select i1 %icmp_ln209_1, i2 0, i2 2" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 145 'select' 'select_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln209_1)   --->   "%or_ln209 = or i1 %icmp_ln209_1, i1 %icmp_ln209" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 146 'or' 'or_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln209_1 = select i1 %or_ln209, i2 %select_ln209, i2 1" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 147 'select' 'select_ln209_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i64 %traceback_out_read" [src/traceback.cpp:30]   --->   Operation 148 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (0.42ns)   --->   "%call_ln209 = call void @Traceback_Pipeline_traceback_loop, i32 %max_col_read, i32 %max_row_read, i2 %select_ln209_1, i3 %tbmat_0, i3 %tbmat_1, i3 %tbmat_2, i3 %tbmat_3, i3 %tbmat_4, i3 %tbmat_5, i3 %tbmat_6, i3 %tbmat_7, i3 %tbmat_8, i3 %tbmat_9, i3 %tbmat_10, i3 %tbmat_11, i3 %tbmat_12, i3 %tbmat_13, i3 %tbmat_14, i3 %tbmat_15, i3 %tbmat_16, i3 %tbmat_17, i3 %tbmat_18, i3 %tbmat_19, i3 %tbmat_20, i3 %tbmat_21, i3 %tbmat_22, i3 %tbmat_23, i3 %tbmat_24, i3 %tbmat_25, i3 %tbmat_26, i3 %tbmat_27, i3 %tbmat_28, i3 %tbmat_29, i3 %tbmat_30, i3 %tbmat_31, i64 %traceback_out_read, i2 %trunc_ln30, i32 %gmem" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 149 'call' 'call_ln209' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_19, i32 64, i32 0, void @empty_9, void @empty_20, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln209 = call void @Traceback_Pipeline_traceback_loop, i32 %max_col_read, i32 %max_row_read, i2 %select_ln209_1, i3 %tbmat_0, i3 %tbmat_1, i3 %tbmat_2, i3 %tbmat_3, i3 %tbmat_4, i3 %tbmat_5, i3 %tbmat_6, i3 %tbmat_7, i3 %tbmat_8, i3 %tbmat_9, i3 %tbmat_10, i3 %tbmat_11, i3 %tbmat_12, i3 %tbmat_13, i3 %tbmat_14, i3 %tbmat_15, i3 %tbmat_16, i3 %tbmat_17, i3 %tbmat_18, i3 %tbmat_19, i3 %tbmat_20, i3 %tbmat_21, i3 %tbmat_22, i3 %tbmat_23, i3 %tbmat_24, i3 %tbmat_25, i3 %tbmat_26, i3 %tbmat_27, i3 %tbmat_28, i3 %tbmat_29, i3 %tbmat_30, i3 %tbmat_31, i64 %traceback_out_read, i2 %trunc_ln30, i32 %gmem" [src/frontend.cpp:209->src/traceback.cpp:23]   --->   Operation 151 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [src/traceback.cpp:38]   --->   Operation 152 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.035ns
The critical path consists of the following:
	wire read operation ('max_col_read') on port 'max_col' [37]  (0.000 ns)
	'add' operation ('add_ln23', src/traceback.cpp:23) [45]  (0.798 ns)
	'getelementptr' operation ('tbmat_0_addr', src/traceback.cpp:23) [47]  (0.000 ns)
	'load' operation ('tbmat_0_load', src/traceback.cpp:23) on array 'tbmat_0' [79]  (1.237 ns)

 <State 2>: 2.026ns
The critical path consists of the following:
	'load' operation ('tbmat_0_load', src/traceback.cpp:23) on array 'tbmat_0' [79]  (1.237 ns)
	'mux' operation ('tbp', src/traceback.cpp:23) [143]  (0.789 ns)

 <State 3>: 1.262ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln209', src/frontend.cpp:209->src/traceback.cpp:23) [144]  (0.548 ns)
	'or' operation ('or_ln209', src/frontend.cpp:209->src/traceback.cpp:23) [147]  (0.000 ns)
	'select' operation ('select_ln209_1', src/frontend.cpp:209->src/traceback.cpp:23) [148]  (0.287 ns)
	'call' operation ('call_ln209', src/frontend.cpp:209->src/traceback.cpp:23) to 'Traceback_Pipeline_traceback_loop' [150]  (0.427 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
