NDSummary.OnToolTipsLoaded("File5:uvm_common_phases.svh",{1746:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">The common phases are the set of function and task phases that all uvm_components execute together.&nbsp; All uvm_components are always synchronized with respect to the common phases.</div></div>",1747:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1747\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_build_phase</div></div></div><div class=\"TTSummary\">Create and configure of testbench structure</div></div>",1748:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1748\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_connect_phase</div></div></div><div class=\"TTSummary\">Establish cross-component connections.</div></div>",1749:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1749\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_end_of_elaboration_phase</div></div></div><div class=\"TTSummary\">Fine-tune the testbench.</div></div>",1750:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1750\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_start_of_simulation_phase</div></div></div><div class=\"TTSummary\">Get ready for DUT to be simulated.</div></div>",1751:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1751\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_run_phase</div></div></div><div class=\"TTSummary\">Stimulate the DUT.</div></div>",1752:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1752\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_extract_phase</div></div></div><div class=\"TTSummary\">Extract data from different points of the verficiation environment.</div></div>",1753:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1753\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_check_phase</div></div></div><div class=\"TTSummary\">Check for any unexpected conditions in the verification environment.</div></div>",1754:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1754\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_report_phase</div></div></div><div class=\"TTSummary\">Report results of the test.</div></div>",1755:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1755\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_final_phase</div></div></div><div class=\"TTSummary\">Tie up loose ends.</div></div>"});