// Seed: 3652650132
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  wand id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wand id_5
);
  tri1 id_7;
  always
  fork : SymbolIdentifier
  join : SymbolIdentifier
  initial begin : LABEL_0
    assert (1 - id_2) $display;
  end
  final $display(id_1);
  assign id_7 = {id_3{1}};
  assign id_0 = 1 + 1 == 1;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    output tri0  id_2
);
  tri0 id_4 = 1'b0;
  wire id_5;
  wire id_6;
  assign id_1 = (id_5);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_3 = 0;
  logic [7:0] id_7, id_8 = id_8[1];
endmodule
