cocci_test_suite() {
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 78 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 78 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 77 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 77 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 77 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 76 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 58 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 56 */;
	union {
		struct nvc37b_window_imm_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 53 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 48 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 47 */;
	const struct nv50_disp_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 38 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 33 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 32 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 30 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 30 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wimmgv100.c 29 */;
}
