Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Dec 01 16:54:12 2022
| Host             : DESKTOP-55513A7 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.154 |
| Dynamic (W)              | 0.057 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        5 |       --- |             --- |
| Slice Logic              |     0.013 |    59878 |       --- |             --- |
|   LUT as Logic           |     0.012 |    13933 |     63400 |           21.98 |
|   CARRY4                 |    <0.001 |      332 |     15850 |            2.09 |
|   Register               |    <0.001 |    37141 |    126800 |           29.29 |
|   BUFG                   |    <0.001 |        6 |        32 |           18.75 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |     6872 |     63400 |           10.84 |
|   LUT as Shift Register  |    <0.001 |      221 |     19000 |            1.16 |
|   Others                 |     0.000 |      257 |       --- |             --- |
| Signals                  |     0.037 |    44869 |       --- |             --- |
| Block RAM                |     0.001 |      4.5 |       135 |            3.33 |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.004 |       17 |       210 |            8.10 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.154 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.068 |       0.053 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
| sys_clk_pin                                                         | clk                                        |            10.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| top                                                                         |     0.057 |
|   cpu_instance                                                              |     0.033 |
|     cp0_inst                                                                |    <0.001 |
|     dmem_instance                                                           |     0.008 |
|       ila_inst                                                              |     0.005 |
|         inst                                                                |     0.005 |
|           ila_core_inst                                                     |     0.005 |
|             ila_trace_memory_inst                                           |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.001 |
|                 inst_blk_mem_gen                                            |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                      |     0.001 |
|                     valid.cstr                                              |     0.001 |
|                       ramloop[0].ram.r                                      |    <0.001 |
|                         prim_noinit.ram                                     |    <0.001 |
|                       ramloop[1].ram.r                                      |    <0.001 |
|                         prim_noinit.ram                                     |    <0.001 |
|                       ramloop[2].ram.r                                      |    <0.001 |
|                         prim_noinit.ram                                     |    <0.001 |
|                       ramloop[3].ram.r                                      |    <0.001 |
|                         prim_noinit.ram                                     |    <0.001 |
|                       ramloop[4].ram.r                                      |    <0.001 |
|                         prim_noinit.ram                                     |    <0.001 |
|             u_ila_cap_ctrl                                                  |    <0.001 |
|               U_CDONE                                                       |    <0.001 |
|               U_NS0                                                         |    <0.001 |
|               U_NS1                                                         |    <0.001 |
|               u_cap_addrgen                                                 |    <0.001 |
|                 U_CMPRESET                                                  |    <0.001 |
|                 u_cap_sample_counter                                        |    <0.001 |
|                   U_SCE                                                     |     0.000 |
|                   U_SCMPCE                                                  |     0.000 |
|                   U_SCRST                                                   |    <0.001 |
|                   u_scnt_cmp                                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                       DUT                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|                 u_cap_window_counter                                        |    <0.001 |
|                   U_WCE                                                     |     0.000 |
|                   U_WHCMPCE                                                 |     0.000 |
|                   U_WLCMPCE                                                 |     0.000 |
|                   u_wcnt_hcmp                                               |     0.000 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |     0.000 |
|                       DUT                                                   |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|                   u_wcnt_lcmp                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                       DUT                                                   |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |     0.000 |
|                           u_srlA                                            |     0.000 |
|                           u_srlB                                            |     0.000 |
|                           u_srlC                                            |     0.000 |
|                           u_srlD                                            |     0.000 |
|             u_ila_regs                                                      |     0.003 |
|               MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|               U_XSDB_SLAVE                                                  |     0.001 |
|               reg_15                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_16                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_17                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_18                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_19                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_1a                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_6                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_7                                                         |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_8                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               reg_80                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_81                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_82                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_83                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_84                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_85                                                        |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_887                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               reg_88d                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               reg_890                                                       |     0.000 |
|                 I_EN_STAT_EQ1.U_STAT                                        |     0.000 |
|               reg_9                                                         |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|               reg_srl_fff                                                   |    <0.001 |
|               reg_stream_ffd                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|               reg_stream_ffe                                                |     0.000 |
|                 I_EN_STAT_EQ1.U_STAT                                        |     0.000 |
|             u_ila_reset_ctrl                                                |    <0.001 |
|               arm_detection_inst                                            |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|               halt_detection_inst                                           |    <0.001 |
|             u_trig                                                          |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.000 |
|                   DUT                                                       |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |     0.000 |
|                       u_srlA                                                |     0.000 |
|                       u_srlB                                                |     0.000 |
|                       u_srlC                                                |     0.000 |
|                       u_srlD                                                |     0.000 |
|               U_TM                                                          |    <0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                 N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                 N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                 N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                 N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                     DUT                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |     0.000 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                         u_srlA                                              |     0.000 |
|                         u_srlB                                              |     0.000 |
|                         u_srlC                                              |     0.000 |
|                         u_srlD                                              |     0.000 |
|             xsdb_memory_read_inst                                           |    <0.001 |
|     ex_instance                                                             |    <0.001 |
|       multifier_inst                                                        |    <0.001 |
|     ex_mem_instance                                                         |     0.015 |
|     id_ex_instance                                                          |     0.003 |
|     id_instance                                                             |    <0.001 |
|     if_id_instance                                                          |     0.005 |
|     mem_wb_instance                                                         |    <0.001 |
|     pc_instance                                                             |    <0.001 |
|     reghilo_inst                                                            |    <0.001 |
|     rf_instance                                                             |    <0.001 |
|   dbg_hub                                                                   |     0.001 |
|     inst                                                                    |     0.001 |
|       CORE_XSDB.UUT_MASTER                                                  |     0.001 |
|         U_ICON_INTERFACE                                                    |    <0.001 |
|           U_CMD1                                                            |    <0.001 |
|           U_CMD2                                                            |    <0.001 |
|           U_CMD3                                                            |    <0.001 |
|           U_CMD4                                                            |    <0.001 |
|           U_CMD5                                                            |    <0.001 |
|           U_CMD6_RD                                                         |    <0.001 |
|             U_RD_FIFO                                                       |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                               |    <0.001 |
|                   gconvfifo.rf                                              |    <0.001 |
|                     grf.rf                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                         gr1.rfwft                                           |    <0.001 |
|                         gras.rsts                                           |    <0.001 |
|                         rpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                         gwas.wsts                                           |    <0.001 |
|                         wpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.mem                                 |    <0.001 |
|                         gdm.dm                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                  |    <0.001 |
|                           RAM_reg_0_15_12_15                                |    <0.001 |
|                           RAM_reg_0_15_6_11                                 |    <0.001 |
|                       rstblk                                                |    <0.001 |
|           U_CMD6_WR                                                         |    <0.001 |
|             U_WR_FIFO                                                       |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                         |    <0.001 |
|                 inst_fifo_gen                                               |    <0.001 |
|                   gconvfifo.rf                                              |    <0.001 |
|                     grf.rf                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                            |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                         gras.rsts                                           |    <0.001 |
|                         rpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                         gwas.wsts                                           |    <0.001 |
|                         wpntr                                               |    <0.001 |
|                       gntv_or_sync_fifo.mem                                 |    <0.001 |
|                         gdm.dm                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                  |    <0.001 |
|                           RAM_reg_0_15_12_15                                |    <0.001 |
|                           RAM_reg_0_15_6_11                                 |    <0.001 |
|                       rstblk                                                |    <0.001 |
|           U_CMD7_CTL                                                        |    <0.001 |
|           U_CMD7_STAT                                                       |    <0.001 |
|           U_STATIC_STATUS                                                   |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                      |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                               |    <0.001 |
|           U_RD_ABORT_FLAG                                                   |    <0.001 |
|           U_RD_REQ_FLAG                                                     |    <0.001 |
|           U_TIMER                                                           |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                      |    <0.001 |
|         U_CMD                                                               |    <0.001 |
|         U_STAT                                                              |    <0.001 |
|         U_SYNC                                                              |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                |    <0.001 |
|   imem_instance                                                             |     0.001 |
|     dmg_inst_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         synth_options.dist_mem_inst                                         |    <0.001 |
|           gen_rom.rom_inst                                                  |    <0.001 |
|   lo4_led_driver_instance                                                   |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


