#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Nov  9 13:13:07 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=G8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=G8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=E6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=E6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=C4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=C4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {u2_ch0_led[0]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[0]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch0_led[1]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[1]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch0_led[2]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch0_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch0_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch0_led[2]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch1_led[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[1]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 17)] | Port u2_ch1_led[1] has been placed at location L19, whose type is share pin.
Executing : def_port {u2_ch1_led[1]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch1_led[2]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch1_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch1_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 18)] | Port u2_ch1_led[2] has been placed at location K20, whose type is share pin.
Executing : def_port {u2_ch1_led[2]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[0]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 19)] | Port u2_ch2_led[0] has been placed at location L17, whose type is share pin.
Executing : def_port {u2_ch2_led[0]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[1]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 20)] | Port u2_ch2_led[1] has been placed at location K17, whose type is share pin.
Executing : def_port {u2_ch2_led[1]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch2_led[2]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch2_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch2_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch2_led[2]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[0]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[0]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[1]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[1]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_ch3_led[2]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_ch3_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_ch3_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u2_ch3_led[2]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_mdc_o} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_mdc_o is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_mdc_o is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 25)] | Port u2_mdc_o has been placed at location C18, whose type is share pin.
Executing : def_port {u2_mdc_o} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_mdio} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_mdio is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_mdio is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 26)] | Port u2_mdio has been placed at location D17, whose type is share pin.
Executing : def_port {u2_mdio} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u2_rstn_out} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u2_rstn_out is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u2_rstn_out is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 27)] | Port u2_rstn_out has been placed at location B20, whose type is share pin.
Executing : def_port {u2_rstn_out} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[0]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[0]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[1]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[1]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch0_led[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch0_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch0_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch0_led[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[0]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch1_led[0]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[1]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 32)] | Port u10_ch1_led[1] has been placed at location T21, whose type is share pin.
Executing : def_port {u10_ch1_led[1]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch1_led[2]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch1_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch1_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch1_led[2]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[0]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 34)] | Port u10_ch2_led[0] has been placed at location R20, whose type is share pin.
Executing : def_port {u10_ch2_led[0]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[1]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 35)] | Port u10_ch2_led[1] has been placed at location R22, whose type is share pin.
Executing : def_port {u10_ch2_led[1]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch2_led[2]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch2_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch2_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch2_led[2]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[0] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[0] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_ch3_led[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[1]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[1] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[1] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 38)] | Port u10_ch3_led[1] has been placed at location M21, whose type is share pin.
Executing : def_port {u10_ch3_led[1]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_ch3_led[2]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_ch3_led[2] is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_ch3_led[2] is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 39)] | Port u10_ch3_led[2] has been placed at location M22, whose type is share pin.
Executing : def_port {u10_ch3_led[2]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_mdc_o} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_mdc_o is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_mdc_o is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_mdc_o} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_mdio} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_mdio is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_mdio is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {u10_mdio} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {u10_rstn_out} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2009: u10_rstn_out is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: u10_rstn_out is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 42)] | Port u10_rstn_out has been placed at location V17, whose type is share pin.
Executing : def_port {u10_rstn_out} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {rstn} LOC=U6 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/eth/eth_test/device_map/mesethernet_test.pcf(line number: 44)] | Port rstn has been placed at location U6, whose type is share pin.
Executing : def_port {rstn} LOC=U6 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_inst_site {u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst} HSST_88_340
Executing : def_inst_site {u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst} HSST_88_340 successfully
W: ConstraintEditor-4019: Port 'i_p_l0rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l0rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l1rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l1rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l0txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l0txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l1txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l1txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: qsgmii_sfp0_lane1/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp0_lane1/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u2_lane3/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u2_lane3/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u10_lane2/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: qsgmii_u10_lane2/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Phase 1.1 1st GP placement started.
Design Utilization : 33%.
First map gop timing takes 0.22 sec
Worst slack after clock region global placement is 15735
Wirelength after clock region global placement is 78558.
1st GP placement takes 6.06 sec.

Phase 1.2 Clock placement started.
Mapping instance u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_326_323.
Mapping instance clkbufg_13/gopclkbufg to USCM_84_117.
Mapping instance clkgate_14/gopclkgate to IOCKGATE_326_322.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_115.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_116.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_12/gopclkbufg to USCM_84_118.
Clock placement takes 0.36 sec.

Pre global placement takes 6.98 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_71_373.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_71_374.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_23_373.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_23_374.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_43_373.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_43_374.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_15_373.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_15_374.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOL_19_5.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_211_5.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_19_374.
Placed fixed group with base inst u2_ch0_led_obuf[0]/opit_1 on IOL_327_110.
Placed fixed group with base inst u2_ch0_led_obuf[1]/opit_1 on IOL_327_109.
Placed fixed group with base inst u2_ch0_led_obuf[2]/opit_1 on IOL_327_122.
Placed fixed group with base inst u2_ch1_led_obuf[0]/opit_1 on IOL_327_121.
Placed fixed group with base inst u2_ch1_led_obuf[1]/opit_1 on IOL_327_233.
Placed fixed group with base inst u2_ch1_led_obuf[2]/opit_1 on IOL_327_234.
Placed fixed group with base inst u2_ch2_led_obuf[0]/opit_1 on IOL_327_241.
Placed fixed group with base inst u2_ch2_led_obuf[1]/opit_1 on IOL_327_242.
Placed fixed group with base inst u2_ch2_led_obuf[2]/opit_1 on IOL_327_209.
Placed fixed group with base inst u2_ch3_led_obuf[0]/opit_1 on IOL_327_229.
Placed fixed group with base inst u2_ch3_led_obuf[1]/opit_1 on IOL_327_230.
Placed fixed group with base inst u2_ch3_led_obuf[2]/opit_1 on IOL_327_213.
Placed fixed group with base inst u2_mdc_o_obuf/opit_1 on IOL_323_373.
Placed fixed group with base inst u2_rstn_out_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst u10_ch0_led_obuf[0]/opit_1 on IOL_327_142.
Placed fixed group with base inst u10_ch0_led_obuf[1]/opit_1 on IOL_327_141.
Placed fixed group with base inst u10_ch0_led_obuf[2]/opit_1 on IOL_327_150.
Placed fixed group with base inst u10_ch1_led_obuf[0]/opit_1 on IOL_327_149.
Placed fixed group with base inst u10_ch1_led_obuf[1]/opit_1 on IOL_327_166.
Placed fixed group with base inst u10_ch1_led_obuf[2]/opit_1 on IOL_327_165.
Placed fixed group with base inst u10_ch2_led_obuf[0]/opit_1 on IOL_327_170.
Placed fixed group with base inst u10_ch2_led_obuf[1]/opit_1 on IOL_327_169.
Placed fixed group with base inst u10_ch2_led_obuf[2]/opit_1 on IOL_327_137.
Placed fixed group with base inst u10_ch3_led_obuf[0]/opit_1 on IOL_327_138.
Placed fixed group with base inst u10_ch3_led_obuf[1]/opit_1 on IOL_327_202.
Placed fixed group with base inst u10_ch3_led_obuf[2]/opit_1 on IOL_327_201.
Placed fixed group with base inst u10_mdc_o_obuf/opit_1 on IOL_327_41.
Placed fixed group with base inst u10_rstn_out_obuf/opit_1 on IOL_319_6.
Placed fixed group with base inst u_yt_ctrl.u_mdio_master_driver.mdio_tri_1/opit_1 on IOL_323_374.
Placed fixed group with base inst u_yt_ctrl.u_mdio_master_driver.mdio_tri_2/opit_1 on IOL_327_42.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_13/gopclkbufg on USCM_84_117.
Placed fixed instance clkgate_14/gopclkgate on IOCKGATE_326_322.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_326_323.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.27 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 9930.
	8 iterations finished.
	Final slack 14090.
Super clustering done.
Design Utilization : 33%.
Worst slack after global placement is 15819
2nd GP placement takes 4.55 sec.

Wirelength after global placement is 80654.
Global placement takes 4.86 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 88035.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 9930.
	8 iterations finished.
	Final slack 14090.
Super clustering done.
Design Utilization : 33%.
Worst slack after post global placement is 15819
3rd GP placement takes 4.70 sec.

Wirelength after post global placement is 81011.
Post global placement takes 4.70 sec.

Phase 4 Legalization started.
The average distance in LP is 0.652670.
Wirelength after legalization is 121899.
Legalization takes 1.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 12922.
Replication placement takes 0.30 sec.

Wirelength after replication placement is 121899.
Phase 5.2 DP placement started.
Legalized cost 12922.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.27 sec.

Wirelength after detailed placement is 121899.
Timing-driven detailed placement takes 0.59 sec.

Worst slack is 12922, TNS after placement is 0.
Placement done.
Total placement takes 21.53 sec.
Finished placement.

Routing started.
Building routing graph takes 1.08 sec.
Worst slack is 12922, TNS before global route is 0.
Processing design graph takes 1.06 sec.
Total memory for routing:
	130.064970 M.
Total nets for routing : 24583.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 26 nets, it takes 0.03 sec.
Unrouted nets 235 at the end of iteration 0.
Unrouted nets 147 at the end of iteration 1.
Unrouted nets 101 at the end of iteration 2.
Unrouted nets 78 at the end of iteration 3.
Unrouted nets 41 at the end of iteration 4.
Unrouted nets 30 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 9 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 353 nets, it takes 1.67 sec.
Unrouted nets 122 at the end of iteration 0.
Unrouted nets 44 at the end of iteration 1.
Unrouted nets 15 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 3 processed 414 nets, it takes 0.69 sec.
Global routing takes 2.50 sec.
Total 25645 subnets.
    forward max bucket size 86786 , backward 115.
        Unrouted nets 19545 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.390625 sec.
    forward max bucket size 85629 , backward 285.
        Unrouted nets 16710 at the end of iteration 1.
    route iteration 1, CPU time elapsed 3.578125 sec.
    forward max bucket size 85065 , backward 275.
        Unrouted nets 12763 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.515625 sec.
    forward max bucket size 1842 , backward 417.
        Unrouted nets 11415 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.796875 sec.
    forward max bucket size 77056 , backward 524.
        Unrouted nets 9216 at the end of iteration 4.
    route iteration 4, CPU time elapsed 2.687500 sec.
    forward max bucket size 2389 , backward 489.
        Unrouted nets 7672 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.296875 sec.
    forward max bucket size 3601 , backward 611.
        Unrouted nets 7124 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.906250 sec.
    forward max bucket size 77502 , backward 581.
        Unrouted nets 5412 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.875000 sec.
    forward max bucket size 2925 , backward 576.
        Unrouted nets 4075 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.609375 sec.
    forward max bucket size 79567 , backward 472.
        Unrouted nets 3031 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.609375 sec.
    forward max bucket size 2615 , backward 560.
        Unrouted nets 2133 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.359375 sec.
    forward max bucket size 2533 , backward 571.
        Unrouted nets 1542 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.312500 sec.
    forward max bucket size 3525 , backward 368.
        Unrouted nets 1084 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.234375 sec.
    forward max bucket size 3628 , backward 1114.
        Unrouted nets 717 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.187500 sec.
    forward max bucket size 274 , backward 389.
        Unrouted nets 530 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.140625 sec.
    forward max bucket size 319 , backward 225.
        Unrouted nets 365 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.109375 sec.
    forward max bucket size 2266 , backward 179.
        Unrouted nets 266 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.093750 sec.
    forward max bucket size 130 , backward 294.
        Unrouted nets 191 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.093750 sec.
    forward max bucket size 184 , backward 269.
        Unrouted nets 126 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.093750 sec.
    forward max bucket size 50 , backward 207.
        Unrouted nets 91 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.093750 sec.
    forward max bucket size 2561 , backward 65.
        Unrouted nets 71 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.078125 sec.
    forward max bucket size 3252 , backward 253.
        Unrouted nets 44 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.078125 sec.
    forward max bucket size 3306 , backward 249.
        Unrouted nets 29 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.078125 sec.
    forward max bucket size 31 , backward 146.
        Unrouted nets 23 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.093750 sec.
    forward max bucket size 4018 , backward 117.
        Unrouted nets 20 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 4043 , backward 136.
        Unrouted nets 17 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.093750 sec.
    forward max bucket size 28 , backward 36.
        Unrouted nets 14 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.078125 sec.
    forward max bucket size 17 , backward 35.
        Unrouted nets 15 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.062500 sec.
    forward max bucket size 17 , backward 34.
        Unrouted nets 6 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.078125 sec.
    forward max bucket size 19 , backward 46.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 104.
        Unrouted nets 6 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.078125 sec.
    forward max bucket size 11 , backward 22.
        Unrouted nets 4 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 26.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 24.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 24.
        Unrouted nets 0 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.078125 sec.
Detailed routing takes 35 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_12/gopclkbufg:CLK is routed by SRB.
I: Design net nt_u2_mdc_o is routed by general path.
C: Route-2036: The clock path from u_yt_ctrl/u_mdio_master_driver/u_GTP_IOCLKDIV/gopclkdiv:CLKDIV to clkbufg_13/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 26.38 sec.
Start fix hold violation.
Build tmp routing results takes 0.23 sec.
Timing analysis takes 0.19 sec.
Hold violation fix iter 0 takes 0.30 sec, total_step_forward 105874.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 174.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.83 sec.
Used SRB routing arc is 193398.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 33.77 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2545     | 6450          | 40                 
|   FF                     | 8105     | 38700         | 21                 
|   LUT                    | 8675     | 25800         | 34                 
|   LUT-FF pairs           | 3189     | 25800         | 13                 
| Use of CLMS              | 1570     | 4250          | 37                 
|   FF                     | 4650     | 25500         | 19                 
|   LUT                    | 5269     | 17000         | 31                 
|   LUT-FF pairs           | 1858     | 17000         | 11                 
|   Distributed RAM        | 320      | 17000         | 2                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 25.5     | 134           | 20                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 838      | 6672          | 13                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 42       | 296           | 15                 
|   IOBD                   | 8        | 64            | 13                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 26       | 161           | 17                 
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 1        | 20            | 5                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 42       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 11       | 30            | 37                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'mesethernet_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:28s
Action pnr: CPU time elapsed is 0h:1m:16s
Action pnr: Process CPU time elapsed is 0h:1m:20s
Current time: Sat Nov  9 13:14:33 2024
Action pnr: Peak memory pool usage is 1,319 MB
