C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module Dec
-- Compiling module vDFFE
-- Compiling module Mux8

Top level modules:
	regfile

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU
-- Compiling module AddSub
-- Compiling module Adder1

Top level modules:
	ALU

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control
-- Compiling module vDFF

Top level modules:
	control

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module Mux2a
-- Compiling module Mux4b

Top level modules:
	datapath

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_autograder_check.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_autograder_check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_check

Top level modules:
	lab6_check

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/lab6_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab6_top
-- Compiling module input_iface
-- Compiling module vDFF
-- Compiling module sseg

Top level modules:
	lab6_top

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu_tb.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/alu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm_tb.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/fsm_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control_tb

Top level modules:
	control_tb

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v {2 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstructionDecoder
-- Compiling module Mux3b
** Warning: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v(84): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/instructionDecoder.v(86): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	InstructionDecoder

} {} {}} C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/shifter.v {1 {vlog -work work -stats=none C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab6/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}}
