// Seed: 1573383941
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output supply1 id_2,
    input tri0 id_3
);
  generate
    if (1 / 1'b0)
      for (id_5 = 1; id_5 & id_3; id_0 = 1) begin : LABEL_0
        wire id_6;
      end
  endgenerate
  assign module_1.type_18 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    output supply0 id_11,
    output supply0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_7
  );
endmodule
