# Reading C:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do spi_test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/wait_N_seconds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:08 on Aug 14,2019
# vcom -reportprogress 300 -93 -work work C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/wait_N_seconds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wait_N_seconds
# -- Compiling architecture behaviour of wait_N_seconds
# End time: 14:30:08 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/simulation/modelsim/wait_N_seconds.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Aug 14,2019
# vcom -reportprogress 300 -work work C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/simulation/modelsim/wait_N_seconds.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wait_N_seconds_vhd_tst
# -- Compiling architecture wait_N_seconds_arch of wait_N_seconds_vhd_tst
# End time: 14:30:45 on Aug 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/simulation/modelsim/wait_N_seconds.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:22 on Aug 14,2019
# vcom -reportprogress 300 -work work C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 241/Referral/spi_slave-master/SPI_SLAVE_EXAMPLE/FPGA/simulation/modelsim/wait_N_seconds.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wait_N_seconds_vhd_tst
# -- Compiling architecture wait_N_seconds_arch of wait_N_seconds_vhd_tst
# End time: 14:31:23 on Aug 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.wait_n_seconds_vhd_tst
# vsim work.wait_n_seconds_vhd_tst 
# Start time: 14:31:24 on Aug 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.wait_n_seconds_vhd_tst(wait_n_seconds_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.wait_n_seconds(behaviour)
add wave -position insertpoint  \
sim:/wait_n_seconds_vhd_tst/RESET \
sim:/wait_n_seconds_vhd_tst/CLK \
sim:/wait_n_seconds_vhd_tst/READY \
sim:/wait_n_seconds_vhd_tst/START
run
# End time: 16:05:20 on Aug 14,2019, Elapsed time: 1:33:56
# Errors: 0, Warnings: 0
