Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 415097e419d14a4c88cd1665e8838955 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiCycle_func_impl xil_defaultlib.multiCycle -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.alu [alu_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001110")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010011")(0,7)\]
Compiling architecture ldpe_v of entity unisim.LDPE [ldpe_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture structure of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.Memory [memory_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1101")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg [reg_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture structure of entity xil_defaultlib.multicycle
Built simulation snapshot multiCycle_func_impl
