// Seed: 3691789075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  always @(posedge id_3 or posedge id_2) begin
    id_1 = ~id_4;
  end
endmodule
