// Seed: 746159713
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output wand id_2,
    input  wire id_3,
    output wand id_4
);
  wire id_6;
  logic [1 'b0 : 1  ==  -1] id_7;
endmodule
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply0 module_1,
    input tri id_3,
    output tri id_4
);
  supply0 id_6;
  assign id_6 = 1;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_1,
      id_4
  );
  always force id_4 = -1;
  assign id_4 = {-1, 1, 1};
  assign id_6 = -1;
endmodule
