// Seed: 2181986711
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    output tri1 id_12,
    input supply0 id_13,
    output wire id_14
);
  assign id_3  = 1 == 1 & 1'd0 < 1;
  assign id_14 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input uwire id_3
    , id_23,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15,
    output wire id_16,
    input wire id_17,
    input tri id_18,
    input uwire id_19,
    input supply1 id_20,
    output supply1 id_21
);
  assign id_9 = id_20;
  module_0(
      id_20,
      id_11,
      id_9,
      id_21,
      id_4,
      id_0,
      id_7,
      id_19,
      id_19,
      id_20,
      id_14,
      id_8,
      id_7,
      id_14,
      id_7
  );
endmodule
