<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Matrix Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_matrix-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Matrix Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___m_a_t_r_i_x.xhtml">AHB Bus Matrix</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> hardware registers.  
 <a href="struct_matrix.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2matrix_8h_source.xhtml">matrix.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7c6f8d74d2149fda95e0ddecf3ab6d0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7c6f8d74d2149fda95e0ddecf3ab6d0f">MATRIX_MCFG</a> [3]</td></tr>
<tr class="memdesc:a7c6f8d74d2149fda95e0ddecf3ab6d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register  <a href="#a7c6f8d74d2149fda95e0ddecf3ab6d0f">More...</a><br /></td></tr>
<tr class="separator:a7c6f8d74d2149fda95e0ddecf3ab6d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a012dcf1767bb302cee4e8ad256843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae3a012dcf1767bb302cee4e8ad256843">Reserved1</a> [13]</td></tr>
<tr class="separator:ae3a012dcf1767bb302cee4e8ad256843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02ca6627de012f04ca440f0aac6b80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ac02ca6627de012f04ca440f0aac6b80b">MATRIX_SCFG</a> [4]</td></tr>
<tr class="memdesc:ac02ca6627de012f04ca440f0aac6b80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0040) Slave Configuration Register  <a href="#ac02ca6627de012f04ca440f0aac6b80b">More...</a><br /></td></tr>
<tr class="separator:ac02ca6627de012f04ca440f0aac6b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11dc5f240a3be9af50db42937b5938c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae11dc5f240a3be9af50db42937b5938c">Reserved2</a> [12]</td></tr>
<tr class="separator:ae11dc5f240a3be9af50db42937b5938c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441a2fe146f7c3449f23efc813d5ff4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a441a2fe146f7c3449f23efc813d5ff4f">MATRIX_PRAS0</a></td></tr>
<tr class="memdesc:a441a2fe146f7c3449f23efc813d5ff4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) Priority Register A for Slave 0  <a href="#a441a2fe146f7c3449f23efc813d5ff4f">More...</a><br /></td></tr>
<tr class="separator:a441a2fe146f7c3449f23efc813d5ff4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f1c5d7ac8169444b7d7a323572440d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a87f1c5d7ac8169444b7d7a323572440d">Reserved3</a> [1]</td></tr>
<tr class="separator:a87f1c5d7ac8169444b7d7a323572440d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb512b83bdf424f87762f7277125a33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a7eb512b83bdf424f87762f7277125a33">MATRIX_PRAS1</a></td></tr>
<tr class="memdesc:a7eb512b83bdf424f87762f7277125a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0088) Priority Register A for Slave 1  <a href="#a7eb512b83bdf424f87762f7277125a33">More...</a><br /></td></tr>
<tr class="separator:a7eb512b83bdf424f87762f7277125a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f2975239bb44e36a01e1a252230e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a08f2975239bb44e36a01e1a252230e3d">Reserved4</a> [1]</td></tr>
<tr class="separator:a08f2975239bb44e36a01e1a252230e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bfa6702d79698a8f5a8bb2979c942d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a04bfa6702d79698a8f5a8bb2979c942d">MATRIX_PRAS2</a></td></tr>
<tr class="memdesc:a04bfa6702d79698a8f5a8bb2979c942d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0090) Priority Register A for Slave 2  <a href="#a04bfa6702d79698a8f5a8bb2979c942d">More...</a><br /></td></tr>
<tr class="separator:a04bfa6702d79698a8f5a8bb2979c942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3ea328a36f488a1335ce5b67f673c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a0a3ea328a36f488a1335ce5b67f673c5">Reserved5</a> [1]</td></tr>
<tr class="separator:a0a3ea328a36f488a1335ce5b67f673c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f346c476ac33816154e907610beba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#af8f346c476ac33816154e907610beba1">MATRIX_PRAS3</a></td></tr>
<tr class="memdesc:af8f346c476ac33816154e907610beba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0098) Priority Register A for Slave 3  <a href="#af8f346c476ac33816154e907610beba1">More...</a><br /></td></tr>
<tr class="separator:af8f346c476ac33816154e907610beba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4166daedb40d7a8d77a953d26ef7b7a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a4166daedb40d7a8d77a953d26ef7b7a0">Reserved6</a> [1]</td></tr>
<tr class="separator:a4166daedb40d7a8d77a953d26ef7b7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affccc48f9f6edc724a65e0d8ea14dee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#affccc48f9f6edc724a65e0d8ea14dee8">Reserved7</a> [28]</td></tr>
<tr class="separator:affccc48f9f6edc724a65e0d8ea14dee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dca718c3a66794258b3a54b21b076c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a4dca718c3a66794258b3a54b21b076c7">CCFG_RDMMEM</a></td></tr>
<tr class="memdesc:a4dca718c3a66794258b3a54b21b076c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0110) Embedded Memories Read Margin Values Register  <a href="#a4dca718c3a66794258b3a54b21b076c7">More...</a><br /></td></tr>
<tr class="separator:a4dca718c3a66794258b3a54b21b076c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a3a8e2989ab1cad756bed54dd6b6345a8">CCFG_SYSIO</a></td></tr>
<tr class="memdesc:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0114) System I/O Configuration Register  <a href="#a3a8e2989ab1cad756bed54dd6b6345a8">More...</a><br /></td></tr>
<tr class="separator:a3a8e2989ab1cad756bed54dd6b6345a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85acc0a8552b8766995d1ec5e1d36cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a85acc0a8552b8766995d1ec5e1d36cc4">CCFG_DYNCKG</a></td></tr>
<tr class="memdesc:a85acc0a8552b8766995d1ec5e1d36cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0118) Dynamic Clock Gating Register  <a href="#a85acc0a8552b8766995d1ec5e1d36cc4">More...</a><br /></td></tr>
<tr class="separator:a85acc0a8552b8766995d1ec5e1d36cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0256e60e099419851a70983dd73af66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ac0256e60e099419851a70983dd73af66">CCFG_I2SCLKSEL</a></td></tr>
<tr class="memdesc:ac0256e60e099419851a70983dd73af66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x011C) I2S Clock Source Selection Register  <a href="#ac0256e60e099419851a70983dd73af66">More...</a><br /></td></tr>
<tr class="separator:ac0256e60e099419851a70983dd73af66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9936e2f6faf9bc91f9a432b0c5330c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#aed9936e2f6faf9bc91f9a432b0c5330c">CCFG_USBMR</a></td></tr>
<tr class="memdesc:aed9936e2f6faf9bc91f9a432b0c5330c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0120) USB Management Register  <a href="#aed9936e2f6faf9bc91f9a432b0c5330c">More...</a><br /></td></tr>
<tr class="separator:aed9936e2f6faf9bc91f9a432b0c5330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279ffb87a9aba3c444eca0fab6882c96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#a279ffb87a9aba3c444eca0fab6882c96">Reserved8</a> [48]</td></tr>
<tr class="separator:a279ffb87a9aba3c444eca0fab6882c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#aba87d5f5aa067b4aa4523b7acd2d0b8c">MATRIX_WPMR</a></td></tr>
<tr class="memdesc:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x1E4) Write Protection Mode Register  <a href="#aba87d5f5aa067b4aa4523b7acd2d0b8c">More...</a><br /></td></tr>
<tr class="separator:aba87d5f5aa067b4aa4523b7acd2d0b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55edad0db2cea7f6fc91059ae7a4794"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_matrix.xhtml#ae55edad0db2cea7f6fc91059ae7a4794">MATRIX_WPSR</a></td></tr>
<tr class="memdesc:ae55edad0db2cea7f6fc91059ae7a4794"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x1E8) Write Protection Status Register  <a href="#ae55edad0db2cea7f6fc91059ae7a4794">More...</a><br /></td></tr>
<tr class="separator:ae55edad0db2cea7f6fc91059ae7a4794"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a85acc0a8552b8766995d1ec5e1d36cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85acc0a8552b8766995d1ec5e1d36cc4">&sect;&nbsp;</a></span>CCFG_DYNCKG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_DYNCKG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0118) Dynamic Clock Gating Register </p>

</div>
</div>
<a id="ac0256e60e099419851a70983dd73af66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0256e60e099419851a70983dd73af66">&sect;&nbsp;</a></span>CCFG_I2SCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_I2SCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x011C) I2S Clock Source Selection Register </p>

</div>
</div>
<a id="a4dca718c3a66794258b3a54b21b076c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dca718c3a66794258b3a54b21b076c7">&sect;&nbsp;</a></span>CCFG_RDMMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_RDMMEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0110) Embedded Memories Read Margin Values Register </p>

</div>
</div>
<a id="a3a8e2989ab1cad756bed54dd6b6345a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8e2989ab1cad756bed54dd6b6345a8">&sect;&nbsp;</a></span>CCFG_SYSIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_SYSIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0114) System I/O Configuration Register </p>

</div>
</div>
<a id="aed9936e2f6faf9bc91f9a432b0c5330c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9936e2f6faf9bc91f9a432b0c5330c">&sect;&nbsp;</a></span>CCFG_USBMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::CCFG_USBMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0120) USB Management Register </p>

</div>
</div>
<a id="a7c6f8d74d2149fda95e0ddecf3ab6d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6f8d74d2149fda95e0ddecf3ab6d0f">&sect;&nbsp;</a></span>MATRIX_MCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_MCFG[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0000) Master Configuration Register </p>

</div>
</div>
<a id="a441a2fe146f7c3449f23efc813d5ff4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441a2fe146f7c3449f23efc813d5ff4f">&sect;&nbsp;</a></span>MATRIX_PRAS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0080) Priority Register A for Slave 0 </p>

</div>
</div>
<a id="a7eb512b83bdf424f87762f7277125a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb512b83bdf424f87762f7277125a33">&sect;&nbsp;</a></span>MATRIX_PRAS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0088) Priority Register A for Slave 1 </p>

</div>
</div>
<a id="a04bfa6702d79698a8f5a8bb2979c942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bfa6702d79698a8f5a8bb2979c942d">&sect;&nbsp;</a></span>MATRIX_PRAS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0090) Priority Register A for Slave 2 </p>

</div>
</div>
<a id="af8f346c476ac33816154e907610beba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8f346c476ac33816154e907610beba1">&sect;&nbsp;</a></span>MATRIX_PRAS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_PRAS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0098) Priority Register A for Slave 3 </p>

</div>
</div>
<a id="ac02ca6627de012f04ca440f0aac6b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02ca6627de012f04ca440f0aac6b80b">&sect;&nbsp;</a></span>MATRIX_SCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_SCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x0040) Slave Configuration Register </p>

</div>
</div>
<a id="aba87d5f5aa067b4aa4523b7acd2d0b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba87d5f5aa067b4aa4523b7acd2d0b8c">&sect;&nbsp;</a></span>MATRIX_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Matrix::MATRIX_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x1E4) Write Protection Mode Register </p>

</div>
</div>
<a id="ae55edad0db2cea7f6fc91059ae7a4794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55edad0db2cea7f6fc91059ae7a4794">&sect;&nbsp;</a></span>MATRIX_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::MATRIX_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_matrix.xhtml" title="Matrix hardware registers. ">Matrix</a> Offset: 0x1E8) Write Protection Status Register </p>

</div>
</div>
<a id="ae3a012dcf1767bb302cee4e8ad256843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a012dcf1767bb302cee4e8ad256843">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae11dc5f240a3be9af50db42937b5938c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11dc5f240a3be9af50db42937b5938c">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f1c5d7ac8169444b7d7a323572440d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f1c5d7ac8169444b7d7a323572440d">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f2975239bb44e36a01e1a252230e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f2975239bb44e36a01e1a252230e3d">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a3ea328a36f488a1335ce5b67f673c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3ea328a36f488a1335ce5b67f673c5">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved5[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4166daedb40d7a8d77a953d26ef7b7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4166daedb40d7a8d77a953d26ef7b7a0">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved6[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affccc48f9f6edc724a65e0d8ea14dee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affccc48f9f6edc724a65e0d8ea14dee8">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a279ffb87a9aba3c444eca0fab6882c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279ffb87a9aba3c444eca0fab6882c96">&sect;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Matrix::Reserved8[48]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2matrix_8h_source.xhtml">matrix.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
