// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_43 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_88_p2;
wire   [0:0] comparison_61_fu_94_p2;
wire   [0:0] comparison_62_fu_100_p2;
wire   [0:0] activation_77_fu_130_p2;
wire   [0:0] comparison_63_fu_106_p2;
wire   [0:0] activation_78_fu_136_p2;
wire   [0:0] comparison_64_fu_112_p2;
wire   [0:0] xor_ln195_fu_142_p2;
wire   [0:0] and_ln193_fu_166_p2;
wire   [0:0] comparison_65_fu_118_p2;
wire   [0:0] activation_79_fu_148_p2;
wire   [0:0] comparison_66_fu_124_p2;
wire   [0:0] and_ln193_59_fu_184_p2;
wire   [0:0] xor_ln195_23_fu_154_p2;
wire   [0:0] activation_fu_160_p2;
wire   [0:0] xor_ln208_fu_196_p2;
wire   [0:0] activation_80_fu_172_p2;
wire   [1:0] zext_ln208_fu_202_p1;
wire   [0:0] or_ln208_fu_206_p2;
wire   [1:0] select_ln208_fu_212_p3;
wire   [1:0] select_ln208_50_fu_220_p3;
wire   [0:0] activation_81_fu_178_p2;
wire   [2:0] zext_ln208_12_fu_228_p1;
wire   [0:0] or_ln208_42_fu_232_p2;
wire   [2:0] select_ln208_51_fu_238_p3;
wire   [0:0] or_ln208_43_fu_246_p2;
wire   [0:0] activation_82_fu_190_p2;
wire   [2:0] select_ln208_52_fu_252_p3;
wire   [0:0] or_ln208_44_fu_260_p2;
wire   [2:0] select_ln208_53_fu_266_p3;
wire   [2:0] agg_result_fu_282_p9;
wire   [31:0] agg_result_fu_282_p10;
wire    ap_ce_reg;

myproject_axi_mux_83_32_1_1_x5 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_x5_U111(
    .din0(32'd47610),
    .din1(32'd4294936213),
    .din2(32'd4294948673),
    .din3(32'd73343),
    .din4(32'd4294949313),
    .din5(32'd23151),
    .din6(32'd73747),
    .din7(32'd17089),
    .din8(agg_result_fu_282_p9),
    .dout(agg_result_fu_282_p10)
);

assign activation_77_fu_130_p2 = (comparison_fu_88_p2 ^ 1'd1);

assign activation_78_fu_136_p2 = (comparison_fu_88_p2 & comparison_61_fu_94_p2);

assign activation_79_fu_148_p2 = (comparison_62_fu_100_p2 & activation_77_fu_130_p2);

assign activation_80_fu_172_p2 = (comparison_fu_88_p2 & and_ln193_fu_166_p2);

assign activation_81_fu_178_p2 = (comparison_65_fu_118_p2 & activation_79_fu_148_p2);

assign activation_82_fu_190_p2 = (xor_ln195_23_fu_154_p2 & and_ln193_59_fu_184_p2);

assign activation_fu_160_p2 = (comparison_63_fu_106_p2 & activation_78_fu_136_p2);

assign agg_result_fu_282_p9 = ((or_ln208_44_fu_260_p2[0:0] == 1'b1) ? select_ln208_53_fu_266_p3 : 3'd7);

assign and_ln193_59_fu_184_p2 = (comparison_66_fu_124_p2 & activation_77_fu_130_p2);

assign and_ln193_fu_166_p2 = (xor_ln195_fu_142_p2 & comparison_64_fu_112_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_282_p10;

assign comparison_61_fu_94_p2 = (($signed(p_read2) < $signed(32'd4294919315)) ? 1'b1 : 1'b0);

assign comparison_62_fu_100_p2 = (($signed(p_read1) < $signed(32'd58940)) ? 1'b1 : 1'b0);

assign comparison_63_fu_106_p2 = (($signed(p_read2) < $signed(32'd4294898963)) ? 1'b1 : 1'b0);

assign comparison_64_fu_112_p2 = (($signed(p_read3) < $signed(32'd4294897377)) ? 1'b1 : 1'b0);

assign comparison_65_fu_118_p2 = (($signed(p_read4) < $signed(32'd58603)) ? 1'b1 : 1'b0);

assign comparison_66_fu_124_p2 = (($signed(p_read3) < $signed(32'd4294910310)) ? 1'b1 : 1'b0);

assign comparison_fu_88_p2 = (($signed(p_read1) < $signed(32'd4294879037)) ? 1'b1 : 1'b0);

assign or_ln208_42_fu_232_p2 = (comparison_fu_88_p2 | activation_81_fu_178_p2);

assign or_ln208_43_fu_246_p2 = (comparison_fu_88_p2 | activation_79_fu_148_p2);

assign or_ln208_44_fu_260_p2 = (or_ln208_43_fu_246_p2 | activation_82_fu_190_p2);

assign or_ln208_fu_206_p2 = (activation_80_fu_172_p2 | activation_78_fu_136_p2);

assign select_ln208_50_fu_220_p3 = ((or_ln208_fu_206_p2[0:0] == 1'b1) ? select_ln208_fu_212_p3 : 2'd3);

assign select_ln208_51_fu_238_p3 = ((comparison_fu_88_p2[0:0] == 1'b1) ? zext_ln208_12_fu_228_p1 : 3'd4);

assign select_ln208_52_fu_252_p3 = ((or_ln208_42_fu_232_p2[0:0] == 1'b1) ? select_ln208_51_fu_238_p3 : 3'd5);

assign select_ln208_53_fu_266_p3 = ((or_ln208_43_fu_246_p2[0:0] == 1'b1) ? select_ln208_52_fu_252_p3 : 3'd6);

assign select_ln208_fu_212_p3 = ((activation_78_fu_136_p2[0:0] == 1'b1) ? zext_ln208_fu_202_p1 : 2'd2);

assign xor_ln195_23_fu_154_p2 = (comparison_62_fu_100_p2 ^ 1'd1);

assign xor_ln195_fu_142_p2 = (comparison_61_fu_94_p2 ^ 1'd1);

assign xor_ln208_fu_196_p2 = (1'd1 ^ activation_fu_160_p2);

assign zext_ln208_12_fu_228_p1 = select_ln208_50_fu_220_p3;

assign zext_ln208_fu_202_p1 = xor_ln208_fu_196_p2;

endmodule //myproject_axi_decision_function_43
