<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>src/disksim_cachedev.c</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.6' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/402.html'>src</a>/disksim_cachedev.c</h2>
<em class='comment'>/* [&lt;][&gt;]<a href='#L134'>[^]</a><a href='#L783'>[v]</a>[top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<h2 class='header'>DEFINITIONS</h2>
This source file includes following definitions.
<ol>
<li><a href='#L134' title='Defined at 134.'>cachedev_get_maxreqsize</a></li>
<li><a href='#L141' title='Defined at 141.'>cachedev_empty_donefunc</a></li>
<li><a href='#L148' title='Defined at 148.'>cachedev_add_ongoing_request</a></li>
<li><a href='#L162' title='Defined at 162.'>cachedev_remove_ongoing_request</a></li>
<li><a href='#L177' title='Defined at 177.'>cachedev_find_ongoing_request</a></li>
<li><a href='#L191' title='Defined at 191.'>cachedev_count_dirty_blocks</a></li>
<li><a href='#L205' title='Defined at 205.'>cachedev_setbits</a></li>
<li><a href='#L211' title='Defined at 211.'>cachedev_clearbits</a></li>
<li><a href='#L217' title='Defined at 217.'>cachedev_isreadhit</a></li>
<li><a href='#L236' title='Defined at 236.'>cachedev_iswritehit</a></li>
<li><a href='#L245' title='Defined at 245.'>cachedev_find_dirty_cache_blocks</a></li>
<li><a href='#L264' title='Defined at 264.'>cachedev_periodic_callback</a></li>
<li><a href='#L272' title='Defined at 272.'>cachedev_idlework_callback</a></li>
<li><a href='#L321' title='Defined at 321.'>cachedev_get_block</a></li>
<li><a href='#L393' title='Defined at 393.'>cachedev_free_block_clean</a></li>
<li><a href='#L422' title='Defined at 422.'>cachedev_free_block_dirty</a></li>
<li><a href='#L472' title='Defined at 472.'>cachedev_sync</a></li>
<li><a href='#L479' title='Defined at 479.'>cachedev_disk_access_complete</a></li>
<li><a href='#L589' title='Defined at 589.'>cachedev_wakeup_complete</a></li>
<li><a href='#L620' title='Defined at 620.'>cachedev_resetstats</a></li>
<li><a href='#L642' title='Defined at 642.'>cachedev_setcallbacks</a></li>
<li><a href='#L651' title='Defined at 651.'>cachedev_initialize</a></li>
<li><a href='#L692' title='Defined at 692.'>cachedev_cleanstats</a></li>
<li><a href='#L698' title='Defined at 698.'>cachedev_printstats</a></li>
<li><a href='#L747' title='Defined at 747.'>cachedev_copy</a></li>
<li><a href='#L783' title='Defined at 783.'>disksim_cachedev_loadparams</a></li>
</ol>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/*</em>
<a id='L2' name='L2'></a>   2 <em class='comment'> * DiskSim Storage Subsystem Simulation Environment (Version 4.0)</em>
<a id='L3' name='L3'></a>   3 <em class='comment'> * Revision Authors: John Bucy, Greg Ganger</em>
<a id='L4' name='L4'></a>   4 <em class='comment'> * Contributors: John Griffin, Jiri Schindler, Steve Schlosser</em>
<a id='L5' name='L5'></a>   5 <em class='comment'> *</em>
<a id='L6' name='L6'></a>   6 <em class='comment'> * Copyright (c) of Carnegie Mellon University, 2001-2008.</em>
<a id='L7' name='L7'></a>   7 <em class='comment'> *</em>
<a id='L8' name='L8'></a>   8 <em class='comment'> * This software is being provided by the copyright holders under the</em>
<a id='L9' name='L9'></a>   9 <em class='comment'> * following license. By obtaining, using and/or copying this software,</em>
<a id='L10' name='L10'></a>  10 <em class='comment'> * you agree that you have read, understood, and will comply with the</em>
<a id='L11' name='L11'></a>  11 <em class='comment'> * following terms and conditions:</em>
<a id='L12' name='L12'></a>  12 <em class='comment'> *</em>
<a id='L13' name='L13'></a>  13 <em class='comment'> * Permission to reproduce, use, and prepare derivative works of this</em>
<a id='L14' name='L14'></a>  14 <em class='comment'> * software is granted provided the copyright and "No Warranty" statements</em>
<a id='L15' name='L15'></a>  15 <em class='comment'> * are included with all reproductions and derivative works and associated</em>
<a id='L16' name='L16'></a>  16 <em class='comment'> * documentation. This software may also be redistributed without charge</em>
<a id='L17' name='L17'></a>  17 <em class='comment'> * provided that the copyright and "No Warranty" statements are included</em>
<a id='L18' name='L18'></a>  18 <em class='comment'> * in all redistributions.</em>
<a id='L19' name='L19'></a>  19 <em class='comment'> *</em>
<a id='L20' name='L20'></a>  20 <em class='comment'> * NO WARRANTY. THIS SOFTWARE IS FURNISHED ON AN "AS IS" BASIS.</em>
<a id='L21' name='L21'></a>  21 <em class='comment'> * CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER</em>
<a id='L22' name='L22'></a>  22 <em class='comment'> * EXPRESSED OR IMPLIED AS TO THE MATTER INCLUDING, BUT NOT LIMITED</em>
<a id='L23' name='L23'></a>  23 <em class='comment'> * TO: WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY</em>
<a id='L24' name='L24'></a>  24 <em class='comment'> * OF RESULTS OR RESULTS OBTAINED FROM USE OF THIS SOFTWARE. CARNEGIE</em>
<a id='L25' name='L25'></a>  25 <em class='comment'> * MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT</em>
<a id='L26' name='L26'></a>  26 <em class='comment'> * TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.</em>
<a id='L27' name='L27'></a>  27 <em class='comment'> * COPYRIGHT HOLDERS WILL BEAR NO LIABILITY FOR ANY USE OF THIS SOFTWARE</em>
<a id='L28' name='L28'></a>  28 <em class='comment'> * OR DOCUMENTATION.</em>
<a id='L29' name='L29'></a>  29 <em class='comment'> *</em>
<a id='L30' name='L30'></a>  30 <em class='comment'> */</em>
<a id='L31' name='L31'></a>  31 
<a id='L32' name='L32'></a>  32 
<a id='L33' name='L33'></a>  33 <em class='comment'>/*</em>
<a id='L34' name='L34'></a>  34 <em class='comment'> * DiskSim Storage Subsystem Simulation Environment (Version 2.0)</em>
<a id='L35' name='L35'></a>  35 <em class='comment'> * Revision Authors: Greg Ganger</em>
<a id='L36' name='L36'></a>  36 <em class='comment'> * Contributors: Ross Cohen, John Griffin, Steve Schlosser</em>
<a id='L37' name='L37'></a>  37 <em class='comment'> *</em>
<a id='L38' name='L38'></a>  38 <em class='comment'> * Copyright (c) of Carnegie Mellon University, 1999.</em>
<a id='L39' name='L39'></a>  39 <em class='comment'> *</em>
<a id='L40' name='L40'></a>  40 <em class='comment'> * Permission to reproduce, use, and prepare derivative works of</em>
<a id='L41' name='L41'></a>  41 <em class='comment'> * this software for internal use is granted provided the copyright</em>
<a id='L42' name='L42'></a>  42 <em class='comment'> * and "No Warranty" statements are included with all reproductions</em>
<a id='L43' name='L43'></a>  43 <em class='comment'> * and derivative works. This software may also be redistributed</em>
<a id='L44' name='L44'></a>  44 <em class='comment'> * without charge provided that the copyright and "No Warranty"</em>
<a id='L45' name='L45'></a>  45 <em class='comment'> * statements are included in all redistributions.</em>
<a id='L46' name='L46'></a>  46 <em class='comment'> *</em>
<a id='L47' name='L47'></a>  47 <em class='comment'> * NO WARRANTY. THIS SOFTWARE IS FURNISHED ON AN "AS IS" BASIS.</em>
<a id='L48' name='L48'></a>  48 <em class='comment'> * CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER</em>
<a id='L49' name='L49'></a>  49 <em class='comment'> * EXPRESSED OR IMPLIED AS TO THE MATTER INCLUDING, BUT NOT LIMITED</em>
<a id='L50' name='L50'></a>  50 <em class='comment'> * TO: WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY</em>
<a id='L51' name='L51'></a>  51 <em class='comment'> * OF RESULTS OR RESULTS OBTAINED FROM USE OF THIS SOFTWARE. CARNEGIE</em>
<a id='L52' name='L52'></a>  52 <em class='comment'> * MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT</em>
<a id='L53' name='L53'></a>  53 <em class='comment'> * TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.</em>
<a id='L54' name='L54'></a>  54 <em class='comment'> */</em>
<a id='L55' name='L55'></a>  55 
<a id='L56' name='L56'></a>  56 <em class='comment'>/*</em>
<a id='L57' name='L57'></a>  57 <em class='comment'> * DiskSim Storage Subsystem Simulation Environment</em>
<a id='L58' name='L58'></a>  58 <em class='comment'> * Authors: Greg Ganger, Bruce Worthington, Yale Patt</em>
<a id='L59' name='L59'></a>  59 <em class='comment'> *</em>
<a id='L60' name='L60'></a>  60 <em class='comment'> * Copyright (C) 1993, 1995, 1997 The Regents of the University of Michigan </em>
<a id='L61' name='L61'></a>  61 <em class='comment'> *</em>
<a id='L62' name='L62'></a>  62 <em class='comment'> * This software is being provided by the copyright holders under the</em>
<a id='L63' name='L63'></a>  63 <em class='comment'> * following license. By obtaining, using and/or copying this software,</em>
<a id='L64' name='L64'></a>  64 <em class='comment'> * you agree that you have read, understood, and will comply with the</em>
<a id='L65' name='L65'></a>  65 <em class='comment'> * following terms and conditions:</em>
<a id='L66' name='L66'></a>  66 <em class='comment'> *</em>
<a id='L67' name='L67'></a>  67 <em class='comment'> * Permission to use, copy, modify, distribute, and sell this software</em>
<a id='L68' name='L68'></a>  68 <em class='comment'> * and its documentation for any purpose and without fee or royalty is</em>
<a id='L69' name='L69'></a>  69 <em class='comment'> * hereby granted, provided that the full text of this NOTICE appears on</em>
<a id='L70' name='L70'></a>  70 <em class='comment'> * ALL copies of the software and documentation or portions thereof,</em>
<a id='L71' name='L71'></a>  71 <em class='comment'> * including modifications, that you make.</em>
<a id='L72' name='L72'></a>  72 <em class='comment'> *</em>
<a id='L73' name='L73'></a>  73 <em class='comment'> * THIS SOFTWARE IS PROVIDED "AS IS," AND COPYRIGHT HOLDERS MAKE NO</em>
<a id='L74' name='L74'></a>  74 <em class='comment'> * REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED. BY WAY OF EXAMPLE,</em>
<a id='L75' name='L75'></a>  75 <em class='comment'> * BUT NOT LIMITATION, COPYRIGHT HOLDERS MAKE NO REPRESENTATIONS OR</em>
<a id='L76' name='L76'></a>  76 <em class='comment'> * WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE OR</em>
<a id='L77' name='L77'></a>  77 <em class='comment'> * THAT THE USE OF THE SOFTWARE OR DOCUMENTATION WILL NOT INFRINGE ANY</em>
<a id='L78' name='L78'></a>  78 <em class='comment'> * THIRD PARTY PATENTS, COPYRIGHTS, TRADEMARKS OR OTHER RIGHTS. COPYRIGHT</em>
<a id='L79' name='L79'></a>  79 <em class='comment'> * HOLDERS WILL BEAR NO LIABILITY FOR ANY USE OF THIS SOFTWARE OR</em>
<a id='L80' name='L80'></a>  80 <em class='comment'> * DOCUMENTATION.</em>
<a id='L81' name='L81'></a>  81 <em class='comment'> *</em>
<a id='L82' name='L82'></a>  82 <em class='comment'> *  This software is provided AS IS, WITHOUT REPRESENTATION FROM THE</em>
<a id='L83' name='L83'></a>  83 <em class='comment'> * UNIVERSITY OF MICHIGAN AS TO ITS FITNESS FOR ANY PURPOSE, AND</em>
<a id='L84' name='L84'></a>  84 <em class='comment'> * WITHOUT WARRANTY BY THE UNIVERSITY OF MICHIGAN OF ANY KIND, EITHER</em>
<a id='L85' name='L85'></a>  85 <em class='comment'> * EXPRESSED OR IMPLIED, INCLUDING WITHOUT LIMITATION THE IMPLIED</em>
<a id='L86' name='L86'></a>  86 <em class='comment'> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE REGENTS</em>
<a id='L87' name='L87'></a>  87 <em class='comment'> * OF THE UNIVERSITY OF MICHIGAN SHALL NOT BE LIABLE FOR ANY DAMAGES,</em>
<a id='L88' name='L88'></a>  88 <em class='comment'> * INCLUDING SPECIAL , INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES,</em>
<a id='L89' name='L89'></a>  89 <em class='comment'> * WITH RESPECT TO ANY CLAIM ARISING OUT OF OR IN CONNECTION WITH THE</em>
<a id='L90' name='L90'></a>  90 <em class='comment'> * USE OF OR IN CONNECTION WITH THE USE OF THE SOFTWARE, EVEN IF IT HAS</em>
<a id='L91' name='L91'></a>  91 <em class='comment'> * BEEN OR IS HEREAFTER ADVISED OF THE POSSIBILITY OF SUCH DAMAGES</em>
<a id='L92' name='L92'></a>  92 <em class='comment'> *</em>
<a id='L93' name='L93'></a>  93 <em class='comment'> * The names and trademarks of copyright holders or authors may NOT be</em>
<a id='L94' name='L94'></a>  94 <em class='comment'> * used in advertising or publicity pertaining to the software without</em>
<a id='L95' name='L95'></a>  95 <em class='comment'> * specific, written prior permission. Title to copyright in this software</em>
<a id='L96' name='L96'></a>  96 <em class='comment'> * and any associated documentation will at all times remain with copyright</em>
<a id='L97' name='L97'></a>  97 <em class='comment'> * holders.</em>
<a id='L98' name='L98'></a>  98 <em class='comment'> */</em>
<a id='L99' name='L99'></a>  99 
<a id='L100' name='L100'></a> 100 
<a id='L101' name='L101'></a> 101 <em class='comment'>/***************************************************************************</em>
<a id='L102' name='L102'></a> 102 <em class='comment'>  This is a fairly simple module for managing a device that is being used</em>
<a id='L103' name='L103'></a> 103 <em class='comment'>  as a cache for another device.  It does not have many functionalities</em>
<a id='L104' name='L104'></a> 104 <em class='comment'>  that a real device-caching-device would have, such as</em>
<a id='L105' name='L105'></a> 105 <em class='comment'>        1. No actual "cache"-iness.  That is, it simply maps given locations</em>
<a id='L106' name='L106'></a> 106 <em class='comment'>           to the same locations on the cache device.  This limits the max</em>
<a id='L107' name='L107'></a> 107 <em class='comment'>           amount of real device space that can be cached, and misses</em>
<a id='L108' name='L108'></a> 108 <em class='comment'>           opportunities for creating cache-device locality where none</em>
<a id='L109' name='L109'></a> 109 <em class='comment'>           exists in the original workload.</em>
<a id='L110' name='L110'></a> 110 <em class='comment'>        2. No prefetching.</em>
<a id='L111' name='L111'></a> 111 <em class='comment'>        3. No optimization.  For example, see #1.  Also, no grouping of</em>
<a id='L112' name='L112'></a> 112 <em class='comment'>           writes to cache-device.  Also, no going to original device when</em>
<a id='L113' name='L113'></a> 113 <em class='comment'>           cache-device is busy.</em>
<a id='L114' name='L114'></a> 114 <em class='comment'>        4. No locking.  Specifically, requests for the same space can be in</em>
<a id='L115' name='L115'></a> 115 <em class='comment'>           progress in parallel.  This could cause inconsistencies, with</em>
<a id='L116' name='L116'></a> 116 <em class='comment'>           unfortunate sequencing.</em>
<a id='L117' name='L117'></a> 117 <em class='comment'>        5. No buffer space limitations.  Specifically, there is no limit on</em>
<a id='L118' name='L118'></a> 118 <em class='comment'>           the amount of buffer space used at once for managing the cache</em>
<a id='L119' name='L119'></a> 119 <em class='comment'>           and real devices.</em>
<a id='L120' name='L120'></a> 120 <em class='comment'>***************************************************************************/</em>
<a id='L121' name='L121'></a> 121 
<a id='L122' name='L122'></a> 122 
<a id='L123' name='L123'></a> 123 <em class='sharp'>#define</em> CACHE_DEVICE    2
<a id='L124' name='L124'></a> 124 
<a id='L125' name='L125'></a> 125 <em class='sharp'>#include</em> "<a href='157.html'>modules/modules.h</a>"
<a id='L126' name='L126'></a> 126 <em class='sharp'>#include</em> "<a href='253.html'>disksim_cachedev.h</a>"
<a id='L127' name='L127'></a> 127 
<a id='L128' name='L128'></a> 128 
<a id='L129' name='L129'></a> 129 
<a id='L130' name='L130'></a> 130 
<a id='L131' name='L131'></a> 131 
<a id='L132' name='L132'></a> 132 
<a id='L133' name='L133'></a> 133 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> 
<a id='L134' name='L134'></a> 134 <a href='../S/215.html#L780' title='Referred from 780 in src/disksim_cachedev.c.'>cachedev_get_maxreqsize</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c)
<a id='L135' name='L135'></a> 135 <em class='brace'>{</em>
<a id='L136' name='L136'></a> 136   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L137' name='L137'></a> 137   <strong class='reserved'>return</strong>(cache-&gt;maxreqsize);
<a id='L138' name='L138'></a> 138 <em class='brace'>}</em>
<a id='L139' name='L139'></a> 139 
<a id='L140' name='L140'></a> 140 
<a id='L141' name='L141'></a> 141 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> <a href='../S/215.html#L644' title='Referred from 644 in src/disksim_cachedev.c.'>cachedev_empty_donefunc</a> (<strong class='reserved'>void</strong> *doneparam, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L142' name='L142'></a> 142 <em class='brace'>{</em>
<a id='L143' name='L143'></a> 143    <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a>((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) req);
<a id='L144' name='L144'></a> 144 <em class='brace'>}</em>
<a id='L145' name='L145'></a> 145 
<a id='L146' name='L146'></a> 146 
<a id='L147' name='L147'></a> 147 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L148' name='L148'></a> 148 <a href='../S/215.html#L354' title='Referred from 354 in src/disksim_cachedev.c.'>cachedev_add_ongoing_request</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, 
<a id='L149' name='L149'></a> 149                               <strong class='reserved'>void</strong> *crq)
<a id='L150' name='L150'></a> 150 <em class='brace'>{</em>
<a id='L151' name='L151'></a> 151   <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *cachereq = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *)crq;
<a id='L152' name='L152'></a> 152    cachereq-&gt;next = cache-&gt;ongoing_requests;
<a id='L153' name='L153'></a> 153    cachereq-&gt;prev = NULL;
<a id='L154' name='L154'></a> 154    <strong class='reserved'>if</strong> (cachereq-&gt;next) <em class='brace'>{</em>
<a id='L155' name='L155'></a> 155       cachereq-&gt;next-&gt;prev = cachereq;
<a id='L156' name='L156'></a> 156    <em class='brace'>}</em>
<a id='L157' name='L157'></a> 157    cache-&gt;ongoing_requests = cachereq;
<a id='L158' name='L158'></a> 158 <em class='brace'>}</em>
<a id='L159' name='L159'></a> 159 
<a id='L160' name='L160'></a> 160 
<a id='L161' name='L161'></a> 161 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L162' name='L162'></a> 162 <a href='../R/802.html' title='Multiple referred from 5 places.'>cachedev_remove_ongoing_request</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, 
<a id='L163' name='L163'></a> 163                                  <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *cachereq)
<a id='L164' name='L164'></a> 164 <em class='brace'>{</em>
<a id='L165' name='L165'></a> 165    <strong class='reserved'>if</strong> (cachereq-&gt;next) <em class='brace'>{</em>
<a id='L166' name='L166'></a> 166       cachereq-&gt;next-&gt;prev = cachereq-&gt;prev;
<a id='L167' name='L167'></a> 167    <em class='brace'>}</em>
<a id='L168' name='L168'></a> 168    <strong class='reserved'>if</strong> (cachereq-&gt;prev) <em class='brace'>{</em>
<a id='L169' name='L169'></a> 169       cachereq-&gt;prev-&gt;next = cachereq-&gt;next;
<a id='L170' name='L170'></a> 170    <em class='brace'>}</em>
<a id='L171' name='L171'></a> 171    <strong class='reserved'>if</strong> (cache-&gt;ongoing_requests == cachereq) <em class='brace'>{</em>
<a id='L172' name='L172'></a> 172       cache-&gt;ongoing_requests = cachereq-&gt;next;
<a id='L173' name='L173'></a> 173    <em class='brace'>}</em>
<a id='L174' name='L174'></a> 174 <em class='brace'>}</em>
<a id='L175' name='L175'></a> 175 
<a id='L176' name='L176'></a> 176 
<a id='L177' name='L177'></a> 177 <strong class='reserved'>static</strong> <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> * <a href='../R/791.html' title='Multiple referred from 2 places.'>cachedev_find_ongoing_request</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L178' name='L178'></a> 178 <em class='brace'>{</em>
<a id='L179' name='L179'></a> 179    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *tmp = cache-&gt;ongoing_requests;
<a id='L180' name='L180'></a> 180 
<a id='L181' name='L181'></a> 181    <em class='comment'>/* Is this enough to ensure equivalence?? */</em>
<a id='L182' name='L182'></a> 182    <strong class='reserved'>while</strong> ((tmp != NULL) &amp;&amp; ((req-&gt;opid != tmp-&gt;req-&gt;opid) || (req-&gt;blkno != tmp-&gt;req-&gt;blkno) || (req-&gt;bcount != tmp-&gt;req-&gt;bcount) || (req-&gt;buf != tmp-&gt;req-&gt;buf))) <em class='brace'>{</em>
<a id='L183' name='L183'></a> 183       tmp = tmp-&gt;next;
<a id='L184' name='L184'></a> 184    <em class='brace'>}</em>
<a id='L185' name='L185'></a> 185 
<a id='L186' name='L186'></a> 186    <strong class='reserved'>return</strong> (tmp);
<a id='L187' name='L187'></a> 187 <em class='brace'>}</em>
<a id='L188' name='L188'></a> 188 
<a id='L189' name='L189'></a> 189 
<a id='L190' name='L190'></a> 190 <em class='comment'>/* Return a count of how many dirty blocks are on the cachedev. */</em>
<a id='L191' name='L191'></a> 191 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> <a href='../S/215.html#L737' title='Referred from 737 in src/disksim_cachedev.c.'>cachedev_count_dirty_blocks</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache)
<a id='L192' name='L192'></a> 192 <em class='brace'>{</em>
<a id='L193' name='L193'></a> 193    <strong class='reserved'>int</strong> dirtyblocks = 0;
<a id='L194' name='L194'></a> 194    <strong class='reserved'>int</strong> i;
<a id='L195' name='L195'></a> 195 
<a id='L196' name='L196'></a> 196    <strong class='reserved'>for</strong> (i=0; i&lt;cache-&gt;size; i++) <em class='brace'>{</em>
<a id='L197' name='L197'></a> 197       <strong class='reserved'>if</strong> (<a href='../S/202.html#L93' title='Defined at 93 in src/disksim_bitstring.h.'>bit_test</a>(cache-&gt;dirtymap,i)) <em class='brace'>{</em>
<a id='L198' name='L198'></a> 198          dirtyblocks++;
<a id='L199' name='L199'></a> 199       <em class='brace'>}</em>
<a id='L200' name='L200'></a> 200    <em class='brace'>}</em>
<a id='L201' name='L201'></a> 201    <strong class='reserved'>return</strong> (dirtyblocks);
<a id='L202' name='L202'></a> 202 <em class='brace'>}</em>
<a id='L203' name='L203'></a> 203 
<a id='L204' name='L204'></a> 204 
<a id='L205' name='L205'></a> 205 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> <a href='../R/804.html' title='Multiple referred from 4 places.'>cachedev_setbits</a> (<a href='../S/202.html#L68' title='Defined at 68 in src/disksim_bitstring.h.'>bitstr_t</a> *bitmap, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L206' name='L206'></a> 206 <em class='brace'>{</em>
<a id='L207' name='L207'></a> 207    <a href='../S/202.html#L115' title='Defined at 115 in src/disksim_bitstring.h.'>bit_nset</a> (bitmap, req-&gt;blkno, (req-&gt;blkno+req-&gt;bcount-1));
<a id='L208' name='L208'></a> 208 <em class='brace'>}</em>
<a id='L209' name='L209'></a> 209 
<a id='L210' name='L210'></a> 210 
<a id='L211' name='L211'></a> 211 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> <a href='../R/785.html' title='Multiple referred from 2 places.'>cachedev_clearbits</a> (<a href='../S/202.html#L68' title='Defined at 68 in src/disksim_bitstring.h.'>bitstr_t</a> *bitmap, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L212' name='L212'></a> 212 <em class='brace'>{</em>
<a id='L213' name='L213'></a> 213    <a href='../S/202.html#L105' title='Defined at 105 in src/disksim_bitstring.h.'>bit_nclear</a> (bitmap, req-&gt;blkno, (req-&gt;blkno+req-&gt;bcount-1));
<a id='L214' name='L214'></a> 214 <em class='brace'>}</em>
<a id='L215' name='L215'></a> 215 
<a id='L216' name='L216'></a> 216 
<a id='L217' name='L217'></a> 217 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> <a href='../S/215.html#L361' title='Referred from 361 in src/disksim_cachedev.c.'>cachedev_isreadhit</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L218' name='L218'></a> 218 <em class='brace'>{</em>
<a id='L219' name='L219'></a> 219    <strong class='reserved'>int</strong> lastblk = req-&gt;blkno + req-&gt;bcount;
<a id='L220' name='L220'></a> 220    <strong class='reserved'>int</strong> i;
<a id='L221' name='L221'></a> 221 
<a id='L222' name='L222'></a> 222    <strong class='reserved'>if</strong> (lastblk &gt;= cache-&gt;size) <em class='brace'>{</em>
<a id='L223' name='L223'></a> 223       <strong class='reserved'>return</strong> (0);
<a id='L224' name='L224'></a> 224    <em class='brace'>}</em>
<a id='L225' name='L225'></a> 225 
<a id='L226' name='L226'></a> 226    <strong class='reserved'>for</strong> (i=req-&gt;blkno; i&lt;lastblk; i++) <em class='brace'>{</em>
<a id='L227' name='L227'></a> 227       <strong class='reserved'>if</strong> (<a href='../S/202.html#L93' title='Defined at 93 in src/disksim_bitstring.h.'>bit_test</a>(cache-&gt;validmap,i) == 0) <em class='brace'>{</em>
<a id='L228' name='L228'></a> 228          <strong class='reserved'>return</strong> (0);
<a id='L229' name='L229'></a> 229       <em class='brace'>}</em>
<a id='L230' name='L230'></a> 230    <em class='brace'>}</em>
<a id='L231' name='L231'></a> 231 
<a id='L232' name='L232'></a> 232    <strong class='reserved'>return</strong> (1);
<a id='L233' name='L233'></a> 233 <em class='brace'>}</em>
<a id='L234' name='L234'></a> 234 
<a id='L235' name='L235'></a> 235 
<a id='L236' name='L236'></a> 236 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> <a href='../S/215.html#L451' title='Referred from 451 in src/disksim_cachedev.c.'>cachedev_iswritehit</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L237' name='L237'></a> 237 <em class='brace'>{</em>
<a id='L238' name='L238'></a> 238    <strong class='reserved'>if</strong> ((req-&gt;blkno+req-&gt;bcount) &gt;= cache-&gt;size) <em class='brace'>{</em>
<a id='L239' name='L239'></a> 239       <strong class='reserved'>return</strong> (0);
<a id='L240' name='L240'></a> 240    <em class='brace'>}</em>
<a id='L241' name='L241'></a> 241    <strong class='reserved'>return</strong> (1);
<a id='L242' name='L242'></a> 242 <em class='brace'>}</em>
<a id='L243' name='L243'></a> 243 
<a id='L244' name='L244'></a> 244 
<a id='L245' name='L245'></a> 245 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> <a href='../S/215.html#L293' title='Referred from 293 in src/disksim_cachedev.c.'>cachedev_find_dirty_cache_blocks</a> (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache, <strong class='reserved'>int</strong> *blknoPtr, <strong class='reserved'>int</strong> *bcountPtr)
<a id='L246' name='L246'></a> 246 <em class='brace'>{</em>
<a id='L247' name='L247'></a> 247    <strong class='reserved'>int</strong> blkno;
<a id='L248' name='L248'></a> 248 
<a id='L249' name='L249'></a> 249    <a href='../D/922.html' title='Multiple defined in 2 places.'>bit_ffs</a> (cache-&gt;dirtymap, cache-&gt;size, blknoPtr);
<a id='L250' name='L250'></a> 250    <strong class='reserved'>if</strong> (*blknoPtr == -1) <em class='brace'>{</em>
<a id='L251' name='L251'></a> 251       <strong class='reserved'>return</strong> (0);
<a id='L252' name='L252'></a> 252    <em class='brace'>}</em>
<a id='L253' name='L253'></a> 253 
<a id='L254' name='L254'></a> 254    blkno = *blknoPtr;
<a id='L255' name='L255'></a> 255    <strong class='reserved'>while</strong> (<a href='../S/202.html#L93' title='Defined at 93 in src/disksim_bitstring.h.'>bit_test</a> (cache-&gt;dirtymap, blkno) != 0) <em class='brace'>{</em>
<a id='L256' name='L256'></a> 256       blkno++;
<a id='L257' name='L257'></a> 257    <em class='brace'>}</em>
<a id='L258' name='L258'></a> 258    *bcountPtr = blkno - *blknoPtr;
<a id='L259' name='L259'></a> 259 
<a id='L260' name='L260'></a> 260    <strong class='reserved'>return</strong> (1);
<a id='L261' name='L261'></a> 261 <em class='brace'>}</em>
<a id='L262' name='L262'></a> 262 
<a id='L263' name='L263'></a> 263 
<a id='L264' name='L264'></a> 264 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> <a href='../S/215.html#L646' title='Referred from 646 in src/disksim_cachedev.c.'>cachedev_periodic_callback</a> (<a href='../S/283.html#L306' title='Defined at 306 in src/disksim_global.h.'>timer_event</a> *timereq)
<a id='L265' name='L265'></a> 265 <em class='brace'>{</em>
<a id='L266' name='L266'></a> 266    fprintf (stderr, "cachedev_periodic_callback not yet supported\n");
<a id='L267' name='L267'></a> 267    <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (0);
<a id='L268' name='L268'></a> 268    exit (0);
<a id='L269' name='L269'></a> 269 <em class='brace'>}</em>
<a id='L270' name='L270'></a> 270 
<a id='L271' name='L271'></a> 271 
<a id='L272' name='L272'></a> 272 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> <a href='../R/796.html' title='Multiple referred from 2 places.'>cachedev_idlework_callback</a> (<strong class='reserved'>void</strong> *idleworkparam, <strong class='reserved'>int</strong> idledevno)
<a id='L273' name='L273'></a> 273 <em class='brace'>{</em>
<a id='L274' name='L274'></a> 274 
<a id='L275' name='L275'></a> 275    <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = idleworkparam;
<a id='L276' name='L276'></a> 276    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *flushdesc;
<a id='L277' name='L277'></a> 277    <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *flushreq;
<a id='L278' name='L278'></a> 278    <strong class='reserved'>int</strong> blkno, bcount;
<a id='L279' name='L279'></a> 279    <strong class='reserved'>struct</strong> <a href='../S/259.html#L255' title='Defined at 255 in src/disksim_ioqueue.h.'>ioq</a> *queue;
<a id='L280' name='L280'></a> 280 
<a id='L281' name='L281'></a> 281    <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (idledevno == cache-&gt;real_devno);
<a id='L282' name='L282'></a> 282 
<a id='L283' name='L283'></a> 283    queue = (*cache-&gt;queuefind)(cache-&gt;queuefindparam, cache-&gt;real_devno);
<a id='L284' name='L284'></a> 284    <strong class='reserved'>if</strong> (<a href='../S/254.html#L243' title='Defined at 243 in src/disksim_ioqueue.c.'>ioqueue_get_number_in_queue</a> (queue) != 0) <em class='brace'>{</em>
<a id='L285' name='L285'></a> 285       <strong class='reserved'>return</strong>;
<a id='L286' name='L286'></a> 286    <em class='brace'>}</em>
<a id='L287' name='L287'></a> 287 
<a id='L288' name='L288'></a> 288    queue = (*cache-&gt;queuefind)(cache-&gt;queuefindparam, cache-&gt;cache_devno);
<a id='L289' name='L289'></a> 289    <strong class='reserved'>if</strong> (<a href='../S/254.html#L243' title='Defined at 243 in src/disksim_ioqueue.c.'>ioqueue_get_number_in_queue</a> (queue) != 0) <em class='brace'>{</em>
<a id='L290' name='L290'></a> 290       <strong class='reserved'>return</strong>;
<a id='L291' name='L291'></a> 291    <em class='brace'>}</em>
<a id='L292' name='L292'></a> 292 
<a id='L293' name='L293'></a> 293    <strong class='reserved'>if</strong> (<a href='../S/215.html#L245' title='Defined at 245 in src/disksim_cachedev.c.'>cachedev_find_dirty_cache_blocks</a> (cache, &amp;blkno, &amp;bcount) == 0) <em class='brace'>{</em>
<a id='L294' name='L294'></a> 294       <strong class='reserved'>return</strong>;
<a id='L295' name='L295'></a> 295    <em class='brace'>}</em>
<a id='L296' name='L296'></a> 296 
<a id='L297' name='L297'></a> 297    <em class='comment'>/* Just assume that bufferspace is available */</em>
<a id='L298' name='L298'></a> 298    cache-&gt;bufferspace += bcount;
<a id='L299' name='L299'></a> 299    <strong class='reserved'>if</strong> (cache-&gt;bufferspace &gt; cache-&gt;stat.maxbufferspace) <em class='brace'>{</em>
<a id='L300' name='L300'></a> 300       cache-&gt;stat.maxbufferspace = cache-&gt;bufferspace;
<a id='L301' name='L301'></a> 301    <em class='brace'>}</em>
<a id='L302' name='L302'></a> 302 
<a id='L303' name='L303'></a> 303    flushdesc = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *) <a href='../S/272.html#L193' title='Defined at 193 in src/disksim.c.'>getfromextraq</a>();
<a id='L304' name='L304'></a> 304    flushdesc-&gt;type = <a href='../S/253.html#L118' title='Defined at 118 in src/disksim_cachedev.h.'>CACHE_EVENT_IDLEFLUSH_READ</a>;
<a id='L305' name='L305'></a> 305    flushreq = (<a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *) <a href='../S/272.html#L193' title='Defined at 193 in src/disksim.c.'>getfromextraq</a>();
<a id='L306' name='L306'></a> 306    flushreq-&gt;buf = flushdesc;
<a id='L307' name='L307'></a> 307    flushreq-&gt;devno = cache-&gt;cache_devno;
<a id='L308' name='L308'></a> 308    flushreq-&gt;blkno = blkno;
<a id='L309' name='L309'></a> 309    flushreq-&gt;bcount = bcount;
<a id='L310' name='L310'></a> 310    flushreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L311' name='L311'></a> 311    flushreq-&gt;flags = <a href='../S/283.html#L193' title='Defined at 193 in src/disksim_global.h.'>READ</a>;
<a id='L312' name='L312'></a> 312    (*cache-&gt;issuefunc)(cache-&gt;issueparam, flushreq);
<a id='L313' name='L313'></a> 313    cache-&gt;stat.destagereads++;
<a id='L314' name='L314'></a> 314    cache-&gt;stat.destagereadblocks += bcount;
<a id='L315' name='L315'></a> 315 <em class='brace'>}</em>
<a id='L316' name='L316'></a> 316 
<a id='L317' name='L317'></a> 317 
<a id='L318' name='L318'></a> 318 <em class='comment'>/* Gets the appropriate block, locked and ready to be accessed read or write */</em>
<a id='L319' name='L319'></a> 319 
<a id='L320' name='L320'></a> 320 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> 
<a id='L321' name='L321'></a> 321 <a href='../S/215.html#L774' title='Referred from 774 in src/disksim_cachedev.c.'>cachedev_get_block</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, 
<a id='L322' name='L322'></a> 322                     <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req, 
<a id='L323' name='L323'></a> 323                     <strong class='reserved'>void</strong> (**donefunc)(<strong class='reserved'>void</strong> *, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *), 
<a id='L324' name='L324'></a> 324                     <strong class='reserved'>void</strong> *doneparam)
<a id='L325' name='L325'></a> 325 <em class='brace'>{</em>
<a id='L326' name='L326'></a> 326   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L327' name='L327'></a> 327    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *rwdesc = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *) <a href='../S/272.html#L193' title='Defined at 193 in src/disksim.c.'>getfromextraq</a>();
<a id='L328' name='L328'></a> 328    <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *fillreq;
<a id='L329' name='L329'></a> 329    <strong class='reserved'>int</strong> devno;
<a id='L330' name='L330'></a> 330 
<a id='L331' name='L331'></a> 331    <em class='comment'>// fprintf (outputfile, "totalreqs = %d\n", disksim-&gt;totalreqs);</em>
<a id='L332' name='L332'></a> 332    <em class='comment'>// fprintf (outputfile, "%.5f: Entered cache_get_block: rw %d, devno %d, blkno %d, size %d\n", simtime, (req-&gt;flags &amp; READ), req-&gt;devno, req-&gt;blkno, req-&gt;bcount);</em>
<a id='L333' name='L333'></a> 333 
<a id='L334' name='L334'></a> 334    <strong class='reserved'>if</strong> (req-&gt;devno != cache-&gt;real_devno) <em class='brace'>{</em>
<a id='L335' name='L335'></a> 335       fprintf (stderr, "cachedev_get_block trying to cache blocks for wrong device (%d should be %d)\n", req-&gt;devno, cache-&gt;real_devno);
<a id='L336' name='L336'></a> 336       <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a>(0);
<a id='L337' name='L337'></a> 337       exit(1);
<a id='L338' name='L338'></a> 338    <em class='brace'>}</em>
<a id='L339' name='L339'></a> 339 
<a id='L340' name='L340'></a> 340    <em class='comment'>/* Ignore request overlap and locking issues for now.  */</em>
<a id='L341' name='L341'></a> 341    <em class='comment'>/* Also ignore buffer space limitation issues for now. */</em>
<a id='L342' name='L342'></a> 342    cache-&gt;bufferspace += req-&gt;bcount;
<a id='L343' name='L343'></a> 343    <strong class='reserved'>if</strong> (cache-&gt;bufferspace &gt; cache-&gt;stat.maxbufferspace) <em class='brace'>{</em>
<a id='L344' name='L344'></a> 344       cache-&gt;stat.maxbufferspace = cache-&gt;bufferspace;
<a id='L345' name='L345'></a> 345    <em class='brace'>}</em>
<a id='L346' name='L346'></a> 346 
<a id='L347' name='L347'></a> 347    rwdesc-&gt;type = (req-&gt;flags &amp; <a href='../S/283.html#L193' title='Defined at 193 in src/disksim_global.h.'>READ</a>) ? <a href='../D/80.html' title='Multiple defined in 2 places.'>CACHE_EVENT_READ</a> : <a href='../D/84.html' title='Multiple defined in 2 places.'>CACHE_EVENT_WRITE</a>;
<a id='L348' name='L348'></a> 348    rwdesc-&gt;donefunc = donefunc;
<a id='L349' name='L349'></a> 349    rwdesc-&gt;doneparam = doneparam;
<a id='L350' name='L350'></a> 350    rwdesc-&gt;req = req;
<a id='L351' name='L351'></a> 351    req-&gt;next = NULL;
<a id='L352' name='L352'></a> 352    req-&gt;prev = NULL;
<a id='L353' name='L353'></a> 353    rwdesc-&gt;flags = 0;
<a id='L354' name='L354'></a> 354    <a href='../S/215.html#L148' title='Defined at 148 in src/disksim_cachedev.c.'>cachedev_add_ongoing_request</a> (cache, rwdesc);
<a id='L355' name='L355'></a> 355 
<a id='L356' name='L356'></a> 356    <strong class='reserved'>if</strong> (req-&gt;flags &amp; <a href='../S/283.html#L193' title='Defined at 193 in src/disksim_global.h.'>READ</a>) <em class='brace'>{</em>
<a id='L357' name='L357'></a> 357       cache-&gt;stat.reads++;
<a id='L358' name='L358'></a> 358       cache-&gt;stat.readblocks += req-&gt;bcount;
<a id='L359' name='L359'></a> 359 
<a id='L360' name='L360'></a> 360       <em class='comment'>/* Send read straight to whichever device has it (preferably cachedev). */</em>
<a id='L361' name='L361'></a> 361       <strong class='reserved'>if</strong> (<a href='../S/215.html#L217' title='Defined at 217 in src/disksim_cachedev.c.'>cachedev_isreadhit</a> (cache, req)) <em class='brace'>{</em>
<a id='L362' name='L362'></a> 362          devno = cache-&gt;cache_devno;
<a id='L363' name='L363'></a> 363          cache-&gt;stat.readhitsfull++;
<a id='L364' name='L364'></a> 364       <em class='brace'>}</em> <strong class='reserved'>else</strong> <em class='brace'>{</em>
<a id='L365' name='L365'></a> 365          devno = cache-&gt;real_devno;
<a id='L366' name='L366'></a> 366          cache-&gt;stat.readmisses++;
<a id='L367' name='L367'></a> 367       <em class='brace'>}</em>
<a id='L368' name='L368'></a> 368       <em class='comment'>/* For now, just assume both device's store bits at same LBNs */</em>
<a id='L369' name='L369'></a> 369       fillreq = <a href='../S/194.html#L122' title='Defined at 122 in src/disksim_iosim.c.'>ioreq_copy</a> (req);
<a id='L370' name='L370'></a> 370       fillreq-&gt;buf = rwdesc;
<a id='L371' name='L371'></a> 371       fillreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L372' name='L372'></a> 372       fillreq-&gt;devno = devno;
<a id='L373' name='L373'></a> 373 
<a id='L374' name='L374'></a> 374       <em class='comment'>// fprintf (outputfile, "fillreq: devno %d, blkno %d, buf %p\n", fillreq-&gt;devno, fillreq-&gt;blkno, fillreq-&gt;buf);</em>
<a id='L375' name='L375'></a> 375 
<a id='L376' name='L376'></a> 376       (*cache-&gt;issuefunc)(cache-&gt;issueparam, fillreq);
<a id='L377' name='L377'></a> 377       <strong class='reserved'>return</strong> (1);
<a id='L378' name='L378'></a> 378 
<a id='L379' name='L379'></a> 379    <em class='brace'>}</em> <strong class='reserved'>else</strong> <em class='brace'>{</em>
<a id='L380' name='L380'></a> 380       <em class='comment'>/* Grab buffer space and let the controller fill in data to be written. */</em>
<a id='L381' name='L381'></a> 381       <em class='comment'>/* (for now, just assume that there is buffer space available)          */</em>
<a id='L382' name='L382'></a> 382 
<a id='L383' name='L383'></a> 383       (*donefunc)(doneparam, req);
<a id='L384' name='L384'></a> 384       <strong class='reserved'>return</strong> (0);
<a id='L385' name='L385'></a> 385    <em class='brace'>}</em>
<a id='L386' name='L386'></a> 386 <em class='brace'>}</em>
<a id='L387' name='L387'></a> 387 
<a id='L388' name='L388'></a> 388 
<a id='L389' name='L389'></a> 389 <em class='comment'>/* frees the block after access complete, block is clean so remove locks */</em>
<a id='L390' name='L390'></a> 390 <em class='comment'>/* and update lru                                                        */</em>
<a id='L391' name='L391'></a> 391 
<a id='L392' name='L392'></a> 392 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L393' name='L393'></a> 393 <a href='../S/215.html#L775' title='Referred from 775 in src/disksim_cachedev.c.'>cachedev_free_block_clean</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, 
<a id='L394' name='L394'></a> 394                            <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req)
<a id='L395' name='L395'></a> 395 <em class='brace'>{</em>
<a id='L396' name='L396'></a> 396   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L397' name='L397'></a> 397    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *rwdesc;
<a id='L398' name='L398'></a> 398 
<a id='L399' name='L399'></a> 399    <em class='comment'>// fprintf (outputfile, "%.5f: Entered cache_free_block_clean: blkno %d, bcount %d, devno %d\n", simtime, req-&gt;blkno, req-&gt;bcount, req-&gt;devno);</em>
<a id='L400' name='L400'></a> 400 
<a id='L401' name='L401'></a> 401    <em class='comment'>/* For now, just find relevant rwdesc and free it.                       */</em>
<a id='L402' name='L402'></a> 402    <em class='comment'>/* Later, write it to the cache device (and update the cache map thusly. */</em>
<a id='L403' name='L403'></a> 403 
<a id='L404' name='L404'></a> 404    rwdesc = <a href='../S/215.html#L177' title='Defined at 177 in src/disksim_cachedev.c.'>cachedev_find_ongoing_request</a> (cache, req);
<a id='L405' name='L405'></a> 405    <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (rwdesc != NULL);
<a id='L406' name='L406'></a> 406 
<a id='L407' name='L407'></a> 407    <strong class='reserved'>if</strong> (rwdesc-&gt;type == <a href='../D/80.html' title='Multiple defined in 2 places.'>CACHE_EVENT_READ</a>) <em class='brace'>{</em>
<a id='L408' name='L408'></a> 408       cache-&gt;bufferspace -= req-&gt;bcount;
<a id='L409' name='L409'></a> 409       <a href='../S/215.html#L162' title='Defined at 162 in src/disksim_cachedev.c.'>cachedev_remove_ongoing_request</a> (cache, rwdesc);
<a id='L410' name='L410'></a> 410       <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a> ((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) rwdesc);
<a id='L411' name='L411'></a> 411    <em class='brace'>}</em> <strong class='reserved'>else</strong> <em class='brace'>{</em>
<a id='L412' name='L412'></a> 412       <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (rwdesc-&gt;type == <a href='../S/253.html#L115' title='Defined at 115 in src/disksim_cachedev.h.'>CACHE_EVENT_POPULATE_ALSO</a>);
<a id='L413' name='L413'></a> 413       rwdesc-&gt;type = <a href='../S/253.html#L114' title='Defined at 114 in src/disksim_cachedev.h.'>CACHE_EVENT_POPULATE_ONLY</a>;
<a id='L414' name='L414'></a> 414    <em class='brace'>}</em>
<a id='L415' name='L415'></a> 415 <em class='brace'>}</em>
<a id='L416' name='L416'></a> 416 
<a id='L417' name='L417'></a> 417 
<a id='L418' name='L418'></a> 418 <em class='comment'>/* a delayed write - set dirty bits, remove locks and update lru.        */</em>
<a id='L419' name='L419'></a> 419 <em class='comment'>/* If cache doesn't allow delayed writes, forward this to async          */</em>
<a id='L420' name='L420'></a> 420 
<a id='L421' name='L421'></a> 421 <strong class='reserved'>static</strong> <strong class='reserved'>int</strong> 
<a id='L422' name='L422'></a> 422 <a href='../S/215.html#L776' title='Referred from 776 in src/disksim_cachedev.c.'>cachedev_free_block_dirty</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, 
<a id='L423' name='L423'></a> 423                            <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *req, 
<a id='L424' name='L424'></a> 424                            <strong class='reserved'>void</strong> (**donefunc)(<strong class='reserved'>void</strong> *, <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *), 
<a id='L425' name='L425'></a> 425                            <strong class='reserved'>void</strong> *doneparam)
<a id='L426' name='L426'></a> 426 <em class='brace'>{</em>
<a id='L427' name='L427'></a> 427   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L428' name='L428'></a> 428    <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *flushreq;
<a id='L429' name='L429'></a> 429    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *writedesc;
<a id='L430' name='L430'></a> 430 
<a id='L431' name='L431'></a> 431    <em class='comment'>// fprintf (outputfile, "%.5f, Entered cache_free_block_dirty: blkno %d, size %d\n", simtime, req-&gt;blkno, req-&gt;bcount);</em>
<a id='L432' name='L432'></a> 432 
<a id='L433' name='L433'></a> 433    cache-&gt;stat.writes++;
<a id='L434' name='L434'></a> 434    cache-&gt;stat.writeblocks += req-&gt;bcount;
<a id='L435' name='L435'></a> 435 
<a id='L436' name='L436'></a> 436    writedesc = <a href='../S/215.html#L177' title='Defined at 177 in src/disksim_cachedev.c.'>cachedev_find_ongoing_request</a> (cache, req);
<a id='L437' name='L437'></a> 437    <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (writedesc != NULL);
<a id='L438' name='L438'></a> 438    <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (writedesc-&gt;type == <a href='../D/84.html' title='Multiple defined in 2 places.'>CACHE_EVENT_WRITE</a>);
<a id='L439' name='L439'></a> 439 
<a id='L440' name='L440'></a> 440    writedesc-&gt;donefunc = donefunc;
<a id='L441' name='L441'></a> 441    writedesc-&gt;doneparam = doneparam;
<a id='L442' name='L442'></a> 442    writedesc-&gt;req = req;
<a id='L443' name='L443'></a> 443    req-&gt;type = <a href='../S/287.html#L112' title='Defined at 112 in src/disksim_ioface.h.'>IO_REQUEST_ARRIVE</a>;
<a id='L444' name='L444'></a> 444    req-&gt;next = NULL;
<a id='L445' name='L445'></a> 445    req-&gt;prev = NULL;
<a id='L446' name='L446'></a> 446 
<a id='L447' name='L447'></a> 447    <em class='comment'>/* For now, just assume both device's store bits at same LBNs */</em>
<a id='L448' name='L448'></a> 448    flushreq = <a href='../S/194.html#L122' title='Defined at 122 in src/disksim_iosim.c.'>ioreq_copy</a>(req);
<a id='L449' name='L449'></a> 449    flushreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L450' name='L450'></a> 450    flushreq-&gt;buf = writedesc;
<a id='L451' name='L451'></a> 451    <strong class='reserved'>if</strong> (<a href='../S/215.html#L236' title='Defined at 236 in src/disksim_cachedev.c.'>cachedev_iswritehit</a> (cache, req)) <em class='brace'>{</em>
<a id='L452' name='L452'></a> 452       flushreq-&gt;devno = cache-&gt;cache_devno;
<a id='L453' name='L453'></a> 453       cache-&gt;stat.writehitsfull++;
<a id='L454' name='L454'></a> 454    <em class='brace'>}</em> <strong class='reserved'>else</strong> <em class='brace'>{</em>
<a id='L455' name='L455'></a> 455       cache-&gt;stat.writemisses++;
<a id='L456' name='L456'></a> 456    <em class='brace'>}</em>
<a id='L457' name='L457'></a> 457 
<a id='L458' name='L458'></a> 458    <em class='comment'>// fprintf (outputfile, "flushreq: devno %d, blkno %d, buf %p\n", flushreq-&gt;devno, flushreq-&gt;blkno, flushreq-&gt;buf);</em>
<a id='L459' name='L459'></a> 459 
<a id='L460' name='L460'></a> 460    (*cache-&gt;issuefunc)(cache-&gt;issueparam, flushreq);
<a id='L461' name='L461'></a> 461 
<a id='L462' name='L462'></a> 462 <em class='sharp'>#if</em> 0
<a id='L463' name='L463'></a> 463    <strong class='reserved'>if</strong> (cache-&gt;flush_idledelay &gt;= 0.0) <em class='brace'>{</em>
<a id='L464' name='L464'></a> 464       <a href='../S/254.html#L401' title='Defined at 401 in src/disksim_ioqueue.c.'>ioqueue_reset_idledetecter</a>((*cache-&gt;queuefind)(cache-&gt;queuefindparam, req-&gt;devno), 0);
<a id='L465' name='L465'></a> 465    <em class='brace'>}</em>
<a id='L466' name='L466'></a> 466 <em class='sharp'>#endif</em>
<a id='L467' name='L467'></a> 467 
<a id='L468' name='L468'></a> 468    <strong class='reserved'>return</strong>(1);
<a id='L469' name='L469'></a> 469 <em class='brace'>}</em>
<a id='L470' name='L470'></a> 470 
<a id='L471' name='L471'></a> 471 
<a id='L472' name='L472'></a> 472 <strong class='reserved'>int</strong> <a href='../S/215.html#L779' title='Referred from 779 in src/disksim_cachedev.c.'>cachedev_sync</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c)
<a id='L473' name='L473'></a> 473 <em class='brace'>{</em>
<a id='L474' name='L474'></a> 474   <strong class='reserved'>return</strong>(0);
<a id='L475' name='L475'></a> 475 <em class='brace'>}</em>
<a id='L476' name='L476'></a> 476 
<a id='L477' name='L477'></a> 477 
<a id='L478' name='L478'></a> 478 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> *
<a id='L479' name='L479'></a> 479 <a href='../S/215.html#L777' title='Referred from 777 in src/disksim_cachedev.c.'>cachedev_disk_access_complete</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c,
<a id='L480' name='L480'></a> 480                                <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *curr)
<a id='L481' name='L481'></a> 481 <em class='brace'>{</em>
<a id='L482' name='L482'></a> 482   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L483' name='L483'></a> 483    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *rwdesc = curr-&gt;buf;
<a id='L484' name='L484'></a> 484    <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *tmp = NULL;
<a id='L485' name='L485'></a> 485 
<a id='L486' name='L486'></a> 486    <em class='comment'>// fprintf (outputfile, "Entered cache_disk_access_complete: blkno %d, bcount %d, devno %d, buf %p\n", curr-&gt;blkno, curr-&gt;bcount, curr-&gt;devno, curr-&gt;buf);</em>
<a id='L487' name='L487'></a> 487 
<a id='L488' name='L488'></a> 488    <strong class='reserved'>switch</strong>(rwdesc-&gt;type) <em class='brace'>{</em>
<a id='L489' name='L489'></a> 489    <strong class='reserved'>case</strong> <a href='../D/80.html' title='Multiple defined in 2 places.'>CACHE_EVENT_READ</a>:
<a id='L490' name='L490'></a> 490       <em class='comment'>/* Consider writing same buffer to cache_devno, in order to populate it.*/</em>
<a id='L491' name='L491'></a> 491       <em class='comment'>/* Not clear whether it is more appropriate to do it from here or from  */</em>
<a id='L492' name='L492'></a> 492       <em class='comment'>/* "free_block_clean" -- do it here for now to get more overlap.        */</em>
<a id='L493' name='L493'></a> 493       <strong class='reserved'>if</strong> (curr-&gt;devno == cache-&gt;real_devno) <em class='brace'>{</em>
<a id='L494' name='L494'></a> 494          <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *flushreq = <a href='../S/194.html#L122' title='Defined at 122 in src/disksim_iosim.c.'>ioreq_copy</a>(rwdesc-&gt;req);
<a id='L495' name='L495'></a> 495          flushreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L496' name='L496'></a> 496          flushreq-&gt;buf = rwdesc;
<a id='L497' name='L497'></a> 497          flushreq-&gt;flags = <a href='../S/283.html#L192' title='Defined at 192 in src/disksim_global.h.'>WRITE</a>;
<a id='L498' name='L498'></a> 498          flushreq-&gt;devno = cache-&gt;cache_devno;
<a id='L499' name='L499'></a> 499          rwdesc-&gt;type = <a href='../S/253.html#L115' title='Defined at 115 in src/disksim_cachedev.h.'>CACHE_EVENT_POPULATE_ALSO</a>;
<a id='L500' name='L500'></a> 500          (*cache-&gt;issuefunc)(cache-&gt;issueparam, flushreq);
<a id='L501' name='L501'></a> 501          cache-&gt;stat.popwrites++;
<a id='L502' name='L502'></a> 502          cache-&gt;stat.popwriteblocks += rwdesc-&gt;req-&gt;bcount;
<a id='L503' name='L503'></a> 503       <em class='brace'>}</em>
<a id='L504' name='L504'></a> 504 
<a id='L505' name='L505'></a> 505       <em class='comment'>/* Ongoing read request can now proceed, so call donefunc from get_block*/</em>
<a id='L506' name='L506'></a> 506       (*rwdesc-&gt;donefunc)(rwdesc-&gt;doneparam,rwdesc-&gt;req);
<a id='L507' name='L507'></a> 507 
<a id='L508' name='L508'></a> 508       <strong class='reserved'>break</strong>;
<a id='L509' name='L509'></a> 509    <strong class='reserved'>case</strong> <a href='../D/84.html' title='Multiple defined in 2 places.'>CACHE_EVENT_WRITE</a>:
<a id='L510' name='L510'></a> 510 
<a id='L511' name='L511'></a> 511       <em class='comment'>/* finished writing to cache-device */</em>
<a id='L512' name='L512'></a> 512       <strong class='reserved'>if</strong> (curr-&gt;devno == cache-&gt;cache_devno) <em class='brace'>{</em>
<a id='L513' name='L513'></a> 513          <a href='../S/215.html#L205' title='Defined at 205 in src/disksim_cachedev.c.'>cachedev_setbits</a> (cache-&gt;validmap, curr);
<a id='L514' name='L514'></a> 514          <a href='../S/215.html#L205' title='Defined at 205 in src/disksim_cachedev.c.'>cachedev_setbits</a> (cache-&gt;dirtymap, curr);
<a id='L515' name='L515'></a> 515          <strong class='reserved'>if</strong> (cache-&gt;writescheme == <a href='../D/118.html' title='Multiple defined in 2 places.'>CACHE_WRITE_THRU</a>) <em class='brace'>{</em>
<a id='L516' name='L516'></a> 516             <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *flushreq = <a href='../S/194.html#L122' title='Defined at 122 in src/disksim_iosim.c.'>ioreq_copy</a>(rwdesc-&gt;req);
<a id='L517' name='L517'></a> 517             flushreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L518' name='L518'></a> 518             flushreq-&gt;buf = rwdesc;
<a id='L519' name='L519'></a> 519             flushreq-&gt;flags = <a href='../S/283.html#L192' title='Defined at 192 in src/disksim_global.h.'>WRITE</a>;
<a id='L520' name='L520'></a> 520             flushreq-&gt;devno = cache-&gt;real_devno;
<a id='L521' name='L521'></a> 521             rwdesc-&gt;type = <a href='../S/253.html#L117' title='Defined at 117 in src/disksim_cachedev.h.'>CACHE_EVENT_FLUSH</a>;
<a id='L522' name='L522'></a> 522             (*cache-&gt;issuefunc)(cache-&gt;issueparam, flushreq);
<a id='L523' name='L523'></a> 523             cache-&gt;stat.destagewrites++;
<a id='L524' name='L524'></a> 524             cache-&gt;stat.destagewriteblocks += rwdesc-&gt;req-&gt;bcount;
<a id='L525' name='L525'></a> 525          <em class='brace'>}</em>
<a id='L526' name='L526'></a> 526       <em class='brace'>}</em>
<a id='L527' name='L527'></a> 527       (*rwdesc-&gt;donefunc)(rwdesc-&gt;doneparam,rwdesc-&gt;req);
<a id='L528' name='L528'></a> 528 
<a id='L529' name='L529'></a> 529       <strong class='reserved'>if</strong> (rwdesc-&gt;type != <a href='../S/253.html#L117' title='Defined at 117 in src/disksim_cachedev.h.'>CACHE_EVENT_FLUSH</a>) <em class='brace'>{</em>
<a id='L530' name='L530'></a> 530          <a href='../S/215.html#L162' title='Defined at 162 in src/disksim_cachedev.c.'>cachedev_remove_ongoing_request</a> (cache, rwdesc);
<a id='L531' name='L531'></a> 531          <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a> ((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) rwdesc);
<a id='L532' name='L532'></a> 532          cache-&gt;bufferspace -= curr-&gt;bcount;
<a id='L533' name='L533'></a> 533       <em class='brace'>}</em>
<a id='L534' name='L534'></a> 534 
<a id='L535' name='L535'></a> 535       <strong class='reserved'>break</strong>;
<a id='L536' name='L536'></a> 536 
<a id='L537' name='L537'></a> 537    <strong class='reserved'>case</strong> <a href='../S/253.html#L114' title='Defined at 114 in src/disksim_cachedev.h.'>CACHE_EVENT_POPULATE_ONLY</a>:
<a id='L538' name='L538'></a> 538      <a href='../S/215.html#L205' title='Defined at 205 in src/disksim_cachedev.c.'>cachedev_setbits</a> (cache-&gt;validmap, curr);
<a id='L539' name='L539'></a> 539      <a href='../S/215.html#L162' title='Defined at 162 in src/disksim_cachedev.c.'>cachedev_remove_ongoing_request</a> (cache, rwdesc);
<a id='L540' name='L540'></a> 540       <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a> ((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) rwdesc);
<a id='L541' name='L541'></a> 541       cache-&gt;bufferspace -= curr-&gt;bcount;
<a id='L542' name='L542'></a> 542       <strong class='reserved'>break</strong>;
<a id='L543' name='L543'></a> 543       
<a id='L544' name='L544'></a> 544    <strong class='reserved'>case</strong> <a href='../S/253.html#L115' title='Defined at 115 in src/disksim_cachedev.h.'>CACHE_EVENT_POPULATE_ALSO</a>:
<a id='L545' name='L545'></a> 545      <a href='../S/215.html#L205' title='Defined at 205 in src/disksim_cachedev.c.'>cachedev_setbits</a> (cache-&gt;validmap, curr);
<a id='L546' name='L546'></a> 546      rwdesc-&gt;type = <a href='../D/80.html' title='Multiple defined in 2 places.'>CACHE_EVENT_READ</a>;
<a id='L547' name='L547'></a> 547      <strong class='reserved'>break</strong>;
<a id='L548' name='L548'></a> 548 
<a id='L549' name='L549'></a> 549    <strong class='reserved'>case</strong> <a href='../S/253.html#L117' title='Defined at 117 in src/disksim_cachedev.h.'>CACHE_EVENT_FLUSH</a>:
<a id='L550' name='L550'></a> 550       <a href='../S/215.html#L211' title='Defined at 211 in src/disksim_cachedev.c.'>cachedev_clearbits</a> (cache-&gt;dirtymap, curr);
<a id='L551' name='L551'></a> 551       <a href='../S/215.html#L162' title='Defined at 162 in src/disksim_cachedev.c.'>cachedev_remove_ongoing_request</a> (cache, rwdesc);
<a id='L552' name='L552'></a> 552       <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a> ((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) rwdesc);
<a id='L553' name='L553'></a> 553       cache-&gt;bufferspace -= curr-&gt;bcount;
<a id='L554' name='L554'></a> 554       <strong class='reserved'>break</strong>;
<a id='L555' name='L555'></a> 555 
<a id='L556' name='L556'></a> 556    <strong class='reserved'>case</strong> <a href='../S/253.html#L118' title='Defined at 118 in src/disksim_cachedev.h.'>CACHE_EVENT_IDLEFLUSH_READ</a>:
<a id='L557' name='L557'></a> 557      <em class='brace'>{</em>
<a id='L558' name='L558'></a> 558        <a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *flushreq = <a href='../S/194.html#L122' title='Defined at 122 in src/disksim_iosim.c.'>ioreq_copy</a> (curr);
<a id='L559' name='L559'></a> 559        flushreq-&gt;type = <a href='../S/255.html#L124' title='Defined at 124 in src/disksim_iosim.h.'>IO_ACCESS_ARRIVE</a>;
<a id='L560' name='L560'></a> 560        flushreq-&gt;flags = <a href='../S/283.html#L192' title='Defined at 192 in src/disksim_global.h.'>WRITE</a>;
<a id='L561' name='L561'></a> 561        flushreq-&gt;devno = cache-&gt;real_devno;
<a id='L562' name='L562'></a> 562        rwdesc-&gt;type = <a href='../S/253.html#L119' title='Defined at 119 in src/disksim_cachedev.h.'>CACHE_EVENT_IDLEFLUSH_FLUSH</a>;
<a id='L563' name='L563'></a> 563        (*cache-&gt;issuefunc)(cache-&gt;issueparam, flushreq);
<a id='L564' name='L564'></a> 564        cache-&gt;stat.destagewrites++;
<a id='L565' name='L565'></a> 565        cache-&gt;stat.destagewriteblocks += curr-&gt;bcount;
<a id='L566' name='L566'></a> 566      <em class='brace'>}</em> <strong class='reserved'>break</strong>;
<a id='L567' name='L567'></a> 567 
<a id='L568' name='L568'></a> 568    <strong class='reserved'>case</strong> <a href='../S/253.html#L119' title='Defined at 119 in src/disksim_cachedev.h.'>CACHE_EVENT_IDLEFLUSH_FLUSH</a>:
<a id='L569' name='L569'></a> 569      <a href='../S/215.html#L211' title='Defined at 211 in src/disksim_cachedev.c.'>cachedev_clearbits</a> (cache-&gt;dirtymap, curr);
<a id='L570' name='L570'></a> 570      <a href='../S/215.html#L162' title='Defined at 162 in src/disksim_cachedev.c.'>cachedev_remove_ongoing_request</a> (cache, rwdesc);
<a id='L571' name='L571'></a> 571      <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a> ((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) rwdesc);
<a id='L572' name='L572'></a> 572      <a href='../S/215.html#L272' title='Defined at 272 in src/disksim_cachedev.c.'>cachedev_idlework_callback</a> (cache, curr-&gt;devno);
<a id='L573' name='L573'></a> 573      cache-&gt;bufferspace -= curr-&gt;bcount;
<a id='L574' name='L574'></a> 574      <strong class='reserved'>break</strong>;
<a id='L575' name='L575'></a> 575 
<a id='L576' name='L576'></a> 576    <strong class='reserved'>default</strong>:
<a id='L577' name='L577'></a> 577      <a href='../D/1152.html' title='Multiple defined in 2 places.'>ddbg_assert2</a>(0, "Unknown cachedev event type");
<a id='L578' name='L578'></a> 578      <strong class='reserved'>break</strong>;
<a id='L579' name='L579'></a> 579    <em class='brace'>}</em>
<a id='L580' name='L580'></a> 580 
<a id='L581' name='L581'></a> 581    <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a>((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) curr);
<a id='L582' name='L582'></a> 582 
<a id='L583' name='L583'></a> 583    <em class='comment'>/* returned cacheevent will get forwarded to cachedev_wakeup_continue... */</em>
<a id='L584' name='L584'></a> 584    <strong class='reserved'>return</strong>(tmp);
<a id='L585' name='L585'></a> 585 <em class='brace'>}</em>
<a id='L586' name='L586'></a> 586 
<a id='L587' name='L587'></a> 587 
<a id='L588' name='L588'></a> 588 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L589' name='L589'></a> 589 <a href='../S/215.html#L778' title='Referred from 778 in src/disksim_cachedev.c.'>cachedev_wakeup_complete</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, 
<a id='L590' name='L590'></a> 590                           <strong class='reserved'>void</strong> *d) <em class='comment'>// really struct cache_dev_event</em>
<a id='L591' name='L591'></a> 591 <em class='brace'>{</em>
<a id='L592' name='L592'></a> 592   <strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *desc = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a> *)d;
<a id='L593' name='L593'></a> 593   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L594' name='L594'></a> 594   <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (0);
<a id='L595' name='L595'></a> 595 
<a id='L596' name='L596'></a> 596   <em class='comment'>// ???</em>
<a id='L597' name='L597'></a> 597 
<a id='L598' name='L598'></a> 598 <em class='sharp'>#if</em> 0
<a id='L599' name='L599'></a> 599    <strong class='reserved'>switch</strong>(desc-&gt;type) <em class='brace'>{</em>
<a id='L600' name='L600'></a> 600    <strong class='reserved'>case</strong> <a href='../D/80.html' title='Multiple defined in 2 places.'>CACHE_EVENT_READ</a>:
<a id='L601' name='L601'></a> 601       <a href='../S/222.html#L1422' title='Defined at 1422 in src/disksim_cachemem.c.'>cache_read_continue</a>(cache, desc);
<a id='L602' name='L602'></a> 602       <strong class='reserved'>break</strong>;
<a id='L603' name='L603'></a> 603    <strong class='reserved'>case</strong> <a href='../D/84.html' title='Multiple defined in 2 places.'>CACHE_EVENT_WRITE</a>:
<a id='L604' name='L604'></a> 604      <a href='../S/222.html#L1568' title='Defined at 1568 in src/disksim_cachemem.c.'>cache_write_continue</a>(cache, desc);
<a id='L605' name='L605'></a> 605      <strong class='reserved'>break</strong>;
<a id='L606' name='L606'></a> 606    <strong class='reserved'>case</strong> <a href='../S/253.html#L117' title='Defined at 117 in src/disksim_cachedev.h.'>CACHE_EVENT_FLUSH</a>:
<a id='L607' name='L607'></a> 607       (*desc-&gt;donefunc)(desc-&gt;doneparam, desc-&gt;req);
<a id='L608' name='L608'></a> 608       <a href='../S/272.html#L176' title='Defined at 176 in src/disksim.c.'>addtoextraq</a>((<a href='../S/283.html#L266' title='Defined at 266 in src/disksim_global.h.'>event</a> *) desc);
<a id='L609' name='L609'></a> 609       <strong class='reserved'>break</strong>;
<a id='L610' name='L610'></a> 610 
<a id='L611' name='L611'></a> 611    <strong class='reserved'>default</strong>:
<a id='L612' name='L612'></a> 612      <a href='../D/1152.html' title='Multiple defined in 2 places.'>ddbg_assert2</a>(0, "Unknown cachedev event type");
<a id='L613' name='L613'></a> 613      <strong class='reserved'>break</strong>;
<a id='L614' name='L614'></a> 614    <em class='brace'>}</em>
<a id='L615' name='L615'></a> 615 <em class='sharp'>#endif</em>
<a id='L616' name='L616'></a> 616 <em class='brace'>}</em>
<a id='L617' name='L617'></a> 617 
<a id='L618' name='L618'></a> 618 
<a id='L619' name='L619'></a> 619 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L620' name='L620'></a> 620 <a href='../R/803.html' title='Multiple referred from 2 places.'>cachedev_resetstats</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c)
<a id='L621' name='L621'></a> 621 <em class='brace'>{</em>
<a id='L622' name='L622'></a> 622   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L623' name='L623'></a> 623   cache-&gt;stat.reads = 0;
<a id='L624' name='L624'></a> 624   cache-&gt;stat.readblocks = 0;
<a id='L625' name='L625'></a> 625   cache-&gt;stat.readhitsfull = 0;
<a id='L626' name='L626'></a> 626   cache-&gt;stat.readmisses = 0;
<a id='L627' name='L627'></a> 627   cache-&gt;stat.popwrites = 0;
<a id='L628' name='L628'></a> 628   cache-&gt;stat.popwriteblocks = 0;
<a id='L629' name='L629'></a> 629   cache-&gt;stat.writes = 0;
<a id='L630' name='L630'></a> 630   cache-&gt;stat.writeblocks = 0;
<a id='L631' name='L631'></a> 631   cache-&gt;stat.writehitsfull = 0;
<a id='L632' name='L632'></a> 632   cache-&gt;stat.writemisses = 0;
<a id='L633' name='L633'></a> 633   cache-&gt;stat.destagereads = 0;
<a id='L634' name='L634'></a> 634   cache-&gt;stat.destagereadblocks = 0;
<a id='L635' name='L635'></a> 635   cache-&gt;stat.destagewrites = 0;
<a id='L636' name='L636'></a> 636   cache-&gt;stat.destagewriteblocks = 0;
<a id='L637' name='L637'></a> 637   cache-&gt;stat.maxbufferspace = 0;
<a id='L638' name='L638'></a> 638 <em class='brace'>}</em>
<a id='L639' name='L639'></a> 639 
<a id='L640' name='L640'></a> 640 
<a id='L641' name='L641'></a> 641 <strong class='reserved'>void</strong> 
<a id='L642' name='L642'></a> 642 <a href='../R/805.html' title='Multiple referred from 3 places.'>cachedev_setcallbacks</a>(<strong class='reserved'>void</strong>)
<a id='L643' name='L643'></a> 643 <em class='brace'>{</em>
<a id='L644' name='L644'></a> 644   <a href='../S/283.html#L342' title='Defined at 342 in src/disksim_global.h.'>disksim</a>-&gt;donefunc_cachedev_empty = <a href='../S/215.html#L141' title='Defined at 141 in src/disksim_cachedev.c.'>cachedev_empty_donefunc</a>;
<a id='L645' name='L645'></a> 645   <a href='../S/283.html#L342' title='Defined at 342 in src/disksim_global.h.'>disksim</a>-&gt;idlework_cachedev = <a href='../S/215.html#L272' title='Defined at 272 in src/disksim_cachedev.c.'>cachedev_idlework_callback</a>;
<a id='L646' name='L646'></a> 646   <a href='../S/283.html#L342' title='Defined at 342 in src/disksim_global.h.'>disksim</a>-&gt;timerfunc_cachedev = <a href='../S/215.html#L264' title='Defined at 264 in src/disksim_cachedev.c.'>cachedev_periodic_callback</a>;
<a id='L647' name='L647'></a> 647 <em class='brace'>}</em>
<a id='L648' name='L648'></a> 648 
<a id='L649' name='L649'></a> 649 
<a id='L650' name='L650'></a> 650 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L651' name='L651'></a> 651 <a href='../S/215.html#L769' title='Referred from 769 in src/disksim_cachedev.c.'>cachedev_initialize</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, 
<a id='L652' name='L652'></a> 652                      <strong class='reserved'>void</strong> (**issuefunc)(<strong class='reserved'>void</strong> *,<a href='../S/283.html#L296' title='Defined at 296 in src/disksim_global.h.'>ioreq_event</a> *), 
<a id='L653' name='L653'></a> 653                      <strong class='reserved'>void</strong> *issueparam, 
<a id='L654' name='L654'></a> 654                      <strong class='reserved'>struct</strong> <a href='../S/259.html#L255' title='Defined at 255 in src/disksim_ioqueue.h.'>ioq</a> * (**queuefind)(<strong class='reserved'>void</strong> *,<strong class='reserved'>int</strong>), 
<a id='L655' name='L655'></a> 655                      <strong class='reserved'>void</strong> *queuefindparam, 
<a id='L656' name='L656'></a> 656                      <strong class='reserved'>void</strong> (**wakeupfunc)(<strong class='reserved'>void</strong> *, <strong class='reserved'>struct</strong> cacheevent *), 
<a id='L657' name='L657'></a> 657                      <strong class='reserved'>void</strong> *wakeupparam, 
<a id='L658' name='L658'></a> 658                      <strong class='reserved'>int</strong> numdevs)
<a id='L659' name='L659'></a> 659 <em class='brace'>{</em>
<a id='L660' name='L660'></a> 660   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L661' name='L661'></a> 661   <a href='../S/283.html#L246' title='Defined at 246 in src/disksim_global.h.'>StaticAssert</a> (<strong class='reserved'>sizeof</strong>(<strong class='reserved'>struct</strong> <a href='../S/253.html#L138' title='Defined at 138 in src/disksim_cachedev.h.'>cache_dev_event</a>) &lt;= <a href='../S/283.html#L256' title='Defined at 256 in src/disksim_global.h.'>DISKSIM_EVENT_SIZE</a>);
<a id='L662' name='L662'></a> 662 
<a id='L663' name='L663'></a> 663    cache-&gt;issuefunc = issuefunc;
<a id='L664' name='L664'></a> 664    cache-&gt;issueparam = issueparam;
<a id='L665' name='L665'></a> 665    cache-&gt;queuefind = queuefind;
<a id='L666' name='L666'></a> 666    cache-&gt;queuefindparam = queuefindparam;
<a id='L667' name='L667'></a> 667    cache-&gt;wakeupfunc = wakeupfunc;
<a id='L668' name='L668'></a> 668    cache-&gt;wakeupparam = wakeupparam;
<a id='L669' name='L669'></a> 669    cache-&gt;bufferspace = 0;
<a id='L670' name='L670'></a> 670    cache-&gt;ongoing_requests = NULL;
<a id='L671' name='L671'></a> 671    <a href='../D/957.html' title='Multiple defined in 2 places.'>bzero</a> (cache-&gt;validmap, <a href='../S/202.html#L81' title='Defined at 81 in src/disksim_bitstring.h.'>bitstr_size</a>(cache-&gt;size));
<a id='L672' name='L672'></a> 672    <a href='../D/957.html' title='Multiple defined in 2 places.'>bzero</a> (cache-&gt;dirtymap, <a href='../S/202.html#L81' title='Defined at 81 in src/disksim_bitstring.h.'>bitstr_size</a>(cache-&gt;size));
<a id='L673' name='L673'></a> 673    <a href='../S/215.html#L620' title='Defined at 620 in src/disksim_cachedev.c.'>cachedev_resetstats</a>(c);
<a id='L674' name='L674'></a> 674 
<a id='L675' name='L675'></a> 675    <strong class='reserved'>if</strong> (cache-&gt;flush_idledelay) <em class='brace'>{</em>
<a id='L676' name='L676'></a> 676       <strong class='reserved'>struct</strong> <a href='../S/259.html#L255' title='Defined at 255 in src/disksim_ioqueue.h.'>ioq</a> *queue = (*queuefind)(queuefindparam,cache-&gt;real_devno);
<a id='L677' name='L677'></a> 677       <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a> (queue != NULL);
<a id='L678' name='L678'></a> 678       <a href='../S/254.html#L374' title='Defined at 374 in src/disksim_ioqueue.c.'>ioqueue_set_idlework_function</a> (queue, 
<a id='L679' name='L679'></a> 679                                      &amp;<a href='../S/283.html#L342' title='Defined at 342 in src/disksim_global.h.'>disksim</a>-&gt;idlework_cachedev, 
<a id='L680' name='L680'></a> 680                                      cache, 
<a id='L681' name='L681'></a> 681                                      cache-&gt;flush_idledelay);
<a id='L682' name='L682'></a> 682    <em class='brace'>}</em>
<a id='L683' name='L683'></a> 683 
<a id='L684' name='L684'></a> 684    <strong class='reserved'>if</strong> (<a href='../S/214.html#L327' title='Defined at 327 in src/disksim_device.c.'>device_get_number_of_blocks</a>(cache-&gt;cache_devno) &lt; cache-&gt;size) <em class='brace'>{</em>
<a id='L685' name='L685'></a> 685       fprintf (stderr, "Size of cachedev exceeds that of actual cache device (devno %d): %d &gt; %d\n", cache-&gt;cache_devno, cache-&gt;size, <a href='../S/214.html#L327' title='Defined at 327 in src/disksim_device.c.'>device_get_number_of_blocks</a>(cache-&gt;cache_devno));
<a id='L686' name='L686'></a> 686       <a href='../D/1151.html' title='Multiple defined in 2 places.'>ddbg_assert</a>(0);
<a id='L687' name='L687'></a> 687    <em class='brace'>}</em>
<a id='L688' name='L688'></a> 688 <em class='brace'>}</em>
<a id='L689' name='L689'></a> 689 
<a id='L690' name='L690'></a> 690 
<a id='L691' name='L691'></a> 691 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L692' name='L692'></a> 692 <a href='../S/215.html#L772' title='Referred from 772 in src/disksim_cachedev.c.'>cachedev_cleanstats</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *cache)
<a id='L693' name='L693'></a> 693 <em class='brace'>{</em>
<a id='L694' name='L694'></a> 694 <em class='brace'>}</em>
<a id='L695' name='L695'></a> 695 
<a id='L696' name='L696'></a> 696 
<a id='L697' name='L697'></a> 697 <strong class='reserved'>static</strong> <strong class='reserved'>void</strong> 
<a id='L698' name='L698'></a> 698 <a href='../S/215.html#L771' title='Referred from 771 in src/disksim_cachedev.c.'>cachedev_printstats</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c, <strong class='reserved'>char</strong> *prefix)
<a id='L699' name='L699'></a> 699 <em class='brace'>{</em>
<a id='L700' name='L700'></a> 700   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L701' name='L701'></a> 701    <strong class='reserved'>int</strong> reqs = cache-&gt;stat.reads + cache-&gt;stat.writes;
<a id='L702' name='L702'></a> 702    <strong class='reserved'>int</strong> blocks = cache-&gt;stat.readblocks + cache-&gt;stat.writeblocks;
<a id='L703' name='L703'></a> 703 
<a id='L704' name='L704'></a> 704    fprintf (<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache requests:             %6d\n", prefix, reqs);
<a id='L705' name='L705'></a> 705    <strong class='reserved'>if</strong> (reqs == 0) <em class='brace'>{</em>
<a id='L706' name='L706'></a> 706       <strong class='reserved'>return</strong>;
<a id='L707' name='L707'></a> 707    <em class='brace'>}</em>
<a id='L708' name='L708'></a> 708 
<a id='L709' name='L709'></a> 709    fprintf (<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache read requests:        %6d  \t%6.4f\n", prefix, cache-&gt;stat.reads, ((<strong class='reserved'>double</strong>) cache-&gt;stat.reads / (<strong class='reserved'>double</strong>) reqs));
<a id='L710' name='L710'></a> 710 
<a id='L711' name='L711'></a> 711    <strong class='reserved'>if</strong> (cache-&gt;stat.reads) <em class='brace'>{</em>
<a id='L712' name='L712'></a> 712      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache blocks read:           %6d  \t%6.4f\n", prefix, cache-&gt;stat.readblocks, ((<strong class='reserved'>double</strong>) cache-&gt;stat.readblocks / (<strong class='reserved'>double</strong>) blocks));
<a id='L713' name='L713'></a> 713      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache read misses:          %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.readmisses, ((<strong class='reserved'>double</strong>) cache-&gt;stat.readmisses / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.readmisses / (<strong class='reserved'>double</strong>) cache-&gt;stat.reads));
<a id='L714' name='L714'></a> 714     
<a id='L715' name='L715'></a> 715  fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache read full hits:       %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.readhitsfull, ((<strong class='reserved'>double</strong>) cache-&gt;stat.readhitsfull / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.readhitsfull / (<strong class='reserved'>double</strong>) cache-&gt;stat.reads));
<a id='L716' name='L716'></a> 716 
<a id='L717' name='L717'></a> 717      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache population writes:         %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.popwrites, ((<strong class='reserved'>double</strong>) cache-&gt;stat.popwrites / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.popwrites / (<strong class='reserved'>double</strong>) cache-&gt;stat.reads));
<a id='L718' name='L718'></a> 718 
<a id='L719' name='L719'></a> 719      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache block population writes:    %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.popwriteblocks, ((<strong class='reserved'>double</strong>) cache-&gt;stat.popwriteblocks / (<strong class='reserved'>double</strong>) blocks), ((<strong class='reserved'>double</strong>) cache-&gt;stat.popwriteblocks / (<strong class='reserved'>double</strong>) cache-&gt;stat.readblocks));
<a id='L720' name='L720'></a> 720    <em class='brace'>}</em>
<a id='L721' name='L721'></a> 721 
<a id='L722' name='L722'></a> 722    fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache write requests:       %6d  \t%6.4f\n", prefix, cache-&gt;stat.writes, ((<strong class='reserved'>double</strong>) cache-&gt;stat.writes / (<strong class='reserved'>double</strong>) reqs));
<a id='L723' name='L723'></a> 723 
<a id='L724' name='L724'></a> 724    <strong class='reserved'>if</strong> (cache-&gt;stat.writes) <em class='brace'>{</em>
<a id='L725' name='L725'></a> 725      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache blocks written:        %6d  \t%6.4f\n", prefix, cache-&gt;stat.writeblocks, ((<strong class='reserved'>double</strong>) cache-&gt;stat.writeblocks / (<strong class='reserved'>double</strong>) blocks));
<a id='L726' name='L726'></a> 726      fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache write misses:         %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.writemisses, ((<strong class='reserved'>double</strong>) cache-&gt;stat.writemisses / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.writemisses / (<strong class='reserved'>double</strong>) cache-&gt;stat.writes));
<a id='L727' name='L727'></a> 727 
<a id='L728' name='L728'></a> 728       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache full write hits:   %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.writehitsfull, ((<strong class='reserved'>double</strong>) cache-&gt;stat.writehitsfull / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.writehitsfull / (<strong class='reserved'>double</strong>) cache-&gt;stat.writes));
<a id='L729' name='L729'></a> 729 
<a id='L730' name='L730'></a> 730       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache destage pre-reads:     %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.destagereads, ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagereads / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagereads / (<strong class='reserved'>double</strong>) cache-&gt;stat.writes));
<a id='L731' name='L731'></a> 731       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache block destage pre-reads: %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.destagereadblocks, ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagereadblocks / (<strong class='reserved'>double</strong>) blocks), ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagereadblocks / (<strong class='reserved'>double</strong>) cache-&gt;stat.writeblocks));
<a id='L732' name='L732'></a> 732 
<a id='L733' name='L733'></a> 733       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache destages (write):     %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.destagewrites, ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagewrites / (<strong class='reserved'>double</strong>) reqs), ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagewrites / (<strong class='reserved'>double</strong>) cache-&gt;stat.writes));
<a id='L734' name='L734'></a> 734 
<a id='L735' name='L735'></a> 735       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache block destages (write): %6d  \t%6.4f  \t%6.4f\n", prefix, cache-&gt;stat.destagewriteblocks, ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagewriteblocks / (<strong class='reserved'>double</strong>) blocks), ((<strong class='reserved'>double</strong>) cache-&gt;stat.destagewriteblocks / (<strong class='reserved'>double</strong>) cache-&gt;stat.writeblocks));
<a id='L736' name='L736'></a> 736 
<a id='L737' name='L737'></a> 737       fprintf(<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache end dirty blocks:      %6d  \t%6.4f\n", prefix, <a href='../S/215.html#L191' title='Defined at 191 in src/disksim_cachedev.c.'>cachedev_count_dirty_blocks</a>(cache), ((<strong class='reserved'>double</strong>) <a href='../S/215.html#L191' title='Defined at 191 in src/disksim_cachedev.c.'>cachedev_count_dirty_blocks</a>(cache) / (<strong class='reserved'>double</strong>) cache-&gt;stat.writeblocks));
<a id='L738' name='L738'></a> 738    <em class='brace'>}</em>
<a id='L739' name='L739'></a> 739 
<a id='L740' name='L740'></a> 740    fprintf (<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache bufferspace use end:             %6d\n", prefix, cache-&gt;bufferspace);
<a id='L741' name='L741'></a> 741 
<a id='L742' name='L742'></a> 742    fprintf (<a href='../D/2118.html' title='Multiple defined in 3 places.'>outputfile</a>, "%scache bufferspace use max:             %6d\n", prefix, cache-&gt;stat.maxbufferspace);
<a id='L743' name='L743'></a> 743 <em class='brace'>}</em>
<a id='L744' name='L744'></a> 744 
<a id='L745' name='L745'></a> 745 
<a id='L746' name='L746'></a> 746 <strong class='reserved'>static</strong> <strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> * 
<a id='L747' name='L747'></a> 747 <a href='../S/215.html#L773' title='Referred from 773 in src/disksim_cachedev.c.'>cachedev_copy</a> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *c)
<a id='L748' name='L748'></a> 748 <em class='brace'>{</em>
<a id='L749' name='L749'></a> 749   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *cache = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *)c;
<a id='L750' name='L750'></a> 750   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *new = (<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *) <a href='../S/219.html#L64' title='Defined at 64 in src/disksim_malloc.c.'>DISKSIM_malloc</a>(<strong class='reserved'>sizeof</strong>(<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a>));
<a id='L751' name='L751'></a> 751 
<a id='L752' name='L752'></a> 752   <a href='../D/12.html' title='Multiple defined in 2 places.'>ASSERT</a>(new != NULL);
<a id='L753' name='L753'></a> 753   <a href='../D/957.html' title='Multiple defined in 2 places.'>bzero</a> (new, <strong class='reserved'>sizeof</strong>(<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a>));
<a id='L754' name='L754'></a> 754   
<a id='L755' name='L755'></a> 755   new-&gt;issuefunc = cache-&gt;issuefunc;
<a id='L756' name='L756'></a> 756   new-&gt;issueparam = cache-&gt;issueparam;
<a id='L757' name='L757'></a> 757   new-&gt;queuefind = cache-&gt;queuefind;
<a id='L758' name='L758'></a> 758   new-&gt;queuefindparam = cache-&gt;queuefindparam;
<a id='L759' name='L759'></a> 759   new-&gt;wakeupfunc = cache-&gt;wakeupfunc;
<a id='L760' name='L760'></a> 760   new-&gt;wakeupparam = cache-&gt;wakeupparam;
<a id='L761' name='L761'></a> 761   new-&gt;size = cache-&gt;size;
<a id='L762' name='L762'></a> 762   new-&gt;maxreqsize = cache-&gt;maxreqsize;
<a id='L763' name='L763'></a> 763   
<a id='L764' name='L764'></a> 764   <strong class='reserved'>return</strong> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *)new;
<a id='L765' name='L765'></a> 765 <em class='brace'>}</em>
<a id='L766' name='L766'></a> 766 
<a id='L767' name='L767'></a> 767 <strong class='reserved'>static</strong> <strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> disksim_cache_dev = <em class='brace'>{</em>
<a id='L768' name='L768'></a> 768   <a href='../S/215.html#L642' title='Defined at 642 in src/disksim_cachedev.c.'>cachedev_setcallbacks</a>,
<a id='L769' name='L769'></a> 769   <a href='../S/215.html#L651' title='Defined at 651 in src/disksim_cachedev.c.'>cachedev_initialize</a>,
<a id='L770' name='L770'></a> 770   <a href='../S/215.html#L620' title='Defined at 620 in src/disksim_cachedev.c.'>cachedev_resetstats</a>,
<a id='L771' name='L771'></a> 771   <a href='../S/215.html#L698' title='Defined at 698 in src/disksim_cachedev.c.'>cachedev_printstats</a>,
<a id='L772' name='L772'></a> 772   <a href='../S/215.html#L692' title='Defined at 692 in src/disksim_cachedev.c.'>cachedev_cleanstats</a>,
<a id='L773' name='L773'></a> 773   <a href='../S/215.html#L747' title='Defined at 747 in src/disksim_cachedev.c.'>cachedev_copy</a>,
<a id='L774' name='L774'></a> 774   <a href='../S/215.html#L321' title='Defined at 321 in src/disksim_cachedev.c.'>cachedev_get_block</a>,
<a id='L775' name='L775'></a> 775   <a href='../S/215.html#L393' title='Defined at 393 in src/disksim_cachedev.c.'>cachedev_free_block_clean</a>,
<a id='L776' name='L776'></a> 776   <a href='../S/215.html#L422' title='Defined at 422 in src/disksim_cachedev.c.'>cachedev_free_block_dirty</a>,
<a id='L777' name='L777'></a> 777   <a href='../S/215.html#L479' title='Defined at 479 in src/disksim_cachedev.c.'>cachedev_disk_access_complete</a>,
<a id='L778' name='L778'></a> 778   <a href='../S/215.html#L589' title='Defined at 589 in src/disksim_cachedev.c.'>cachedev_wakeup_complete</a>,
<a id='L779' name='L779'></a> 779   <a href='../S/215.html#L472' title='Defined at 472 in src/disksim_cachedev.c.'>cachedev_sync</a>,
<a id='L780' name='L780'></a> 780   <a href='../S/215.html#L134' title='Defined at 134 in src/disksim_cachedev.c.'>cachedev_get_maxreqsize</a>
<a id='L781' name='L781'></a> 781 <em class='brace'>}</em>;
<a id='L782' name='L782'></a> 782 
<a id='L783' name='L783'></a> 783 <strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *<a href='../S/270.html#L127' title='Referred from 127 in src/disksim_cache.c.'>disksim_cachedev_loadparams</a>(<strong class='reserved'>struct</strong> <a href='../S/118.html#L245' title='Defined at 245 in libparam/libparam.h.'>lp_block</a> *b)
<a id='L784' name='L784'></a> 784 <em class='brace'>{</em>
<a id='L785' name='L785'></a> 785   <strong class='reserved'>int</strong> c;
<a id='L786' name='L786'></a> 786   <strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a> *result;
<a id='L787' name='L787'></a> 787 
<a id='L788' name='L788'></a> 788   result = calloc(1, <strong class='reserved'>sizeof</strong>(<strong class='reserved'>struct</strong> <a href='../S/253.html#L170' title='Defined at 170 in src/disksim_cachedev.h.'>cache_dev</a>));
<a id='L789' name='L789'></a> 789   result-&gt;hdr = disksim_cache_dev;
<a id='L790' name='L790'></a> 790  
<a id='L791' name='L791'></a> 791 
<a id='L792' name='L792'></a> 792   result-&gt;name = b-&gt;name ? <a href='../S/136.html#L7' title='Defined at 7 in w32build/deprecated/deprecated.c.'>strdup</a>(b-&gt;name) : 0;
<a id='L793' name='L793'></a> 793 
<a id='L794' name='L794'></a> 794     
<a id='L795' name='L795'></a> 795   <em class='comment'>//#include "modules/disksim_cachedev_param.c"</em>
<a id='L796' name='L796'></a> 796   <a href='../D/1940.html' title='Multiple defined in 2 places.'>lp_loadparams</a>(result, b, &amp;disksim_cachedev_mod);
<a id='L797' name='L797'></a> 797 
<a id='L798' name='L798'></a> 798   <strong class='reserved'>return</strong> (<strong class='reserved'>struct</strong> <a href='../S/267.html#L109' title='Defined at 109 in src/disksim_cache.h.'>cache_if</a> *)result;
<a id='L799' name='L799'></a> 799 <em class='brace'>}</em>
<a id='L800' name='L800'></a> 800 
<a id='L801' name='L801'></a> 801 
<a id='L802' name='L802'></a> 802 
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;]<a href='#L134'>[^]</a><a href='#L783'>[v]</a><a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
