# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 27 2023 20:23:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for main|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (main|clk:R vs. main|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED3
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED2
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED3
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED2
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: main|clk  | Frequency: 125.96 MHz  | Target: 129.03 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
main|clk      main|clk       7750             -189        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED3       clk         10743         main|clk:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
BTN1               LED2                8190        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED3       clk         10135                 main|clk:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
BTN1               LED2                7336                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for main|clk
**************************************
Clock: main|clk
Frequency: 125.96 MHz | Target: 129.03 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_24_LC_2_8_0/in3
Capture Clock    : clk_div_24_LC_2_8_0/clk
Setup Constraint : 7750p
Path slack       : -188p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6739
----------------------------------------   ----- 
End-of-path arrival time (ps)              11229
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
clk_div_21_LC_2_7_5/carryin     LogicCell40_SEQ_MODE_1000      0              9999   -189  RISE       1
clk_div_21_LC_2_7_5/carryout    LogicCell40_SEQ_MODE_1000    186             10185   -189  RISE       2
clk_div_22_LC_2_7_6/carryin     LogicCell40_SEQ_MODE_1000      0             10185   -189  RISE       1
clk_div_22_LC_2_7_6/carryout    LogicCell40_SEQ_MODE_1000    186             10371   -189  RISE       2
clk_div_23_LC_2_7_7/carryin     LogicCell40_SEQ_MODE_1000      0             10371   -189  RISE       1
clk_div_23_LC_2_7_7/carryout    LogicCell40_SEQ_MODE_1000    186             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin   ICE_CARRY_IN_MUX               0             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout  ICE_CARRY_IN_MUX             289             10847   -189  RISE       1
I__125/I                        InMux                          0             10847   -189  RISE       1
I__125/O                        InMux                        382             11229   -189  RISE       1
clk_div_24_LC_2_8_0/in3         LogicCell40_SEQ_MODE_1000      0             11229   -189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (main|clk:R vs. main|clk:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_24_LC_2_8_0/in3
Capture Clock    : clk_div_24_LC_2_8_0/clk
Setup Constraint : 7750p
Path slack       : -188p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6739
----------------------------------------   ----- 
End-of-path arrival time (ps)              11229
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
clk_div_21_LC_2_7_5/carryin     LogicCell40_SEQ_MODE_1000      0              9999   -189  RISE       1
clk_div_21_LC_2_7_5/carryout    LogicCell40_SEQ_MODE_1000    186             10185   -189  RISE       2
clk_div_22_LC_2_7_6/carryin     LogicCell40_SEQ_MODE_1000      0             10185   -189  RISE       1
clk_div_22_LC_2_7_6/carryout    LogicCell40_SEQ_MODE_1000    186             10371   -189  RISE       2
clk_div_23_LC_2_7_7/carryin     LogicCell40_SEQ_MODE_1000      0             10371   -189  RISE       1
clk_div_23_LC_2_7_7/carryout    LogicCell40_SEQ_MODE_1000    186             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin   ICE_CARRY_IN_MUX               0             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout  ICE_CARRY_IN_MUX             289             10847   -189  RISE       1
I__125/I                        InMux                          0             10847   -189  RISE       1
I__125/O                        InMux                        382             11229   -189  RISE       1
clk_div_24_LC_2_8_0/in3         LogicCell40_SEQ_MODE_1000      0             11229   -189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: LED3
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__115/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__115/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__116/I                                          GlobalMux                  0      3012               RISE  1       
I__116/O                                          GlobalMux                  227    3239               RISE  1       
I__120/I                                          ClkMux                     0      3239               RISE  1       
I__120/O                                          ClkMux                     455    3694               RISE  1       
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_div_24_LC_2_8_0/lcout       LogicCell40_SEQ_MODE_1000  796    4490               RISE  2       
I__122/I                        LocalMux                   0      4490               RISE  1       
I__122/O                        LocalMux                   486    4976               RISE  1       
I__124/I                        IoInMux                    0      4976               RISE  1       
I__124/O                        IoInMux                    382    5358               RISE  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED3                            main                       0      10743              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED2
Input Port       : BTN1
Pad to Pad Delay : 8190

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
BTN1                            main                    0      0                  RISE  1       
BTN1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
BTN1_ibuf_iopad/DOUT            IO_PAD                  510    510                RISE  1       
BTN1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
BTN1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__44/I                         Odrv4                   0      1420               RISE  1       
I__44/O                         Odrv4                   517    1936               RISE  1       
I__45/I                         LocalMux                0      1936               RISE  1       
I__45/O                         LocalMux                486    2422               RISE  1       
I__46/I                         IoInMux                 0      2422               RISE  1       
I__46/O                         IoInMux                 382    2805               RISE  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2805               RISE  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  3297   6102               FALL  1       
LED2_obuf_iopad/DIN             IO_PAD                  0      6102               FALL  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2088   8190               FALL  1       
LED2                            main                    0      8190               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__115/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__115/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__116/I                                          GlobalMux                  0      3012               RISE  1       
I__116/O                                          GlobalMux                  227    3239               RISE  1       
I__120/I                                          ClkMux                     0      3239               RISE  1       
I__120/O                                          ClkMux                     455    3694               RISE  1       
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_div_24_LC_2_8_0/lcout       LogicCell40_SEQ_MODE_1000  796    4490               FALL  2       
I__122/I                        LocalMux                   0      4490               FALL  1       
I__122/O                        LocalMux                   455    4945               FALL  1       
I__124/I                        IoInMux                    0      4945               FALL  1       
I__124/O                        IoInMux                    320    5265               FALL  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED3                            main                       0      10135              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED2
Input Port       : BTN1
Pad to Pad Delay : 7336

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
BTN1                            main                    0      0                  FALL  1       
BTN1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
BTN1_ibuf_iopad/DOUT            IO_PAD                  460    460                FALL  1       
BTN1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
BTN1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  682    1142               FALL  1       
I__44/I                         Odrv4                   0      1142               FALL  1       
I__44/O                         Odrv4                   548    1690               FALL  1       
I__45/I                         LocalMux                0      1690               FALL  1       
I__45/O                         LocalMux                455    2145               FALL  1       
I__46/I                         IoInMux                 0      2145               FALL  1       
I__46/O                         IoInMux                 320    2465               FALL  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2465               FALL  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2956   5422               RISE  1       
LED2_obuf_iopad/DIN             IO_PAD                  0      5422               RISE  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                  1914   7336               RISE  1       
LED2                            main                    0      7336               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_24_LC_2_8_0/in3
Capture Clock    : clk_div_24_LC_2_8_0/clk
Setup Constraint : 7750p
Path slack       : -188p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6739
----------------------------------------   ----- 
End-of-path arrival time (ps)              11229
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
clk_div_21_LC_2_7_5/carryin     LogicCell40_SEQ_MODE_1000      0              9999   -189  RISE       1
clk_div_21_LC_2_7_5/carryout    LogicCell40_SEQ_MODE_1000    186             10185   -189  RISE       2
clk_div_22_LC_2_7_6/carryin     LogicCell40_SEQ_MODE_1000      0             10185   -189  RISE       1
clk_div_22_LC_2_7_6/carryout    LogicCell40_SEQ_MODE_1000    186             10371   -189  RISE       2
clk_div_23_LC_2_7_7/carryin     LogicCell40_SEQ_MODE_1000      0             10371   -189  RISE       1
clk_div_23_LC_2_7_7/carryout    LogicCell40_SEQ_MODE_1000    186             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin   ICE_CARRY_IN_MUX               0             10557   -189  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout  ICE_CARRY_IN_MUX             289             10847   -189  RISE       1
I__125/I                        InMux                          0             10847   -189  RISE       1
I__125/O                        InMux                        382             11229   -189  RISE       1
clk_div_24_LC_2_8_0/in3         LogicCell40_SEQ_MODE_1000      0             11229   -189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_23_LC_2_7_7/in3
Capture Clock    : clk_div_23_LC_2_7_7/clk
Setup Constraint : 7750p
Path slack       : 287p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6264
----------------------------------------   ----- 
End-of-path arrival time (ps)              10754
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
clk_div_21_LC_2_7_5/carryin     LogicCell40_SEQ_MODE_1000      0              9999   -189  RISE       1
clk_div_21_LC_2_7_5/carryout    LogicCell40_SEQ_MODE_1000    186             10185   -189  RISE       2
clk_div_22_LC_2_7_6/carryin     LogicCell40_SEQ_MODE_1000      0             10185   -189  RISE       1
clk_div_22_LC_2_7_6/carryout    LogicCell40_SEQ_MODE_1000    186             10371   -189  RISE       2
I__126/I                        InMux                          0             10371    287  RISE       1
I__126/O                        InMux                        382             10754    287  RISE       1
clk_div_23_LC_2_7_7/in3         LogicCell40_SEQ_MODE_1000      0             10754    287  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_22_LC_2_7_6/in3
Capture Clock    : clk_div_22_LC_2_7_6/clk
Setup Constraint : 7750p
Path slack       : 473p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6078
----------------------------------------   ----- 
End-of-path arrival time (ps)              10568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
clk_div_21_LC_2_7_5/carryin     LogicCell40_SEQ_MODE_1000      0              9999   -189  RISE       1
clk_div_21_LC_2_7_5/carryout    LogicCell40_SEQ_MODE_1000    186             10185   -189  RISE       2
I__130/I                        InMux                          0             10185    473  RISE       1
I__130/O                        InMux                        382             10568    473  RISE       1
clk_div_22_LC_2_7_6/in3         LogicCell40_SEQ_MODE_1000      0             10568    473  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_21_LC_2_7_5/in3
Capture Clock    : clk_div_21_LC_2_7_5/clk
Setup Constraint : 7750p
Path slack       : 659p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           5892
----------------------------------------   ----- 
End-of-path arrival time (ps)              10382
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
clk_div_20_LC_2_7_4/carryin     LogicCell40_SEQ_MODE_1000      0              9813   -189  RISE       1
clk_div_20_LC_2_7_4/carryout    LogicCell40_SEQ_MODE_1000    186              9999   -189  RISE       2
I__134/I                        InMux                          0              9999    659  RISE       1
I__134/O                        InMux                        382             10382    659  RISE       1
clk_div_21_LC_2_7_5/in3         LogicCell40_SEQ_MODE_1000      0             10382    659  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_20_LC_2_7_4/in3
Capture Clock    : clk_div_20_LC_2_7_4/clk
Setup Constraint : 7750p
Path slack       : 845p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           5706
----------------------------------------   ----- 
End-of-path arrival time (ps)              10196
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
clk_div_19_LC_2_7_3/carryin     LogicCell40_SEQ_MODE_1000      0              9627   -189  RISE       1
clk_div_19_LC_2_7_3/carryout    LogicCell40_SEQ_MODE_1000    186              9813   -189  RISE       2
I__138/I                        InMux                          0              9813    845  RISE       1
I__138/O                        InMux                        382             10196    845  RISE       1
clk_div_20_LC_2_7_4/in3         LogicCell40_SEQ_MODE_1000      0             10196    845  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_19_LC_2_7_3/in3
Capture Clock    : clk_div_19_LC_2_7_3/clk
Setup Constraint : 7750p
Path slack       : 1031p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           5520
----------------------------------------   ----- 
End-of-path arrival time (ps)              10010
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
clk_div_18_LC_2_7_2/carryin     LogicCell40_SEQ_MODE_1000      0              9441   -189  RISE       1
clk_div_18_LC_2_7_2/carryout    LogicCell40_SEQ_MODE_1000    186              9627   -189  RISE       2
I__142/I                        InMux                          0              9627   1031  RISE       1
I__142/O                        InMux                        382             10010   1031  RISE       1
clk_div_19_LC_2_7_3/in3         LogicCell40_SEQ_MODE_1000      0             10010   1031  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_18_LC_2_7_2/in3
Capture Clock    : clk_div_18_LC_2_7_2/clk
Setup Constraint : 7750p
Path slack       : 1217p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5334
----------------------------------------   ---- 
End-of-path arrival time (ps)              9824
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
clk_div_17_LC_2_7_1/carryin     LogicCell40_SEQ_MODE_1000      0              9255   -189  RISE       1
clk_div_17_LC_2_7_1/carryout    LogicCell40_SEQ_MODE_1000    186              9441   -189  RISE       2
I__146/I                        InMux                          0              9441   1217  RISE       1
I__146/O                        InMux                        382              9824   1217  RISE       1
clk_div_18_LC_2_7_2/in3         LogicCell40_SEQ_MODE_1000      0              9824   1217  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_17_LC_2_7_1/in3
Capture Clock    : clk_div_17_LC_2_7_1/clk
Setup Constraint : 7750p
Path slack       : 1403p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5148
----------------------------------------   ---- 
End-of-path arrival time (ps)              9638
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
clk_div_16_LC_2_7_0/carryin     LogicCell40_SEQ_MODE_1000      0              9069   -189  RISE       1
clk_div_16_LC_2_7_0/carryout    LogicCell40_SEQ_MODE_1000    186              9255   -189  RISE       2
I__79/I                         InMux                          0              9255   1403  RISE       1
I__79/O                         InMux                        382              9638   1403  RISE       1
clk_div_17_LC_2_7_1/in3         LogicCell40_SEQ_MODE_1000      0              9638   1403  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_16_LC_2_7_0/in3
Capture Clock    : clk_div_16_LC_2_7_0/clk
Setup Constraint : 7750p
Path slack       : 1590p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4961
----------------------------------------   ---- 
End-of-path arrival time (ps)              9451
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
clk_div_15_LC_2_6_7/carryin     LogicCell40_SEQ_MODE_1000      0              8593   -189  RISE       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    186              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              8780   -189  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             289              9069   -189  RISE       2
I__83/I                         InMux                          0              9069   1589  RISE       1
I__83/O                         InMux                        382              9451   1589  RISE       1
clk_div_16_LC_2_7_0/in3         LogicCell40_SEQ_MODE_1000      0              9451   1589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_15_LC_2_6_7/in3
Capture Clock    : clk_div_15_LC_2_6_7/clk
Setup Constraint : 7750p
Path slack       : 2065p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4486
----------------------------------------   ---- 
End-of-path arrival time (ps)              8976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
clk_div_14_LC_2_6_6/carryin     LogicCell40_SEQ_MODE_1000      0              8407   -189  RISE       1
clk_div_14_LC_2_6_6/carryout    LogicCell40_SEQ_MODE_1000    186              8593   -189  RISE       2
I__87/I                         InMux                          0              8593   2065  RISE       1
I__87/O                         InMux                        382              8976   2065  RISE       1
clk_div_15_LC_2_6_7/in3         LogicCell40_SEQ_MODE_1000      0              8976   2065  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_14_LC_2_6_6/in3
Capture Clock    : clk_div_14_LC_2_6_6/clk
Setup Constraint : 7750p
Path slack       : 2251p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4300
----------------------------------------   ---- 
End-of-path arrival time (ps)              8790
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
clk_div_13_LC_2_6_5/carryin     LogicCell40_SEQ_MODE_1000      0              8221   -189  RISE       1
clk_div_13_LC_2_6_5/carryout    LogicCell40_SEQ_MODE_1000    186              8407   -189  RISE       2
I__91/I                         InMux                          0              8407   2251  RISE       1
I__91/O                         InMux                        382              8790   2251  RISE       1
clk_div_14_LC_2_6_6/in3         LogicCell40_SEQ_MODE_1000      0              8790   2251  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_13_LC_2_6_5/in3
Capture Clock    : clk_div_13_LC_2_6_5/clk
Setup Constraint : 7750p
Path slack       : 2437p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4114
----------------------------------------   ---- 
End-of-path arrival time (ps)              8604
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
clk_div_12_LC_2_6_4/carryin     LogicCell40_SEQ_MODE_1000      0              8035   -189  RISE       1
clk_div_12_LC_2_6_4/carryout    LogicCell40_SEQ_MODE_1000    186              8221   -189  RISE       2
I__95/I                         InMux                          0              8221   2437  RISE       1
I__95/O                         InMux                        382              8604   2437  RISE       1
clk_div_13_LC_2_6_5/in3         LogicCell40_SEQ_MODE_1000      0              8604   2437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_12_LC_2_6_4/in3
Capture Clock    : clk_div_12_LC_2_6_4/clk
Setup Constraint : 7750p
Path slack       : 2623p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3928
----------------------------------------   ---- 
End-of-path arrival time (ps)              8418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
clk_div_11_LC_2_6_3/carryin     LogicCell40_SEQ_MODE_1000      0              7849   -189  RISE       1
clk_div_11_LC_2_6_3/carryout    LogicCell40_SEQ_MODE_1000    186              8035   -189  RISE       2
I__99/I                         InMux                          0              8035   2623  RISE       1
I__99/O                         InMux                        382              8418   2623  RISE       1
clk_div_12_LC_2_6_4/in3         LogicCell40_SEQ_MODE_1000      0              8418   2623  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_11_LC_2_6_3/in3
Capture Clock    : clk_div_11_LC_2_6_3/clk
Setup Constraint : 7750p
Path slack       : 2809p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3742
----------------------------------------   ---- 
End-of-path arrival time (ps)              8232
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
clk_div_10_LC_2_6_2/carryin     LogicCell40_SEQ_MODE_1000      0              7663   -189  RISE       1
clk_div_10_LC_2_6_2/carryout    LogicCell40_SEQ_MODE_1000    186              7849   -189  RISE       2
I__103/I                        InMux                          0              7849   2809  RISE       1
I__103/O                        InMux                        382              8232   2809  RISE       1
clk_div_11_LC_2_6_3/in3         LogicCell40_SEQ_MODE_1000      0              8232   2809  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_10_LC_2_6_2/in3
Capture Clock    : clk_div_10_LC_2_6_2/clk
Setup Constraint : 7750p
Path slack       : 2995p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3556
----------------------------------------   ---- 
End-of-path arrival time (ps)              8046
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
clk_div_9_LC_2_6_1/carryin      LogicCell40_SEQ_MODE_1000      0              7477   -189  RISE       1
clk_div_9_LC_2_6_1/carryout     LogicCell40_SEQ_MODE_1000    186              7663   -189  RISE       2
I__107/I                        InMux                          0              7663   2995  RISE       1
I__107/O                        InMux                        382              8046   2995  RISE       1
clk_div_10_LC_2_6_2/in3         LogicCell40_SEQ_MODE_1000      0              8046   2995  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_9_LC_2_6_1/in3
Capture Clock    : clk_div_9_LC_2_6_1/clk
Setup Constraint : 7750p
Path slack       : 3181p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3370
----------------------------------------   ---- 
End-of-path arrival time (ps)              7860
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
clk_div_8_LC_2_6_0/carryin      LogicCell40_SEQ_MODE_1000      0              7291   -189  RISE       1
clk_div_8_LC_2_6_0/carryout     LogicCell40_SEQ_MODE_1000    186              7477   -189  RISE       2
I__111/I                        InMux                          0              7477   3181  RISE       1
I__111/O                        InMux                        382              7860   3181  RISE       1
clk_div_9_LC_2_6_1/in3          LogicCell40_SEQ_MODE_1000      0              7860   3181  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_8_LC_2_6_0/in3
Capture Clock    : clk_div_8_LC_2_6_0/clk
Setup Constraint : 7750p
Path slack       : 3368p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3183
----------------------------------------   ---- 
End-of-path arrival time (ps)              7673
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout        LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                         LocalMux                       0              4490   -189  RISE       1
I__39/O                         LocalMux                     486              4976   -189  RISE       1
I__40/I                         InMux                          0              4976   -189  RISE       1
I__40/O                         InMux                        382              5358   -189  RISE       1
I__41/I                         CascadeMux                     0              5358   -189  RISE       1
I__41/O                         CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2          LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout     LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin      LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout     LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin      LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout     LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin      LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout     LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin      LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout     LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin      LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout     LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin      LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout     LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
clk_div_7_LC_2_5_7/carryin      LogicCell40_SEQ_MODE_1000      0              6816   -189  RISE       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    186              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              7002   -189  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             289              7291   -189  RISE       2
I__47/I                         InMux                          0              7291   3367  RISE       1
I__47/O                         InMux                        382              7673   3367  RISE       1
clk_div_8_LC_2_6_0/in3          LogicCell40_SEQ_MODE_1000      0              7673   3367  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_7_LC_2_5_7/in3
Capture Clock    : clk_div_7_LC_2_5_7/clk
Setup Constraint : 7750p
Path slack       : 3843p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2708
----------------------------------------   ---- 
End-of-path arrival time (ps)              7198
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin   LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
clk_div_6_LC_2_5_6/carryin   LogicCell40_SEQ_MODE_1000      0              6629   -189  RISE       1
clk_div_6_LC_2_5_6/carryout  LogicCell40_SEQ_MODE_1000    186              6816   -189  RISE       2
I__51/I                      InMux                          0              6816   3843  RISE       1
I__51/O                      InMux                        382              7198   3843  RISE       1
clk_div_7_LC_2_5_7/in3       LogicCell40_SEQ_MODE_1000      0              7198   3843  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_6_LC_2_5_6/in3
Capture Clock    : clk_div_6_LC_2_5_6/clk
Setup Constraint : 7750p
Path slack       : 4029p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2522
----------------------------------------   ---- 
End-of-path arrival time (ps)              7012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
clk_div_5_LC_2_5_5/carryin   LogicCell40_SEQ_MODE_1000      0              6443   -189  RISE       1
clk_div_5_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    186              6629   -189  RISE       2
I__55/I                      InMux                          0              6629   4029  RISE       1
I__55/O                      InMux                        382              7012   4029  RISE       1
clk_div_6_LC_2_5_6/in3       LogicCell40_SEQ_MODE_1000      0              7012   4029  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_5_LC_2_5_5/in3
Capture Clock    : clk_div_5_LC_2_5_5/clk
Setup Constraint : 7750p
Path slack       : 4215p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2336
----------------------------------------   ---- 
End-of-path arrival time (ps)              6826
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
clk_div_4_LC_2_5_4/carryin   LogicCell40_SEQ_MODE_1000      0              6257   -189  RISE       1
clk_div_4_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    186              6443   -189  RISE       2
I__59/I                      InMux                          0              6443   4215  RISE       1
I__59/O                      InMux                        382              6826   4215  RISE       1
clk_div_5_LC_2_5_5/in3       LogicCell40_SEQ_MODE_1000      0              6826   4215  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_4_LC_2_5_4/in3
Capture Clock    : clk_div_4_LC_2_5_4/clk
Setup Constraint : 7750p
Path slack       : 4401p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2150
----------------------------------------   ---- 
End-of-path arrival time (ps)              6640
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
clk_div_3_LC_2_5_3/carryin   LogicCell40_SEQ_MODE_1000      0              6071   -189  RISE       1
clk_div_3_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    186              6257   -189  RISE       2
I__63/I                      InMux                          0              6257   4401  RISE       1
I__63/O                      InMux                        382              6640   4401  RISE       1
clk_div_4_LC_2_5_4/in3       LogicCell40_SEQ_MODE_1000      0              6640   4401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_3_LC_2_5_3/in3
Capture Clock    : clk_div_3_LC_2_5_3/clk
Setup Constraint : 7750p
Path slack       : 4587p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1964
----------------------------------------   ---- 
End-of-path arrival time (ps)              6454
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
clk_div_2_LC_2_5_2/carryin   LogicCell40_SEQ_MODE_1000      0              5885   -189  RISE       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    186              6071   -189  RISE       2
I__67/I                      InMux                          0              6071   4587  RISE       1
I__67/O                      InMux                        382              6454   4587  RISE       1
clk_div_3_LC_2_5_3/in3       LogicCell40_SEQ_MODE_1000      0              6454   4587  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_2_LC_2_5_2/in3
Capture Clock    : clk_div_2_LC_2_5_2/clk
Setup Constraint : 7750p
Path slack       : 4773p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1778
----------------------------------------   ---- 
End-of-path arrival time (ps)              6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
clk_div_1_LC_2_5_1/carryin   LogicCell40_SEQ_MODE_1000      0              5699   -189  RISE       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    186              5885   -189  RISE       2
I__71/I                      InMux                          0              5885   4773  RISE       1
I__71/O                      InMux                        382              6268   4773  RISE       1
clk_div_2_LC_2_5_2/in3       LogicCell40_SEQ_MODE_1000      0              6268   4773  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_1_LC_2_5_1/in3
Capture Clock    : clk_div_1_LC_2_5_1/clk
Setup Constraint : 7750p
Path slack       : 4959p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              11041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1592
----------------------------------------   ---- 
End-of-path arrival time (ps)              6082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                      LocalMux                       0              4490   -189  RISE       1
I__39/O                      LocalMux                     486              4976   -189  RISE       1
I__40/I                      InMux                          0              4976   -189  RISE       1
I__40/O                      InMux                        382              5358   -189  RISE       1
I__41/I                      CascadeMux                     0              5358   -189  RISE       1
I__41/O                      CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    341              5699   -189  RISE       2
I__75/I                      InMux                          0              5699   4959  RISE       1
I__75/O                      InMux                        382              6082   4959  RISE       1
clk_div_1_LC_2_5_1/in3       LogicCell40_SEQ_MODE_1000      0              6082   4959  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_2_8_0/lcout
Path End         : clk_div_24_LC_2_8_0/in1
Capture Clock    : clk_div_24_LC_2_8_0/clk
Setup Constraint : 7750p
Path slack       : 5497p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              10855

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5497  RISE       2
I__121/I                   LocalMux                       0              4490   5497  RISE       1
I__121/O                   LocalMux                     486              4976   5497  RISE       1
I__123/I                   InMux                          0              4976   5497  RISE       1
I__123/O                   InMux                        382              5358   5497  RISE       1
clk_div_24_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   5497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_2_7_7/lcout
Path End         : clk_div_23_LC_2_7_7/in2
Capture Clock    : clk_div_23_LC_2_7_7/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4670  RISE       1
I__127/I                   LocalMux                       0              4490   4670  RISE       1
I__127/O                   LocalMux                     486              4976   4670  RISE       1
I__128/I                   InMux                          0              4976   4670  RISE       1
I__128/O                   InMux                        382              5358   4670  RISE       1
I__129/I                   CascadeMux                     0              5358   4670  RISE       1
I__129/O                   CascadeMux                     0              5358   4670  RISE       1
clk_div_23_LC_2_7_7/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_2_7_6/lcout
Path End         : clk_div_22_LC_2_7_6/in2
Capture Clock    : clk_div_22_LC_2_7_6/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4484  RISE       1
I__131/I                   LocalMux                       0              4490   4484  RISE       1
I__131/O                   LocalMux                     486              4976   4484  RISE       1
I__132/I                   InMux                          0              4976   4484  RISE       1
I__132/O                   InMux                        382              5358   4484  RISE       1
I__133/I                   CascadeMux                     0              5358   4484  RISE       1
I__133/O                   CascadeMux                     0              5358   4484  RISE       1
clk_div_22_LC_2_7_6/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_2_7_5/lcout
Path End         : clk_div_21_LC_2_7_5/in2
Capture Clock    : clk_div_21_LC_2_7_5/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4297  RISE       1
I__135/I                   LocalMux                       0              4490   4297  RISE       1
I__135/O                   LocalMux                     486              4976   4297  RISE       1
I__136/I                   InMux                          0              4976   4297  RISE       1
I__136/O                   InMux                        382              5358   4297  RISE       1
I__137/I                   CascadeMux                     0              5358   4297  RISE       1
I__137/O                   CascadeMux                     0              5358   4297  RISE       1
clk_div_21_LC_2_7_5/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_2_7_4/lcout
Path End         : clk_div_20_LC_2_7_4/in2
Capture Clock    : clk_div_20_LC_2_7_4/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4111  RISE       1
I__139/I                   LocalMux                       0              4490   4111  RISE       1
I__139/O                   LocalMux                     486              4976   4111  RISE       1
I__140/I                   InMux                          0              4976   4111  RISE       1
I__140/O                   InMux                        382              5358   4111  RISE       1
I__141/I                   CascadeMux                     0              5358   4111  RISE       1
I__141/O                   CascadeMux                     0              5358   4111  RISE       1
clk_div_20_LC_2_7_4/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_7_3/lcout
Path End         : clk_div_19_LC_2_7_3/in2
Capture Clock    : clk_div_19_LC_2_7_3/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3925  RISE       1
I__143/I                   LocalMux                       0              4490   3925  RISE       1
I__143/O                   LocalMux                     486              4976   3925  RISE       1
I__144/I                   InMux                          0              4976   3925  RISE       1
I__144/O                   InMux                        382              5358   3925  RISE       1
I__145/I                   CascadeMux                     0              5358   3925  RISE       1
I__145/O                   CascadeMux                     0              5358   3925  RISE       1
clk_div_19_LC_2_7_3/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_2_7_2/lcout
Path End         : clk_div_18_LC_2_7_2/in2
Capture Clock    : clk_div_18_LC_2_7_2/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3739  RISE       1
I__147/I                   LocalMux                       0              4490   3739  RISE       1
I__147/O                   LocalMux                     486              4976   3739  RISE       1
I__148/I                   InMux                          0              4976   3739  RISE       1
I__148/O                   InMux                        382              5358   3739  RISE       1
I__149/I                   CascadeMux                     0              5358   3739  RISE       1
I__149/O                   CascadeMux                     0              5358   3739  RISE       1
clk_div_18_LC_2_7_2/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_7_1/lcout
Path End         : clk_div_17_LC_2_7_1/in2
Capture Clock    : clk_div_17_LC_2_7_1/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3553  RISE       1
I__80/I                    LocalMux                       0              4490   3553  RISE       1
I__80/O                    LocalMux                     486              4976   3553  RISE       1
I__81/I                    InMux                          0              4976   3553  RISE       1
I__81/O                    InMux                        382              5358   3553  RISE       1
I__82/I                    CascadeMux                     0              5358   3553  RISE       1
I__82/O                    CascadeMux                     0              5358   3553  RISE       1
clk_div_17_LC_2_7_1/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_7_0/lcout
Path End         : clk_div_16_LC_2_7_0/in2
Capture Clock    : clk_div_16_LC_2_7_0/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3367  RISE       1
I__84/I                    LocalMux                       0              4490   3367  RISE       1
I__84/O                    LocalMux                     486              4976   3367  RISE       1
I__85/I                    InMux                          0              4976   3367  RISE       1
I__85/O                    InMux                        382              5358   3367  RISE       1
I__86/I                    CascadeMux                     0              5358   3367  RISE       1
I__86/O                    CascadeMux                     0              5358   3367  RISE       1
clk_div_16_LC_2_7_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_6_7/lcout
Path End         : clk_div_15_LC_2_6_7/in2
Capture Clock    : clk_div_15_LC_2_6_7/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2892  RISE       1
I__88/I                    LocalMux                       0              4490   2892  RISE       1
I__88/O                    LocalMux                     486              4976   2892  RISE       1
I__89/I                    InMux                          0              4976   2892  RISE       1
I__89/O                    InMux                        382              5358   2892  RISE       1
I__90/I                    CascadeMux                     0              5358   2892  RISE       1
I__90/O                    CascadeMux                     0              5358   2892  RISE       1
clk_div_15_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_6_6/lcout
Path End         : clk_div_14_LC_2_6_6/in2
Capture Clock    : clk_div_14_LC_2_6_6/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2706  RISE       1
I__92/I                    LocalMux                       0              4490   2706  RISE       1
I__92/O                    LocalMux                     486              4976   2706  RISE       1
I__93/I                    InMux                          0              4976   2706  RISE       1
I__93/O                    InMux                        382              5358   2706  RISE       1
I__94/I                    CascadeMux                     0              5358   2706  RISE       1
I__94/O                    CascadeMux                     0              5358   2706  RISE       1
clk_div_14_LC_2_6_6/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_6_5/lcout
Path End         : clk_div_13_LC_2_6_5/in2
Capture Clock    : clk_div_13_LC_2_6_5/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2520  RISE       1
I__96/I                    LocalMux                       0              4490   2520  RISE       1
I__96/O                    LocalMux                     486              4976   2520  RISE       1
I__97/I                    InMux                          0              4976   2520  RISE       1
I__97/O                    InMux                        382              5358   2520  RISE       1
I__98/I                    CascadeMux                     0              5358   2520  RISE       1
I__98/O                    CascadeMux                     0              5358   2520  RISE       1
clk_div_13_LC_2_6_5/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_6_4/lcout
Path End         : clk_div_12_LC_2_6_4/in2
Capture Clock    : clk_div_12_LC_2_6_4/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2333  RISE       1
I__100/I                   LocalMux                       0              4490   2333  RISE       1
I__100/O                   LocalMux                     486              4976   2333  RISE       1
I__101/I                   InMux                          0              4976   2333  RISE       1
I__101/O                   InMux                        382              5358   2333  RISE       1
I__102/I                   CascadeMux                     0              5358   2333  RISE       1
I__102/O                   CascadeMux                     0              5358   2333  RISE       1
clk_div_12_LC_2_6_4/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_6_3/lcout
Path End         : clk_div_11_LC_2_6_3/in2
Capture Clock    : clk_div_11_LC_2_6_3/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2147  RISE       1
I__104/I                   LocalMux                       0              4490   2147  RISE       1
I__104/O                   LocalMux                     486              4976   2147  RISE       1
I__105/I                   InMux                          0              4976   2147  RISE       1
I__105/O                   InMux                        382              5358   2147  RISE       1
I__106/I                   CascadeMux                     0              5358   2147  RISE       1
I__106/O                   CascadeMux                     0              5358   2147  RISE       1
clk_div_11_LC_2_6_3/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_6_2/lcout
Path End         : clk_div_10_LC_2_6_2/in2
Capture Clock    : clk_div_10_LC_2_6_2/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1961  RISE       1
I__108/I                   LocalMux                       0              4490   1961  RISE       1
I__108/O                   LocalMux                     486              4976   1961  RISE       1
I__109/I                   InMux                          0              4976   1961  RISE       1
I__109/O                   InMux                        382              5358   1961  RISE       1
I__110/I                   CascadeMux                     0              5358   1961  RISE       1
I__110/O                   CascadeMux                     0              5358   1961  RISE       1
clk_div_10_LC_2_6_2/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_6_1/lcout
Path End         : clk_div_9_LC_2_6_1/in2
Capture Clock    : clk_div_9_LC_2_6_1/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1775  RISE       1
I__112/I                  LocalMux                       0              4490   1775  RISE       1
I__112/O                  LocalMux                     486              4976   1775  RISE       1
I__113/I                  InMux                          0              4976   1775  RISE       1
I__113/O                  InMux                        382              5358   1775  RISE       1
I__114/I                  CascadeMux                     0              5358   1775  RISE       1
I__114/O                  CascadeMux                     0              5358   1775  RISE       1
clk_div_9_LC_2_6_1/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_6_0/lcout
Path End         : clk_div_8_LC_2_6_0/in2
Capture Clock    : clk_div_8_LC_2_6_0/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1589  RISE       1
I__48/I                   LocalMux                       0              4490   1589  RISE       1
I__48/O                   LocalMux                     486              4976   1589  RISE       1
I__49/I                   InMux                          0              4976   1589  RISE       1
I__49/O                   InMux                        382              5358   1589  RISE       1
I__50/I                   CascadeMux                     0              5358   1589  RISE       1
I__50/O                   CascadeMux                     0              5358   1589  RISE       1
clk_div_8_LC_2_6_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_5_7/lcout
Path End         : clk_div_7_LC_2_5_7/in2
Capture Clock    : clk_div_7_LC_2_5_7/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1114  RISE       1
I__52/I                   LocalMux                       0              4490   1114  RISE       1
I__52/O                   LocalMux                     486              4976   1114  RISE       1
I__53/I                   InMux                          0              4976   1114  RISE       1
I__53/O                   InMux                        382              5358   1114  RISE       1
I__54/I                   CascadeMux                     0              5358   1114  RISE       1
I__54/O                   CascadeMux                     0              5358   1114  RISE       1
clk_div_7_LC_2_5_7/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_5_6/lcout
Path End         : clk_div_6_LC_2_5_6/in2
Capture Clock    : clk_div_6_LC_2_5_6/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    928  RISE       1
I__56/I                   LocalMux                       0              4490    928  RISE       1
I__56/O                   LocalMux                     486              4976    928  RISE       1
I__57/I                   InMux                          0              4976    928  RISE       1
I__57/O                   InMux                        382              5358    928  RISE       1
I__58/I                   CascadeMux                     0              5358    928  RISE       1
I__58/O                   CascadeMux                     0              5358    928  RISE       1
clk_div_6_LC_2_5_6/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_5_5/lcout
Path End         : clk_div_5_LC_2_5_5/in2
Capture Clock    : clk_div_5_LC_2_5_5/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490    742  RISE       1
I__60/I                   LocalMux                       0              4490    742  RISE       1
I__60/O                   LocalMux                     486              4976    742  RISE       1
I__61/I                   InMux                          0              4976    742  RISE       1
I__61/O                   InMux                        382              5358    742  RISE       1
I__62/I                   CascadeMux                     0              5358    742  RISE       1
I__62/O                   CascadeMux                     0              5358    742  RISE       1
clk_div_5_LC_2_5_5/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_5_4/lcout
Path End         : clk_div_4_LC_2_5_4/in2
Capture Clock    : clk_div_4_LC_2_5_4/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490    556  RISE       1
I__64/I                   LocalMux                       0              4490    556  RISE       1
I__64/O                   LocalMux                     486              4976    556  RISE       1
I__65/I                   InMux                          0              4976    556  RISE       1
I__65/O                   InMux                        382              5358    556  RISE       1
I__66/I                   CascadeMux                     0              5358    556  RISE       1
I__66/O                   CascadeMux                     0              5358    556  RISE       1
clk_div_4_LC_2_5_4/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_5_3/lcout
Path End         : clk_div_3_LC_2_5_3/in2
Capture Clock    : clk_div_3_LC_2_5_3/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490    369  RISE       1
I__68/I                   LocalMux                       0              4490    369  RISE       1
I__68/O                   LocalMux                     486              4976    369  RISE       1
I__69/I                   InMux                          0              4976    369  RISE       1
I__69/O                   InMux                        382              5358    369  RISE       1
I__70/I                   CascadeMux                     0              5358    369  RISE       1
I__70/O                   CascadeMux                     0              5358    369  RISE       1
clk_div_3_LC_2_5_3/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_5_2/lcout
Path End         : clk_div_2_LC_2_5_2/in2
Capture Clock    : clk_div_2_LC_2_5_2/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490    183  RISE       1
I__72/I                   LocalMux                       0              4490    183  RISE       1
I__72/O                   LocalMux                     486              4976    183  RISE       1
I__73/I                   InMux                          0              4976    183  RISE       1
I__73/O                   InMux                        382              5358    183  RISE       1
I__74/I                   CascadeMux                     0              5358    183  RISE       1
I__74/O                   CascadeMux                     0              5358    183  RISE       1
clk_div_2_LC_2_5_2/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_5_1/lcout
Path End         : clk_div_1_LC_2_5_1/in2
Capture Clock    : clk_div_1_LC_2_5_1/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490     -3  RISE       1
I__76/I                   LocalMux                       0              4490     -3  RISE       1
I__76/O                   LocalMux                     486              4976     -3  RISE       1
I__77/I                   InMux                          0              4976     -3  RISE       1
I__77/O                   InMux                        382              5358     -3  RISE       1
I__78/I                   CascadeMux                     0              5358     -3  RISE       1
I__78/O                   CascadeMux                     0              5358     -3  RISE       1
clk_div_1_LC_2_5_1/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_0_LC_2_5_0/in2
Capture Clock    : clk_div_0_LC_2_5_0/clk
Setup Constraint : 7750p
Path slack       : 5538p

Capture Clock Arrival Time (main|clk:R#2)    7750
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              10896

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -189  RISE       1
I__39/I                   LocalMux                       0              4490   -189  RISE       1
I__39/O                   LocalMux                     486              4976   -189  RISE       1
I__40/I                   InMux                          0              4976   -189  RISE       1
I__40/O                   InMux                        382              5358   -189  RISE       1
I__41/I                   CascadeMux                     0              5358   -189  RISE       1
I__41/O                   CascadeMux                     0              5358   -189  RISE       1
clk_div_0_LC_2_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5358   5538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BTN1
Path End         : LED2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
BTN1                            main                        0                 0   +INF  RISE       1
BTN1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
BTN1_ibuf_iopad/DOUT            IO_PAD                    510               510   +INF  RISE       1
BTN1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
BTN1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__44/I                         Odrv4                       0              1192   +INF  FALL       1
I__44/O                         Odrv4                     548              1740   +INF  FALL       1
I__45/I                         LocalMux                    0              1740   +INF  FALL       1
I__45/O                         LocalMux                  455              2195   +INF  FALL       1
I__46/I                         IoInMux                     0              2195   +INF  FALL       1
I__46/O                         IoInMux                   320              2515   +INF  FALL       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                      0              5813   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              7901   +INF  FALL       1
LED2                            main                        0              7901   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_2_8_0/lcout
Path End         : LED3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6253
----------------------------------------   ----- 
End-of-path arrival time (ps)              10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_2_8_0/lcout       LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__122/I                        LocalMux                       0              4490   +INF  RISE       1
I__122/O                        LocalMux                     486              4976   +INF  RISE       1
I__124/I                        IoInMux                        0              4976   +INF  RISE       1
I__124/O                        IoInMux                      382              5358   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED3                            main                           0             10743   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_2_8_0/lcout
Path End         : clk_div_24_LC_2_8_0/in1
Capture Clock    : clk_div_24_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__121/I                   LocalMux                       0              4490   1571  FALL       1
I__121/O                   LocalMux                     455              4945   1571  FALL       1
I__123/I                   InMux                          0              4945   1571  FALL       1
I__123/O                   InMux                        320              5265   1571  FALL       1
clk_div_24_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_2_7_7/lcout
Path End         : clk_div_23_LC_2_7_7/in2
Capture Clock    : clk_div_23_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__127/I                   LocalMux                       0              4490   1571  FALL       1
I__127/O                   LocalMux                     455              4945   1571  FALL       1
I__128/I                   InMux                          0              4945   1571  FALL       1
I__128/O                   InMux                        320              5265   1571  FALL       1
I__129/I                   CascadeMux                     0              5265   1571  FALL       1
I__129/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_23_LC_2_7_7/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_2_7_6/lcout
Path End         : clk_div_22_LC_2_7_6/in2
Capture Clock    : clk_div_22_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__131/I                   LocalMux                       0              4490   1571  FALL       1
I__131/O                   LocalMux                     455              4945   1571  FALL       1
I__132/I                   InMux                          0              4945   1571  FALL       1
I__132/O                   InMux                        320              5265   1571  FALL       1
I__133/I                   CascadeMux                     0              5265   1571  FALL       1
I__133/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_22_LC_2_7_6/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_2_7_5/lcout
Path End         : clk_div_21_LC_2_7_5/in2
Capture Clock    : clk_div_21_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__135/I                   LocalMux                       0              4490   1571  FALL       1
I__135/O                   LocalMux                     455              4945   1571  FALL       1
I__136/I                   InMux                          0              4945   1571  FALL       1
I__136/O                   InMux                        320              5265   1571  FALL       1
I__137/I                   CascadeMux                     0              5265   1571  FALL       1
I__137/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_21_LC_2_7_5/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_2_7_4/lcout
Path End         : clk_div_20_LC_2_7_4/in2
Capture Clock    : clk_div_20_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__139/I                   LocalMux                       0              4490   1571  FALL       1
I__139/O                   LocalMux                     455              4945   1571  FALL       1
I__140/I                   InMux                          0              4945   1571  FALL       1
I__140/O                   InMux                        320              5265   1571  FALL       1
I__141/I                   CascadeMux                     0              5265   1571  FALL       1
I__141/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_20_LC_2_7_4/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_7_3/lcout
Path End         : clk_div_19_LC_2_7_3/in2
Capture Clock    : clk_div_19_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__143/I                   LocalMux                       0              4490   1571  FALL       1
I__143/O                   LocalMux                     455              4945   1571  FALL       1
I__144/I                   InMux                          0              4945   1571  FALL       1
I__144/O                   InMux                        320              5265   1571  FALL       1
I__145/I                   CascadeMux                     0              5265   1571  FALL       1
I__145/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_19_LC_2_7_3/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_2_7_2/lcout
Path End         : clk_div_18_LC_2_7_2/in2
Capture Clock    : clk_div_18_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__147/I                   LocalMux                       0              4490   1571  FALL       1
I__147/O                   LocalMux                     455              4945   1571  FALL       1
I__148/I                   InMux                          0              4945   1571  FALL       1
I__148/O                   InMux                        320              5265   1571  FALL       1
I__149/I                   CascadeMux                     0              5265   1571  FALL       1
I__149/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_18_LC_2_7_2/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_7_1/lcout
Path End         : clk_div_17_LC_2_7_1/in2
Capture Clock    : clk_div_17_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__80/I                    LocalMux                       0              4490   1571  FALL       1
I__80/O                    LocalMux                     455              4945   1571  FALL       1
I__81/I                    InMux                          0              4945   1571  FALL       1
I__81/O                    InMux                        320              5265   1571  FALL       1
I__82/I                    CascadeMux                     0              5265   1571  FALL       1
I__82/O                    CascadeMux                     0              5265   1571  FALL       1
clk_div_17_LC_2_7_1/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_7_0/lcout
Path End         : clk_div_16_LC_2_7_0/in2
Capture Clock    : clk_div_16_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__84/I                    LocalMux                       0              4490   1571  FALL       1
I__84/O                    LocalMux                     455              4945   1571  FALL       1
I__85/I                    InMux                          0              4945   1571  FALL       1
I__85/O                    InMux                        320              5265   1571  FALL       1
I__86/I                    CascadeMux                     0              5265   1571  FALL       1
I__86/O                    CascadeMux                     0              5265   1571  FALL       1
clk_div_16_LC_2_7_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_6_7/lcout
Path End         : clk_div_15_LC_2_6_7/in2
Capture Clock    : clk_div_15_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__88/I                    LocalMux                       0              4490   1571  FALL       1
I__88/O                    LocalMux                     455              4945   1571  FALL       1
I__89/I                    InMux                          0              4945   1571  FALL       1
I__89/O                    InMux                        320              5265   1571  FALL       1
I__90/I                    CascadeMux                     0              5265   1571  FALL       1
I__90/O                    CascadeMux                     0              5265   1571  FALL       1
clk_div_15_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_6_6/lcout
Path End         : clk_div_14_LC_2_6_6/in2
Capture Clock    : clk_div_14_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__92/I                    LocalMux                       0              4490   1571  FALL       1
I__92/O                    LocalMux                     455              4945   1571  FALL       1
I__93/I                    InMux                          0              4945   1571  FALL       1
I__93/O                    InMux                        320              5265   1571  FALL       1
I__94/I                    CascadeMux                     0              5265   1571  FALL       1
I__94/O                    CascadeMux                     0              5265   1571  FALL       1
clk_div_14_LC_2_6_6/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_6_5/lcout
Path End         : clk_div_13_LC_2_6_5/in2
Capture Clock    : clk_div_13_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__96/I                    LocalMux                       0              4490   1571  FALL       1
I__96/O                    LocalMux                     455              4945   1571  FALL       1
I__97/I                    InMux                          0              4945   1571  FALL       1
I__97/O                    InMux                        320              5265   1571  FALL       1
I__98/I                    CascadeMux                     0              5265   1571  FALL       1
I__98/O                    CascadeMux                     0              5265   1571  FALL       1
clk_div_13_LC_2_6_5/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_6_4/lcout
Path End         : clk_div_12_LC_2_6_4/in2
Capture Clock    : clk_div_12_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__100/I                   LocalMux                       0              4490   1571  FALL       1
I__100/O                   LocalMux                     455              4945   1571  FALL       1
I__101/I                   InMux                          0              4945   1571  FALL       1
I__101/O                   InMux                        320              5265   1571  FALL       1
I__102/I                   CascadeMux                     0              5265   1571  FALL       1
I__102/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_12_LC_2_6_4/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_6_3/lcout
Path End         : clk_div_11_LC_2_6_3/in2
Capture Clock    : clk_div_11_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__104/I                   LocalMux                       0              4490   1571  FALL       1
I__104/O                   LocalMux                     455              4945   1571  FALL       1
I__105/I                   InMux                          0              4945   1571  FALL       1
I__105/O                   InMux                        320              5265   1571  FALL       1
I__106/I                   CascadeMux                     0              5265   1571  FALL       1
I__106/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_11_LC_2_6_3/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_6_2/lcout
Path End         : clk_div_10_LC_2_6_2/in2
Capture Clock    : clk_div_10_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__108/I                   LocalMux                       0              4490   1571  FALL       1
I__108/O                   LocalMux                     455              4945   1571  FALL       1
I__109/I                   InMux                          0              4945   1571  FALL       1
I__109/O                   InMux                        320              5265   1571  FALL       1
I__110/I                   CascadeMux                     0              5265   1571  FALL       1
I__110/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_10_LC_2_6_2/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_6_1/lcout
Path End         : clk_div_9_LC_2_6_1/in2
Capture Clock    : clk_div_9_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__112/I                  LocalMux                       0              4490   1571  FALL       1
I__112/O                  LocalMux                     455              4945   1571  FALL       1
I__113/I                  InMux                          0              4945   1571  FALL       1
I__113/O                  InMux                        320              5265   1571  FALL       1
I__114/I                  CascadeMux                     0              5265   1571  FALL       1
I__114/O                  CascadeMux                     0              5265   1571  FALL       1
clk_div_9_LC_2_6_1/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_6_0/lcout
Path End         : clk_div_8_LC_2_6_0/in2
Capture Clock    : clk_div_8_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__48/I                   LocalMux                       0              4490   1571  FALL       1
I__48/O                   LocalMux                     455              4945   1571  FALL       1
I__49/I                   InMux                          0              4945   1571  FALL       1
I__49/O                   InMux                        320              5265   1571  FALL       1
I__50/I                   CascadeMux                     0              5265   1571  FALL       1
I__50/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_8_LC_2_6_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_5_7/lcout
Path End         : clk_div_7_LC_2_5_7/in2
Capture Clock    : clk_div_7_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__52/I                   LocalMux                       0              4490   1571  FALL       1
I__52/O                   LocalMux                     455              4945   1571  FALL       1
I__53/I                   InMux                          0              4945   1571  FALL       1
I__53/O                   InMux                        320              5265   1571  FALL       1
I__54/I                   CascadeMux                     0              5265   1571  FALL       1
I__54/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_7_LC_2_5_7/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_5_6/lcout
Path End         : clk_div_6_LC_2_5_6/in2
Capture Clock    : clk_div_6_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__56/I                   LocalMux                       0              4490   1571  FALL       1
I__56/O                   LocalMux                     455              4945   1571  FALL       1
I__57/I                   InMux                          0              4945   1571  FALL       1
I__57/O                   InMux                        320              5265   1571  FALL       1
I__58/I                   CascadeMux                     0              5265   1571  FALL       1
I__58/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_6_LC_2_5_6/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_5_5/lcout
Path End         : clk_div_5_LC_2_5_5/in2
Capture Clock    : clk_div_5_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__60/I                   LocalMux                       0              4490   1571  FALL       1
I__60/O                   LocalMux                     455              4945   1571  FALL       1
I__61/I                   InMux                          0              4945   1571  FALL       1
I__61/O                   InMux                        320              5265   1571  FALL       1
I__62/I                   CascadeMux                     0              5265   1571  FALL       1
I__62/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_5_LC_2_5_5/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_5_4/lcout
Path End         : clk_div_4_LC_2_5_4/in2
Capture Clock    : clk_div_4_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__64/I                   LocalMux                       0              4490   1571  FALL       1
I__64/O                   LocalMux                     455              4945   1571  FALL       1
I__65/I                   InMux                          0              4945   1571  FALL       1
I__65/O                   InMux                        320              5265   1571  FALL       1
I__66/I                   CascadeMux                     0              5265   1571  FALL       1
I__66/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_4_LC_2_5_4/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_5_3/lcout
Path End         : clk_div_3_LC_2_5_3/in2
Capture Clock    : clk_div_3_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__68/I                   LocalMux                       0              4490   1571  FALL       1
I__68/O                   LocalMux                     455              4945   1571  FALL       1
I__69/I                   InMux                          0              4945   1571  FALL       1
I__69/O                   InMux                        320              5265   1571  FALL       1
I__70/I                   CascadeMux                     0              5265   1571  FALL       1
I__70/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_3_LC_2_5_3/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_5_2/lcout
Path End         : clk_div_2_LC_2_5_2/in2
Capture Clock    : clk_div_2_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__72/I                   LocalMux                       0              4490   1571  FALL       1
I__72/O                   LocalMux                     455              4945   1571  FALL       1
I__73/I                   InMux                          0              4945   1571  FALL       1
I__73/O                   InMux                        320              5265   1571  FALL       1
I__74/I                   CascadeMux                     0              5265   1571  FALL       1
I__74/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_2_LC_2_5_2/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_5_1/lcout
Path End         : clk_div_1_LC_2_5_1/in2
Capture Clock    : clk_div_1_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__76/I                   LocalMux                       0              4490   1571  FALL       1
I__76/O                   LocalMux                     455              4945   1571  FALL       1
I__77/I                   InMux                          0              4945   1571  FALL       1
I__77/O                   InMux                        320              5265   1571  FALL       1
I__78/I                   CascadeMux                     0              5265   1571  FALL       1
I__78/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_1_LC_2_5_1/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_0_LC_2_5_0/in2
Capture Clock    : clk_div_0_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__39/I                   LocalMux                       0              4490   1571  FALL       1
I__39/O                   LocalMux                     455              4945   1571  FALL       1
I__40/I                   InMux                          0              4945   1571  FALL       1
I__40/O                   InMux                        320              5265   1571  FALL       1
I__41/I                   CascadeMux                     0              5265   1571  FALL       1
I__41/O                   CascadeMux                     0              5265   1571  FALL       1
clk_div_0_LC_2_5_0/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_2_7_6/lcout
Path End         : clk_div_23_LC_2_7_7/in3
Capture Clock    : clk_div_23_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__131/I                      LocalMux                       0              4490   1571  FALL       1
I__131/O                      LocalMux                     455              4945   1571  FALL       1
I__132/I                      InMux                          0              4945   1571  FALL       1
I__132/O                      InMux                        320              5265   1571  FALL       1
I__133/I                      CascadeMux                     0              5265   1571  FALL       1
I__133/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_22_LC_2_7_6/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_22_LC_2_7_6/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__126/I                      InMux                          0              5461   2088  FALL       1
I__126/O                      InMux                        320              5782   2088  FALL       1
clk_div_23_LC_2_7_7/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_2_7_5/lcout
Path End         : clk_div_22_LC_2_7_6/in3
Capture Clock    : clk_div_22_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_2_7_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__135/I                      LocalMux                       0              4490   1571  FALL       1
I__135/O                      LocalMux                     455              4945   1571  FALL       1
I__136/I                      InMux                          0              4945   1571  FALL       1
I__136/O                      InMux                        320              5265   1571  FALL       1
I__137/I                      CascadeMux                     0              5265   1571  FALL       1
I__137/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_21_LC_2_7_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_21_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__130/I                      InMux                          0              5461   2088  FALL       1
I__130/O                      InMux                        320              5782   2088  FALL       1
clk_div_22_LC_2_7_6/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_2_7_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_2_7_4/lcout
Path End         : clk_div_21_LC_2_7_5/in3
Capture Clock    : clk_div_21_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_2_7_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__139/I                      LocalMux                       0              4490   1571  FALL       1
I__139/O                      LocalMux                     455              4945   1571  FALL       1
I__140/I                      InMux                          0              4945   1571  FALL       1
I__140/O                      InMux                        320              5265   1571  FALL       1
I__141/I                      CascadeMux                     0              5265   1571  FALL       1
I__141/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_20_LC_2_7_4/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_20_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__134/I                      InMux                          0              5461   2088  FALL       1
I__134/O                      InMux                        320              5782   2088  FALL       1
clk_div_21_LC_2_7_5/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_2_7_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_7_3/lcout
Path End         : clk_div_20_LC_2_7_4/in3
Capture Clock    : clk_div_20_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_7_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__143/I                      LocalMux                       0              4490   1571  FALL       1
I__143/O                      LocalMux                     455              4945   1571  FALL       1
I__144/I                      InMux                          0              4945   1571  FALL       1
I__144/O                      InMux                        320              5265   1571  FALL       1
I__145/I                      CascadeMux                     0              5265   1571  FALL       1
I__145/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_19_LC_2_7_3/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_19_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__138/I                      InMux                          0              5461   2088  FALL       1
I__138/O                      InMux                        320              5782   2088  FALL       1
clk_div_20_LC_2_7_4/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_2_7_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_2_7_2/lcout
Path End         : clk_div_19_LC_2_7_3/in3
Capture Clock    : clk_div_19_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_2_7_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__147/I                      LocalMux                       0              4490   1571  FALL       1
I__147/O                      LocalMux                     455              4945   1571  FALL       1
I__148/I                      InMux                          0              4945   1571  FALL       1
I__148/O                      InMux                        320              5265   1571  FALL       1
I__149/I                      CascadeMux                     0              5265   1571  FALL       1
I__149/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_18_LC_2_7_2/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_18_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__142/I                      InMux                          0              5461   2088  FALL       1
I__142/O                      InMux                        320              5782   2088  FALL       1
clk_div_19_LC_2_7_3/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_7_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_7_1/lcout
Path End         : clk_div_18_LC_2_7_2/in3
Capture Clock    : clk_div_18_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_7_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__80/I                       LocalMux                       0              4490   1571  FALL       1
I__80/O                       LocalMux                     455              4945   1571  FALL       1
I__81/I                       InMux                          0              4945   1571  FALL       1
I__81/O                       InMux                        320              5265   1571  FALL       1
I__82/I                       CascadeMux                     0              5265   1571  FALL       1
I__82/O                       CascadeMux                     0              5265   1571  FALL       1
clk_div_17_LC_2_7_1/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_17_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__146/I                      InMux                          0              5461   2088  FALL       1
I__146/O                      InMux                        320              5782   2088  FALL       1
clk_div_18_LC_2_7_2/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_2_7_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_7_0/lcout
Path End         : clk_div_17_LC_2_7_1/in3
Capture Clock    : clk_div_17_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_7_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__84/I                       LocalMux                       0              4490   1571  FALL       1
I__84/O                       LocalMux                     455              4945   1571  FALL       1
I__85/I                       InMux                          0              4945   1571  FALL       1
I__85/O                       InMux                        320              5265   1571  FALL       1
I__86/I                       CascadeMux                     0              5265   1571  FALL       1
I__86/O                       CascadeMux                     0              5265   1571  FALL       1
clk_div_16_LC_2_7_0/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_16_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__79/I                       InMux                          0              5461   2088  FALL       1
I__79/O                       InMux                        320              5782   2088  FALL       1
clk_div_17_LC_2_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_2_7_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_6_6/lcout
Path End         : clk_div_15_LC_2_6_7/in3
Capture Clock    : clk_div_15_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_6_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__92/I                       LocalMux                       0              4490   1571  FALL       1
I__92/O                       LocalMux                     455              4945   1571  FALL       1
I__93/I                       InMux                          0              4945   1571  FALL       1
I__93/O                       InMux                        320              5265   1571  FALL       1
I__94/I                       CascadeMux                     0              5265   1571  FALL       1
I__94/O                       CascadeMux                     0              5265   1571  FALL       1
clk_div_14_LC_2_6_6/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_14_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__87/I                       InMux                          0              5461   2088  FALL       1
I__87/O                       InMux                        320              5782   2088  FALL       1
clk_div_15_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_6_5/lcout
Path End         : clk_div_14_LC_2_6_6/in3
Capture Clock    : clk_div_14_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__96/I                       LocalMux                       0              4490   1571  FALL       1
I__96/O                       LocalMux                     455              4945   1571  FALL       1
I__97/I                       InMux                          0              4945   1571  FALL       1
I__97/O                       InMux                        320              5265   1571  FALL       1
I__98/I                       CascadeMux                     0              5265   1571  FALL       1
I__98/O                       CascadeMux                     0              5265   1571  FALL       1
clk_div_13_LC_2_6_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_13_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__91/I                       InMux                          0              5461   2088  FALL       1
I__91/O                       InMux                        320              5782   2088  FALL       1
clk_div_14_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_2_6_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_6_4/lcout
Path End         : clk_div_13_LC_2_6_5/in3
Capture Clock    : clk_div_13_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_6_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__100/I                      LocalMux                       0              4490   1571  FALL       1
I__100/O                      LocalMux                     455              4945   1571  FALL       1
I__101/I                      InMux                          0              4945   1571  FALL       1
I__101/O                      InMux                        320              5265   1571  FALL       1
I__102/I                      CascadeMux                     0              5265   1571  FALL       1
I__102/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_12_LC_2_6_4/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_12_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__95/I                       InMux                          0              5461   2088  FALL       1
I__95/O                       InMux                        320              5782   2088  FALL       1
clk_div_13_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_2_6_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_6_3/lcout
Path End         : clk_div_12_LC_2_6_4/in3
Capture Clock    : clk_div_12_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_6_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__104/I                      LocalMux                       0              4490   1571  FALL       1
I__104/O                      LocalMux                     455              4945   1571  FALL       1
I__105/I                      InMux                          0              4945   1571  FALL       1
I__105/O                      InMux                        320              5265   1571  FALL       1
I__106/I                      CascadeMux                     0              5265   1571  FALL       1
I__106/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_11_LC_2_6_3/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_11_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__99/I                       InMux                          0              5461   2088  FALL       1
I__99/O                       InMux                        320              5782   2088  FALL       1
clk_div_12_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_2_6_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_6_2/lcout
Path End         : clk_div_11_LC_2_6_3/in3
Capture Clock    : clk_div_11_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__108/I                      LocalMux                       0              4490   1571  FALL       1
I__108/O                      LocalMux                     455              4945   1571  FALL       1
I__109/I                      InMux                          0              4945   1571  FALL       1
I__109/O                      InMux                        320              5265   1571  FALL       1
I__110/I                      CascadeMux                     0              5265   1571  FALL       1
I__110/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_10_LC_2_6_2/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_10_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__103/I                      InMux                          0              5461   2088  FALL       1
I__103/O                      InMux                        320              5782   2088  FALL       1
clk_div_11_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_2_6_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_6_1/lcout
Path End         : clk_div_10_LC_2_6_2/in3
Capture Clock    : clk_div_10_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__112/I                     LocalMux                       0              4490   1571  FALL       1
I__112/O                     LocalMux                     455              4945   1571  FALL       1
I__113/I                     InMux                          0              4945   1571  FALL       1
I__113/O                     InMux                        320              5265   1571  FALL       1
I__114/I                     CascadeMux                     0              5265   1571  FALL       1
I__114/O                     CascadeMux                     0              5265   1571  FALL       1
clk_div_9_LC_2_6_1/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_9_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__107/I                     InMux                          0              5461   2088  FALL       1
I__107/O                     InMux                        320              5782   2088  FALL       1
clk_div_10_LC_2_6_2/in3      LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_2_6_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_6_0/lcout
Path End         : clk_div_9_LC_2_6_1/in3
Capture Clock    : clk_div_9_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__48/I                      LocalMux                       0              4490   1571  FALL       1
I__48/O                      LocalMux                     455              4945   1571  FALL       1
I__49/I                      InMux                          0              4945   1571  FALL       1
I__49/O                      InMux                        320              5265   1571  FALL       1
I__50/I                      CascadeMux                     0              5265   1571  FALL       1
I__50/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_8_LC_2_6_0/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_8_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__111/I                     InMux                          0              5461   2088  FALL       1
I__111/O                     InMux                        320              5782   2088  FALL       1
clk_div_9_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_2_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_5_6/lcout
Path End         : clk_div_7_LC_2_5_7/in3
Capture Clock    : clk_div_7_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_5_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__56/I                      LocalMux                       0              4490   1571  FALL       1
I__56/O                      LocalMux                     455              4945   1571  FALL       1
I__57/I                      InMux                          0              4945   1571  FALL       1
I__57/O                      InMux                        320              5265   1571  FALL       1
I__58/I                      CascadeMux                     0              5265   1571  FALL       1
I__58/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_6_LC_2_5_6/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_6_LC_2_5_6/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__51/I                      InMux                          0              5461   2088  FALL       1
I__51/O                      InMux                        320              5782   2088  FALL       1
clk_div_7_LC_2_5_7/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_5_5/lcout
Path End         : clk_div_6_LC_2_5_6/in3
Capture Clock    : clk_div_6_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_5_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__60/I                      LocalMux                       0              4490   1571  FALL       1
I__60/O                      LocalMux                     455              4945   1571  FALL       1
I__61/I                      InMux                          0              4945   1571  FALL       1
I__61/O                      InMux                        320              5265   1571  FALL       1
I__62/I                      CascadeMux                     0              5265   1571  FALL       1
I__62/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_5_LC_2_5_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_5_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__55/I                      InMux                          0              5461   2088  FALL       1
I__55/O                      InMux                        320              5782   2088  FALL       1
clk_div_6_LC_2_5_6/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_2_5_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_5_4/lcout
Path End         : clk_div_5_LC_2_5_5/in3
Capture Clock    : clk_div_5_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__64/I                      LocalMux                       0              4490   1571  FALL       1
I__64/O                      LocalMux                     455              4945   1571  FALL       1
I__65/I                      InMux                          0              4945   1571  FALL       1
I__65/O                      InMux                        320              5265   1571  FALL       1
I__66/I                      CascadeMux                     0              5265   1571  FALL       1
I__66/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_4_LC_2_5_4/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_4_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__59/I                      InMux                          0              5461   2088  FALL       1
I__59/O                      InMux                        320              5782   2088  FALL       1
clk_div_5_LC_2_5_5/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_2_5_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_5_3/lcout
Path End         : clk_div_4_LC_2_5_4/in3
Capture Clock    : clk_div_4_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_5_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__68/I                      LocalMux                       0              4490   1571  FALL       1
I__68/O                      LocalMux                     455              4945   1571  FALL       1
I__69/I                      InMux                          0              4945   1571  FALL       1
I__69/O                      InMux                        320              5265   1571  FALL       1
I__70/I                      CascadeMux                     0              5265   1571  FALL       1
I__70/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_3_LC_2_5_3/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_3_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__63/I                      InMux                          0              5461   2088  FALL       1
I__63/O                      InMux                        320              5782   2088  FALL       1
clk_div_4_LC_2_5_4/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_2_5_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_5_2/lcout
Path End         : clk_div_3_LC_2_5_3/in3
Capture Clock    : clk_div_3_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_5_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__72/I                      LocalMux                       0              4490   1571  FALL       1
I__72/O                      LocalMux                     455              4945   1571  FALL       1
I__73/I                      InMux                          0              4945   1571  FALL       1
I__73/O                      InMux                        320              5265   1571  FALL       1
I__74/I                      CascadeMux                     0              5265   1571  FALL       1
I__74/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_2_LC_2_5_2/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_2_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__67/I                      InMux                          0              5461   2088  FALL       1
I__67/O                      InMux                        320              5782   2088  FALL       1
clk_div_3_LC_2_5_3/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_2_5_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_5_1/lcout
Path End         : clk_div_2_LC_2_5_2/in3
Capture Clock    : clk_div_2_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_5_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__76/I                      LocalMux                       0              4490   1571  FALL       1
I__76/O                      LocalMux                     455              4945   1571  FALL       1
I__77/I                      InMux                          0              4945   1571  FALL       1
I__77/O                      InMux                        320              5265   1571  FALL       1
I__78/I                      CascadeMux                     0              5265   1571  FALL       1
I__78/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_1_LC_2_5_1/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_1_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__71/I                      InMux                          0              5461   2088  FALL       1
I__71/O                      InMux                        320              5782   2088  FALL       1
clk_div_2_LC_2_5_2/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_2_5_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_5_0/lcout
Path End         : clk_div_1_LC_2_5_1/in3
Capture Clock    : clk_div_1_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1292
----------------------------------------   ---- 
End-of-path arrival time (ps)              5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_5_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__39/I                      LocalMux                       0              4490   1571  FALL       1
I__39/O                      LocalMux                     455              4945   1571  FALL       1
I__40/I                      InMux                          0              4945   1571  FALL       1
I__40/O                      InMux                        320              5265   1571  FALL       1
I__41/I                      CascadeMux                     0              5265   1571  FALL       1
I__41/O                      CascadeMux                     0              5265   1571  FALL       1
clk_div_0_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
clk_div_0_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__75/I                      InMux                          0              5461   2088  FALL       1
I__75/O                      InMux                        320              5782   2088  FALL       1
clk_div_1_LC_2_5_1/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_2_5_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_2_7_7/lcout
Path End         : clk_div_24_LC_2_8_0/in3
Capture Clock    : clk_div_24_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1550
----------------------------------------   ---- 
End-of-path arrival time (ps)              6040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_2_7_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_2_7_7/lcout       LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__127/I                        LocalMux                       0              4490   1571  FALL       1
I__127/O                        LocalMux                     455              4945   1571  FALL       1
I__128/I                        InMux                          0              4945   1571  FALL       1
I__128/O                        InMux                        320              5265   1571  FALL       1
I__129/I                        CascadeMux                     0              5265   1571  FALL       1
I__129/O                        CascadeMux                     0              5265   1571  FALL       1
clk_div_23_LC_2_7_7/in2         LogicCell40_SEQ_MODE_1000      0              5265   2346  FALL       1
clk_div_23_LC_2_7_7/carryout    LogicCell40_SEQ_MODE_1000    196              5461   2346  FALL       1
IN_MUX_bfv_2_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5461   2346  FALL       1
IN_MUX_bfv_2_8_0_/carryinitout  ICE_CARRY_IN_MUX             258              5720   2346  FALL       1
I__125/I                        InMux                          0              5720   2346  FALL       1
I__125/O                        InMux                        320              6040   2346  FALL       1
clk_div_24_LC_2_8_0/in3         LogicCell40_SEQ_MODE_1000      0              6040   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_6_7/lcout
Path End         : clk_div_16_LC_2_7_0/in3
Capture Clock    : clk_div_16_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1550
----------------------------------------   ---- 
End-of-path arrival time (ps)              6040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_2_6_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_6_7/lcout       LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__88/I                         LocalMux                       0              4490   1571  FALL       1
I__88/O                         LocalMux                     455              4945   1571  FALL       1
I__89/I                         InMux                          0              4945   1571  FALL       1
I__89/O                         InMux                        320              5265   1571  FALL       1
I__90/I                         CascadeMux                     0              5265   1571  FALL       1
I__90/O                         CascadeMux                     0              5265   1571  FALL       1
clk_div_15_LC_2_6_7/in2         LogicCell40_SEQ_MODE_1000      0              5265   2346  FALL       1
clk_div_15_LC_2_6_7/carryout    LogicCell40_SEQ_MODE_1000    196              5461   2346  FALL       1
IN_MUX_bfv_2_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              5461   2346  FALL       1
IN_MUX_bfv_2_7_0_/carryinitout  ICE_CARRY_IN_MUX             258              5720   2346  FALL       2
I__83/I                         InMux                          0              5720   2346  FALL       1
I__83/O                         InMux                        320              6040   2346  FALL       1
clk_div_16_LC_2_7_0/in3         LogicCell40_SEQ_MODE_1000      0              6040   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__119/I                                          ClkMux                         0              3239  RISE       1
I__119/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_2_7_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_5_7/lcout
Path End         : clk_div_8_LC_2_6_0/in3
Capture Clock    : clk_div_8_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1550
----------------------------------------   ---- 
End-of-path arrival time (ps)              6040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__117/I                                          ClkMux                         0              3239  RISE       1
I__117/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_2_5_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__52/I                         LocalMux                       0              4490   1571  FALL       1
I__52/O                         LocalMux                     455              4945   1571  FALL       1
I__53/I                         InMux                          0              4945   1571  FALL       1
I__53/O                         InMux                        320              5265   1571  FALL       1
I__54/I                         CascadeMux                     0              5265   1571  FALL       1
I__54/O                         CascadeMux                     0              5265   1571  FALL       1
clk_div_7_LC_2_5_7/in2          LogicCell40_SEQ_MODE_1000      0              5265   2346  FALL       1
clk_div_7_LC_2_5_7/carryout     LogicCell40_SEQ_MODE_1000    196              5461   2346  FALL       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              5461   2346  FALL       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             258              5720   2346  FALL       2
I__47/I                         InMux                          0              5720   2346  FALL       1
I__47/O                         InMux                        320              6040   2346  FALL       1
clk_div_8_LC_2_6_0/in3          LogicCell40_SEQ_MODE_1000      0              6040   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__118/I                                          ClkMux                         0              3239  RISE       1
I__118/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_2_6_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BTN1
Path End         : LED2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
BTN1                            main                        0                 0   +INF  RISE       1
BTN1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
BTN1_ibuf_iopad/DOUT            IO_PAD                    510               510   +INF  RISE       1
BTN1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
BTN1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__44/I                         Odrv4                       0              1192   +INF  FALL       1
I__44/O                         Odrv4                     548              1740   +INF  FALL       1
I__45/I                         LocalMux                    0              1740   +INF  FALL       1
I__45/O                         LocalMux                  455              2195   +INF  FALL       1
I__46/I                         IoInMux                     0              2195   +INF  FALL       1
I__46/O                         IoInMux                   320              2515   +INF  FALL       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                      0              5813   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              7901   +INF  FALL       1
LED2                            main                        0              7901   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_2_8_0/lcout
Path End         : LED3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6253
----------------------------------------   ----- 
End-of-path arrival time (ps)              10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__115/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__115/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__116/I                                          GlobalMux                      0              3012  RISE       1
I__116/O                                          GlobalMux                    227              3239  RISE       1
I__120/I                                          ClkMux                         0              3239  RISE       1
I__120/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_2_8_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_2_8_0/lcout       LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__122/I                        LocalMux                       0              4490   +INF  RISE       1
I__122/O                        LocalMux                     486              4976   +INF  RISE       1
I__124/I                        IoInMux                        0              4976   +INF  RISE       1
I__124/O                        IoInMux                      382              5358   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED3                            main                           0             10743   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

