#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Aug 25 22:46:24 2020
# Process ID: 23639
# Current directory: /home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/top.vds
# Journal file: /home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23659 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.199 ; gain = 60.988 ; free physical = 470 ; free virtual = 9170
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/top.sv:1]
	Parameter arraySize bound to: 2 - type: integer 
	Parameter inputBits bound to: 8 - type: integer 
	Parameter outputBits bound to: 32 - type: integer 
	Parameter addressWidth bound to: 1 - type: integer 
	Parameter s_axi_tdata_width bound to: 128 - type: integer 
	Parameter s_axi_tkeep_width bound to: 16 - type: integer 
	Parameter m_axi_tdata_width bound to: 256 - type: integer 
	Parameter m_axi_tkeep_width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/fsm.sv:1]
	Parameter words bound to: 2 - type: integer 
	Parameter addressWidth bound to: 1 - type: integer 
	Parameter latency bound to: 8 - type: integer 
	Parameter cycleCounterWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
	Parameter bits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
	Parameter bits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (1#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
	Parameter bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (1#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/fsm.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (2#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mem.sv:1]
	Parameter bits bound to: 8 - type: integer 
	Parameter words bound to: 2 - type: integer 
	Parameter address bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mem.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'mem' (3#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'array' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/array.sv:1]
	Parameter inputBits bound to: 8 - type: integer 
	Parameter outputBits bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'int8_pe' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_pe.sv:1]
	Parameter inputBits bound to: 8 - type: integer 
	Parameter outputBits bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (3#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
INFO: [Synth 8-6157] synthesizing module 'int8_quad_mac' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_quad_mac.sv:1]
	Parameter aInputBits bound to: 8 - type: integer 
	Parameter bInputBits bound to: 8 - type: integer 
	Parameter cInputBits bound to: 8 - type: integer 
	Parameter dInputBits bound to: 8 - type: integer 
	Parameter eInputBits bound to: 8 - type: integer 
	Parameter wxyzOutputBits bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mul' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mul.sv:1]
	Parameter aInputBits bound to: 8 - type: integer 
	Parameter bInputBits bound to: 8 - type: integer 
	Parameter cInputBits bound to: 8 - type: integer 
	Parameter dInputBits bound to: 8 - type: integer 
	Parameter eInputBits bound to: 8 - type: integer 
	Parameter wxyzOutputBits bound to: 32 - type: integer 
	Parameter aebecedePadding bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff_enbl' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv:1]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_enbl' (4#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dsp_macro_wrapper' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dsp_macro_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dsp_macro' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/synth/dsp_macro.v:13]
INFO: [Synth 8-6157] synthesizing module 'dsp_macro_xbip_dsp48_macro_0_0' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/.Xil/Vivado-23639-linux/realtime/dsp_macro_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_macro_xbip_dsp48_macro_0_0' (5#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/.Xil/Vivado-23639-linux/realtime/dsp_macro_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dsp_macro' (6#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/synth/dsp_macro.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dsp_macro_wrapper' (7#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dsp_macro_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dff_enbl__parameterized0' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv:1]
	Parameter bits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_enbl__parameterized0' (7#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized3' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
	Parameter bits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized3' (7#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mul' (8#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mul.sv:1]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/add.sv:1]
	Parameter aBits bound to: 32 - type: integer 
	Parameter bBits bound to: 32 - type: integer 
	Parameter zBits bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add' (9#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/add.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'int8_quad_mac' (10#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_quad_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'int8_pe' (11#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_pe.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'array' (12#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem__parameterized0' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mem.sv:1]
	Parameter bits bound to: 32 - type: integer 
	Parameter words bound to: 2 - type: integer 
	Parameter address bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem__parameterized0' (12#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/top.sv:1]
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[31] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[30] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[29] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[28] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[27] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[26] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[25] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[24] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[23] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[22] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[21] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[20] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[19] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[18] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[17] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[16] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[15] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[14] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[13] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[12] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[11] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[10] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[9] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[8] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3331] design fsm has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[127]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[126]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[125]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[124]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[123]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[122]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[121]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[120]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[119]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[118]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[117]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[116]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[115]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[114]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[113]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[112]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[111]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[110]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[109]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[108]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[107]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[106]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[105]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[104]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[103]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[102]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[101]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[100]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[99]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[98]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[97]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[96]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[95]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[94]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[93]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[92]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[91]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[90]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[89]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[88]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[87]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[86]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[85]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[84]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[83]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[82]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[81]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[80]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[15]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[14]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[13]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[12]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[11]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[10]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[9]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[8]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[7]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[6]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[5]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[4]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[3]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[2]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[1]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TKEEP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1359.809 ; gain = 104.598 ; free physical = 478 ; free virtual = 9179
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1359.809 ; gain = 104.598 ; free physical = 478 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1359.809 ; gain = 104.598 ; free physical = 478 ; free virtual = 9179
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Finished Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Finished Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_1_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Finished Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_1_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_1_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Finished Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0/dsp_macro_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'array/pe_1_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0'
Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.945 ; gain = 0.000 ; free physical = 200 ; free virtual = 8905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:02:14 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 168 ; free virtual = 8970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:02:14 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 168 ; free virtual = 8970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_1_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_1_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_1_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for array/pe_1_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:14 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 169 ; free virtual = 8972
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "validOutputs_dff_in0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5583] The signal memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:02:16 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 160 ; free virtual = 8963
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0' (dff_enbl__parameterized0) to 'array/pe_0_0/int8_quad_mac/mul/dff_ce1'
INFO: [Synth 8-223] decloning instance 'array/pe_0_0/int8_quad_mac/mul/dff_be0' (dff_enbl__parameterized0) to 'array/pe_0_0/int8_quad_mac/mul/dff_de1'
INFO: [Synth 8-223] decloning instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0' (dff_enbl__parameterized0) to 'array/pe_0_1/int8_quad_mac/mul/dff_ce1'
INFO: [Synth 8-223] decloning instance 'array/pe_0_1/int8_quad_mac/mul/dff_be0' (dff_enbl__parameterized0) to 'array/pe_0_1/int8_quad_mac/mul/dff_de1'
INFO: [Synth 8-223] decloning instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0' (dff_enbl__parameterized0) to 'array/pe_1_0/int8_quad_mac/mul/dff_ce1'
INFO: [Synth 8-223] decloning instance 'array/pe_1_0/int8_quad_mac/mul/dff_be0' (dff_enbl__parameterized0) to 'array/pe_1_0/int8_quad_mac/mul/dff_de1'
INFO: [Synth 8-223] decloning instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0' (dff_enbl__parameterized0) to 'array/pe_1_1/int8_quad_mac/mul/dff_ce1'
INFO: [Synth 8-223] decloning instance 'array/pe_1_1/int8_quad_mac/mul/dff_be0' (dff_enbl__parameterized0) to 'array/pe_1_1/int8_quad_mac/mul/dff_de1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 56    
	                8 Bit    Registers := 42    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---RAMs : 
	               64 Bit         RAMs := 8     
	               16 Bit         RAMs := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff_enbl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff_enbl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module dff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mul__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module int8_pe__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mul__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module int8_pe__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mul__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module int8_pe__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module int8_pe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'dff_wxyzWriteEnable_1/q_reg[0:0]' into 'fsm/dff_validOutputs_0/q_reg[0:0]' [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:14]
WARNING: [Synth 8-6014] Unused sequential element dff_wxyzWriteEnable_1/q_reg was removed.  [/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv:14]
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[31] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[30] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[29] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[28] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[27] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[26] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[25] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[24] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[23] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[22] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[21] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[20] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[19] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[18] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[17] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[16] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[15] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[14] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[13] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[12] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[11] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[10] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[9] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[8] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port M_AXIS_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[127]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[126]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[125]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[124]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[123]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[122]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[121]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[120]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[119]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[118]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[117]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[116]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[115]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[114]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[113]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[112]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[111]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[110]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[109]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[108]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[107]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[106]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[105]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[104]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[103]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[102]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[101]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[100]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[99]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[98]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[97]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[96]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[95]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[94]
WARNING: [Synth 8-3331] design top has unconnected port S_AXIS_TDATA[93]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5583] The signal mem_a_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_a_0/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_b_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_b_0/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_c_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_c_0/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_d_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_d_0/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_a_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_a_1/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_b_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_b_1/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_c_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_c_1/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_d_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_d_1/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_e_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_e_0/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_e_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM mem_e_1/memory_reg to conserve power
INFO: [Synth 8-5583] The signal mem_w_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_x_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_y_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_z_0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_w_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_x_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_y_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_z_1/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[16]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[17]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[18]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[19]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[20]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[21]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[22]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[23]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[24]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[25]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[26]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[27]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[28]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[29]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[30]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[31]' (FD) to 'array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[16]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[17]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[18]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[19]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[20]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[21]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[22]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[23]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[24]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[25]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[26]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[27]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[28]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[29]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[30]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[31]' (FD) to 'array/pe_0_1/int8_quad_mac/mul/dff_ae0/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[16]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[17]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[18]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[19]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[20]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[21]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[22]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[23]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[24]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[25]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[26]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[27]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[28]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[29]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[30]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[31]' (FD) to 'array/pe_1_0/int8_quad_mac/mul/dff_ae0/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[16]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[17]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[18]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[19]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[20]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[21]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[22]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[23]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[24]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[25]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[26]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[27]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[28]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[29]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[30]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[31]' (FDR) to 'array/pe_0_0/int8_quad_mac/mul/dff_mul_ce/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[16]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[17]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[18]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[19]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[20]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[21]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[22]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[23]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[24]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[25]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[26]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[27]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[28]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[29]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[30]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[31]' (FD) to 'array/pe_1_1/int8_quad_mac/mul/dff_ae0/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[16]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[17]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[18]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[19]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[20]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[21]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[22]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[23]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[24]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[25]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[26]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[27]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[28]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[29]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[30]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[31]' (FDR) to 'array/pe_0_1/int8_quad_mac/mul/dff_mul_ce/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[16]' (FDR) to 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[17]' (FDR) to 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[18]' (FDR) to 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[19]' (FDR) to 'array/pe_0_0/int8_quad_mac/acc_x_dff/q_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:02:19 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 139 ; free virtual = 8943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/mem_a_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/mem_b_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/mem_c_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mem_d_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mem_a_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/mem_b_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/mem_c_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/mem_d_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/mem_e_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/mem_e_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/mem_w_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/mem_x_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_12/mem_y_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/mem_z_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_14/mem_w_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_15/mem_x_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/mem_y_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/mem_z_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 107 ; free virtual = 8821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:43 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 118 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem:                 | memory_reg | 2 x 8(READ_FIRST)      | W |   | 2 x 8(WRITE_FIRST)     |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mem__parameterized0: | memory_reg | 2 x 32(READ_FIRST)     | W |   | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mem_a_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_b_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_c_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_d_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_a_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_b_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_c_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_d_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_w_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_x_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_y_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_z_0/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_w_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_x_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_y_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_z_1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:02:44 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 118 ; free virtual = 8821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |dsp_macro_xbip_dsp48_macro_0_0 |         4|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |dsp_macro_xbip_dsp48_macro_0_0    |     1|
|2     |dsp_macro_xbip_dsp48_macro_0_0__4 |     1|
|3     |dsp_macro_xbip_dsp48_macro_0_0__5 |     1|
|4     |dsp_macro_xbip_dsp48_macro_0_0__6 |     1|
|5     |BUFG                              |     2|
|6     |CARRY4                            |    84|
|7     |LUT1                              |     8|
|8     |LUT2                              |   263|
|9     |LUT3                              |    66|
|10    |LUT4                              |     6|
|11    |LUT5                              |     2|
|12    |LUT6                              |     4|
|13    |RAMB18E1                          |     8|
|14    |RAMB18E1_1                        |     8|
|15    |RAMB18E1_2                        |     2|
|16    |FDRE                              |  1163|
|17    |IBUF                              |    87|
|18    |OBUF                              |   291|
+------+----------------------------------+------+

Report Instance Areas: 
+------+----------------------------+-----------------------------+------+
|      |Instance                    |Module                       |Cells |
+------+----------------------------+-----------------------------+------+
|1     |top                         |                             |  2166|
|2     |  array                     |array                        |  1668|
|3     |    pe_0_0                  |int8_pe__xdcDup__1           |   363|
|4     |      dff_a                 |dff__parameterized2_95       |     8|
|5     |      dff_b                 |dff__parameterized2_96       |     8|
|6     |      dff_c                 |dff__parameterized2_97       |     8|
|7     |      dff_d                 |dff__parameterized2_98       |     8|
|8     |      int8_quad_mac         |int8_quad_mac__xdcDup__1     |   331|
|9     |        acc_w               |add_99                       |     9|
|10    |        acc_w_dff           |dff__parameterized3_100      |    32|
|11    |        acc_x_dff           |dff__parameterized3_101      |    18|
|12    |        acc_y               |add_102                      |     9|
|13    |        acc_y_dff           |dff__parameterized3_103      |    32|
|14    |        acc_z_dff           |dff__parameterized3_104      |    18|
|15    |        mul                 |mul__xdcDup__1               |   213|
|16    |          dff_ae0           |dff_enbl__parameterized0_105 |    16|
|17    |          dff_ae1           |dff_enbl__parameterized0_106 |    16|
|18    |          dff_be0           |dff_enbl__parameterized0_107 |    16|
|19    |          dff_be1           |dff_enbl__parameterized0_108 |    16|
|20    |          dff_dsp_in0       |dff_enbl_109                 |     8|
|21    |          dff_dsp_in1       |dff_enbl_110                 |     8|
|22    |          dff_dsp_in2       |dff_enbl_111                 |     8|
|23    |          dff_input_mux_sel |dff__parameterized0_112      |     2|
|24    |          dff_mul_ae        |dff__parameterized3_113      |    16|
|25    |          dff_mul_be        |dff__parameterized3_114      |    16|
|26    |          dff_mul_ce        |dff__parameterized3_115      |    16|
|27    |          dff_mul_de        |dff__parameterized3_116      |    16|
|28    |          dsp_macro_wrapper |dsp_macro_wrapper__xdcDup__1 |    43|
|29    |            dsp_macro       |dsp_macro__xdcDup__1         |    43|
|30    |    pe_0_1                  |int8_pe__xdcDup__2           |   363|
|31    |      dff_a                 |dff__parameterized2_73       |     8|
|32    |      dff_b                 |dff__parameterized2_74       |     8|
|33    |      dff_c                 |dff__parameterized2_75       |     8|
|34    |      dff_d                 |dff__parameterized2_76       |     8|
|35    |      int8_quad_mac         |int8_quad_mac__xdcDup__2     |   331|
|36    |        acc_w               |add_77                       |     9|
|37    |        acc_w_dff           |dff__parameterized3_78       |    32|
|38    |        acc_x_dff           |dff__parameterized3_79       |    18|
|39    |        acc_y               |add_80                       |     9|
|40    |        acc_y_dff           |dff__parameterized3_81       |    32|
|41    |        acc_z_dff           |dff__parameterized3_82       |    18|
|42    |        mul                 |mul__xdcDup__2               |   213|
|43    |          dff_ae0           |dff_enbl__parameterized0_83  |    16|
|44    |          dff_ae1           |dff_enbl__parameterized0_84  |    16|
|45    |          dff_be0           |dff_enbl__parameterized0_85  |    16|
|46    |          dff_be1           |dff_enbl__parameterized0_86  |    16|
|47    |          dff_dsp_in0       |dff_enbl_87                  |     8|
|48    |          dff_dsp_in1       |dff_enbl_88                  |     8|
|49    |          dff_dsp_in2       |dff_enbl_89                  |     8|
|50    |          dff_input_mux_sel |dff__parameterized0_90       |     2|
|51    |          dff_mul_ae        |dff__parameterized3_91       |    16|
|52    |          dff_mul_be        |dff__parameterized3_92       |    16|
|53    |          dff_mul_ce        |dff__parameterized3_93       |    16|
|54    |          dff_mul_de        |dff__parameterized3_94       |    16|
|55    |          dsp_macro_wrapper |dsp_macro_wrapper__xdcDup__2 |    43|
|56    |            dsp_macro       |dsp_macro__xdcDup__2         |    43|
|57    |    pe_1_0                  |int8_pe__xdcDup__3           |   471|
|58    |      dff_a                 |dff__parameterized2_48       |     8|
|59    |      dff_b                 |dff__parameterized2_49       |     8|
|60    |      dff_c                 |dff__parameterized2_50       |     8|
|61    |      dff_d                 |dff__parameterized2_51       |     8|
|62    |      dff_e                 |dff__parameterized2_52       |     8|
|63    |      int8_quad_mac         |int8_quad_mac__xdcDup__3     |   431|
|64    |        acc_w               |add_53                       |     8|
|65    |        acc_w_dff           |dff__parameterized3_54       |    32|
|66    |        acc_x               |add_55                       |     5|
|67    |        acc_x_dff           |dff__parameterized3_56       |    17|
|68    |        acc_y               |add_57                       |     8|
|69    |        acc_y_dff           |dff__parameterized3_58       |    32|
|70    |        acc_z               |add_59                       |     5|
|71    |        acc_z_dff           |dff__parameterized3_60       |    17|
|72    |        mul                 |mul__xdcDup__3               |   307|
|73    |          dff_ae0           |dff_enbl__parameterized0_61  |    16|
|74    |          dff_ae1           |dff_enbl__parameterized0_62  |    16|
|75    |          dff_be0           |dff_enbl__parameterized0_63  |    16|
|76    |          dff_be1           |dff_enbl__parameterized0_64  |    16|
|77    |          dff_dsp_in0       |dff_enbl_65                  |     8|
|78    |          dff_dsp_in1       |dff_enbl_66                  |     8|
|79    |          dff_dsp_in2       |dff_enbl_67                  |     8|
|80    |          dff_input_mux_sel |dff__parameterized0_68       |     2|
|81    |          dff_mul_ae        |dff__parameterized3_69       |    48|
|82    |          dff_mul_be        |dff__parameterized3_70       |    31|
|83    |          dff_mul_ce        |dff__parameterized3_71       |    48|
|84    |          dff_mul_de        |dff__parameterized3_72       |    31|
|85    |          dsp_macro_wrapper |dsp_macro_wrapper__xdcDup__3 |    43|
|86    |            dsp_macro       |dsp_macro__xdcDup__3         |    43|
|87    |    pe_1_1                  |int8_pe                      |   471|
|88    |      dff_a                 |dff__parameterized2          |     8|
|89    |      dff_b                 |dff__parameterized2_28       |     8|
|90    |      dff_c                 |dff__parameterized2_29       |     8|
|91    |      dff_d                 |dff__parameterized2_30       |     8|
|92    |      dff_e                 |dff__parameterized2_31       |     8|
|93    |      int8_quad_mac         |int8_quad_mac                |   431|
|94    |        acc_w               |add                          |     8|
|95    |        acc_w_dff           |dff__parameterized3          |    32|
|96    |        acc_x               |add_32                       |     5|
|97    |        acc_x_dff           |dff__parameterized3_33       |    17|
|98    |        acc_y               |add_34                       |     8|
|99    |        acc_y_dff           |dff__parameterized3_35       |    32|
|100   |        acc_z               |add_36                       |     5|
|101   |        acc_z_dff           |dff__parameterized3_37       |    17|
|102   |        mul                 |mul                          |   307|
|103   |          dff_ae0           |dff_enbl__parameterized0     |    16|
|104   |          dff_ae1           |dff_enbl__parameterized0_38  |    16|
|105   |          dff_be0           |dff_enbl__parameterized0_39  |    16|
|106   |          dff_be1           |dff_enbl__parameterized0_40  |    16|
|107   |          dff_dsp_in0       |dff_enbl                     |     8|
|108   |          dff_dsp_in1       |dff_enbl_41                  |     8|
|109   |          dff_dsp_in2       |dff_enbl_42                  |     8|
|110   |          dff_input_mux_sel |dff__parameterized0_43       |     2|
|111   |          dff_mul_ae        |dff__parameterized3_44       |    48|
|112   |          dff_mul_be        |dff__parameterized3_45       |    31|
|113   |          dff_mul_ce        |dff__parameterized3_46       |    48|
|114   |          dff_mul_de        |dff__parameterized3_47       |    31|
|115   |          dsp_macro_wrapper |dsp_macro_wrapper            |    43|
|116   |            dsp_macro       |dsp_macro                    |    43|
|117   |  dff_abcdReadAddress_1     |dff__parameterized0          |     1|
|118   |  dff_validInputs_1         |dff__parameterized0_0        |    33|
|119   |  dff_wxyzReadAddress_1     |dff__parameterized0_1        |     1|
|120   |  dff_wxyzWriteAddress_1    |dff__parameterized0_2        |     1|
|121   |  fsm                       |fsm                          |    64|
|122   |    dff_abcdReadAddress     |dff__parameterized0_19       |     1|
|123   |    dff_abcdeWriteAddress   |dff__parameterized0_20       |     1|
|124   |    dff_cycleCounter        |dff__parameterized1          |     9|
|125   |    dff_eReadAddress        |dff__parameterized0_21       |     1|
|126   |    dff_loadingWeights      |dff__parameterized0_22       |     1|
|127   |    dff_validInputs         |dff__parameterized0_23       |    33|
|128   |    dff_validOutputs        |dff__parameterized0_24       |     1|
|129   |    dff_validOutputs_0      |dff__parameterized0_25       |     1|
|130   |    dff_wxyzReadAddress     |dff__parameterized0_26       |     1|
|131   |    dff_wxyzWriteAddress    |dff__parameterized0_27       |     1|
|132   |    state                   |dff                          |    14|
|133   |  mem_a_0                   |mem                          |     1|
|134   |  mem_a_1                   |mem_3                        |     1|
|135   |  mem_b_0                   |mem_4                        |     1|
|136   |  mem_b_1                   |mem_5                        |     1|
|137   |  mem_c_0                   |mem_6                        |     1|
|138   |  mem_c_1                   |mem_7                        |     1|
|139   |  mem_d_0                   |mem_8                        |     1|
|140   |  mem_d_1                   |mem_9                        |     1|
|141   |  mem_e_0                   |mem_10                       |     1|
|142   |  mem_e_1                   |mem_11                       |     1|
|143   |  mem_w_0                   |mem__parameterized0          |     1|
|144   |  mem_w_1                   |mem__parameterized0_12       |     1|
|145   |  mem_x_0                   |mem__parameterized0_13       |     1|
|146   |  mem_x_1                   |mem__parameterized0_14       |     1|
|147   |  mem_y_0                   |mem__parameterized0_15       |     1|
|148   |  mem_y_1                   |mem__parameterized0_16       |     1|
|149   |  mem_z_0                   |mem__parameterized0_17       |     1|
|150   |  mem_z_1                   |mem__parameterized0_18       |     1|
+------+----------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.945 ; gain = 424.734 ; free physical = 121 ; free virtual = 8820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1679.945 ; gain = 104.598 ; free physical = 176 ; free virtual = 8875
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1679.953 ; gain = 424.734 ; free physical = 176 ; free virtual = 8875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:53 . Memory (MB): peak = 1679.953 ; gain = 492.223 ; free physical = 166 ; free virtual = 8865
INFO: [Common 17-1381] The checkpoint '/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1687.949 ; gain = 0.000 ; free physical = 167 ; free virtual = 8866
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 22:49:41 2020...
