Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  5 14:56:08 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                        Violations  
------  --------  -------------------------------------------------  ----------  
XDCC-2  Warning   Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.297        0.000                      0                  153        0.124        0.000                      0                  153        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       19.580        0.000                      0                   94        0.124        0.000                      0                   94       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0        3.297        0.000                      0                   53        0.168        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.499        0.000                      0                   30        0.169        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.580ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 6.925ns (34.070%)  route 13.401ns (65.930%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.320    17.842    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.966 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=14, routed)          1.234    19.200    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X161Y135       LUT6 (Prop_lut6_I0_O)        0.124    19.324 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    19.324    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    38.416    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.554    38.969    
                         clock uncertainty           -0.095    38.875    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.029    38.904    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -19.324    
  -------------------------------------------------------------------
                         slack                                 19.580    

Slack (MET) :             19.596ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.355ns  (logic 6.925ns (34.021%)  route 13.430ns (65.979%))
  Logic Levels:           23  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.320    17.842    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.966 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=14, routed)          1.263    19.230    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124    19.354 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    19.354    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X158Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X158Y136       FDRE (Setup_fdre_C_D)        0.077    38.950    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         38.950    
                         arrival time                         -19.354    
  -------------------------------------------------------------------
                         slack                                 19.596    

Slack (MET) :             19.712ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.193ns  (logic 6.925ns (34.294%)  route 13.268ns (65.706%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.323    17.845    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.969 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.098    19.068    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    19.192 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    19.192    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)        0.031    38.904    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -19.192    
  -------------------------------------------------------------------
                         slack                                 19.712    

Slack (MET) :             19.714ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.192ns  (logic 6.925ns (34.295%)  route 13.267ns (65.705%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.323    17.845    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.969 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.097    19.067    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X159Y136       LUT6 (Prop_lut6_I0_O)        0.124    19.191 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.191    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)        0.032    38.905    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -19.191    
  -------------------------------------------------------------------
                         slack                                 19.714    

Slack (MET) :             19.737ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.168ns  (logic 6.925ns (34.336%)  route 13.243ns (65.664%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.320    17.842    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.966 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=14, routed)          1.076    19.043    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X159Y136       LUT6 (Prop_lut6_I2_O)        0.124    19.167 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.167    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)        0.031    38.904    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -19.167    
  -------------------------------------------------------------------
                         slack                                 19.737    

Slack (MET) :             19.780ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 6.925ns (34.413%)  route 13.198ns (65.587%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.323    17.845    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.969 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.028    18.998    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X159Y135       LUT6 (Prop_lut6_I1_O)        0.124    19.122 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    19.122    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.029    38.902    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 19.780    

Slack (MET) :             19.845ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.063ns  (logic 6.925ns (34.516%)  route 13.138ns (65.484%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.323    17.845    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.969 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           0.968    18.938    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.124    19.062 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    19.062    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    38.416    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.554    38.969    
                         clock uncertainty           -0.095    38.875    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.032    38.907    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 19.845    

Slack (MET) :             19.855ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.098ns  (logic 6.925ns (34.456%)  route 13.173ns (65.544%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.323    17.845    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.969 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.003    18.972    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y135       LUT6 (Prop_lut6_I4_O)        0.124    19.096 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    19.096    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.706    38.414    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.554    38.967    
                         clock uncertainty           -0.095    38.873    
    SLICE_X158Y135       FDRE (Setup_fdre_C_D)        0.079    38.952    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                         -19.096    
  -------------------------------------------------------------------
                         slack                                 19.855    

Slack (MET) :             19.899ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 6.925ns (34.620%)  route 13.078ns (65.380%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.320    17.842    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.966 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=14, routed)          0.911    18.877    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.124    19.001 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    19.001    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X159Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.411    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.554    38.964    
                         clock uncertainty           -0.095    38.870    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.031    38.901    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.901    
                         arrival time                         -19.001    
  -------------------------------------------------------------------
                         slack                                 19.899    

Slack (MET) :             19.915ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.031ns  (logic 6.951ns (34.701%)  route 13.080ns (65.299%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.817    -1.002    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y120       FDRE (Prop_fdre_C_Q)         0.419    -0.583 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/Q
                         net (fo=43, routed)          1.095     0.512    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[3]
    SLICE_X156Y119       LUT6 (Prop_lut6_I2_O)        0.299     0.811 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=11, routed)          0.458     1.269    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96_n_0
    SLICE_X156Y119       LUT3 (Prop_lut3_I0_O)        0.150     1.419 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_55/O
                         net (fo=14, routed)          1.114     2.533    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_0
    SLICE_X155Y123       LUT5 (Prop_lut5_I4_O)        0.321     2.854 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_28/O
                         net (fo=29, routed)          1.076     3.931    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_236_0
    SLICE_X152Y124       LUT3 (Prop_lut3_I0_O)        0.360     4.291 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_408/O
                         net (fo=4, routed)           0.875     5.166    video_inst/Inst_vga/col_map/dc_bias[3]_i_408_n_0
    SLICE_X156Y123       LUT4 (Prop_lut4_I0_O)        0.348     5.514 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_455/O
                         net (fo=1, routed)           0.000     5.514    video_inst/Inst_vga/col_map/dc_bias[3]_i_455_n_0
    SLICE_X156Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.912 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414/CO[3]
                         net (fo=1, routed)           0.000     5.912    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_414_n_0
    SLICE_X156Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347/CO[3]
                         net (fo=1, routed)           0.009     6.035    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_347_n_0
    SLICE_X156Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.149 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_274/CO[3]
                         net (fo=43, routed)          1.694     7.843    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_269[0]
    SLICE_X152Y128       LUT3 (Prop_lut3_I0_O)        0.124     7.967 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_305/O
                         net (fo=1, routed)           0.666     8.633    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_0[1]
    SLICE_X155Y128       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     9.071 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238/O[3]
                         net (fo=3, routed)           0.837     9.909    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_238_n_4
    SLICE_X156Y128       LUT3 (Prop_lut3_I2_O)        0.332    10.241 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_240/O
                         net (fo=2, routed)           1.202    11.443    video_inst/Inst_vga/col_map/dc_bias[3]_i_240_n_0
    SLICE_X152Y128       LUT5 (Prop_lut5_I0_O)        0.354    11.797 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_171/O
                         net (fo=2, routed)           0.614    12.411    video_inst/Inst_vga/col_map/dc_bias[3]_i_171_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.348    12.759 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_175/O
                         net (fo=1, routed)           0.000    12.759    video_inst/Inst_vga/col_map/dc_bias[3]_i_175_n_0
    SLICE_X154Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.139 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    13.139    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_110_n_0
    SLICE_X154Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.462 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154/O[1]
                         net (fo=2, routed)           0.647    14.109    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_154_n_6
    SLICE_X152Y129       LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_156/O
                         net (fo=1, routed)           0.000    14.415    video_inst/Inst_vga/col_map/dc_bias[3]_i_156_n_0
    SLICE_X152Y129       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.993 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105/O[2]
                         net (fo=1, routed)           0.671    15.664    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_105_n_5
    SLICE_X156Y130       LUT2 (Prop_lut2_I0_O)        0.301    15.965 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_65/O
                         net (fo=1, routed)           0.000    15.965    video_inst/Inst_vga/col_map/dc_bias[3]_i_65_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.212 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40/O[0]
                         net (fo=1, routed)           0.299    16.510    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_40_n_7
    SLICE_X157Y129       LUT6 (Prop_lut6_I0_O)        0.299    16.809 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.588    17.398    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.522 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5/O
                         net (fo=2, routed)           0.320    17.842    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_5_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I2_O)        0.124    17.966 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=14, routed)          0.913    18.879    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X159Y132       LUT4 (Prop_lut4_I1_O)        0.150    19.029 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    19.029    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X159Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.411    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y132       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.554    38.964    
                         clock uncertainty           -0.095    38.870    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.075    38.945    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                 19.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.059    -0.456    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.076    -0.580    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.457    video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.071    -0.585    video_inst/inst_dvid/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.457    video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.071    -0.585    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.449    video_inst/inst_dvid/TDMS_encoder_blue_n_8
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.075    -0.581    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.449    video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.075    -0.581    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641    -0.659    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.452    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.912    -0.902    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.243    -0.659    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.075    -0.584    video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.657    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=6, routed)           0.110    -0.405    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[1]
    SLICE_X158Y135       LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -0.899    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.255    -0.644    
    SLICE_X158Y135       FDRE (Hold_fdre_C_D)         0.120    -0.524    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.399    video_inst/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.075    -0.568    video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641    -0.659    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.400    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.912    -0.902    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.243    -0.659    
    SLICE_X160Y131       FDRE (Hold_fdre_C_D)         0.070    -0.589    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.643    -0.657    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.085    -0.408    video_inst/inst_dvid/TDMS_encoder_blue/Q[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.915    -0.899    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.255    -0.644    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.091    -0.553    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y121   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y122   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y121   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y121   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y122   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y122   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y121   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y121   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y121   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y122   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y122   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.890ns (21.860%)  route 3.181ns (78.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.074     2.112    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     2.236 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     3.086    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.382    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.890ns (21.860%)  route 3.181ns (78.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.074     2.112    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     2.236 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     3.086    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.382    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.890ns (21.860%)  route 3.181ns (78.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.074     2.112    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     2.236 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     3.086    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.382    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.890ns (22.760%)  route 3.020ns (77.240%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 6.414 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.074     2.112    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     2.236 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.688     2.925    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     6.414    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.568     6.981    
                         clock uncertainty           -0.072     6.909    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     6.385    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.890ns (22.760%)  route 3.020ns (77.240%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 6.414 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.074     2.112    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     2.236 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.688     2.925    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     6.414    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.568     6.981    
                         clock uncertainty           -0.072     6.909    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     6.385    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.890ns (20.679%)  route 3.414ns (79.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.155     3.194    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT2 (Prop_lut2_I0_O)        0.124     3.318 r  video_inst/inst_dvid/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     3.318    video_inst/inst_dvid/shift_red[3]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X162Y131       FDSE (Setup_fdse_C_D)        0.077     6.983    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.916ns (21.156%)  route 3.414ns (78.844%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.155     3.194    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y131       LUT2 (Prop_lut2_I0_O)        0.150     3.344 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     3.344    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X162Y131       FDSE (Setup_fdse_C_D)        0.118     7.024    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.371%)  route 2.818ns (78.629%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.560     2.598    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X161Y131       FDRE (Setup_fdre_C_R)       -0.429     6.477    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          6.477    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.371%)  route 2.818ns (78.629%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.560     2.598    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.568     6.978    
                         clock uncertainty           -0.072     6.906    
    SLICE_X161Y131       FDRE (Setup_fdre_C_R)       -0.429     6.477    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.477    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.890ns (23.262%)  route 2.936ns (76.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     0.361    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.485 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.429     0.915    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I0_O)        0.124     1.039 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.678     2.716    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.124     2.840 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.840    video_inst/inst_dvid/shift_green_1[0]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.077     6.988    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  4.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.397    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X161Y147       FDRE (Hold_fdre_C_D)         0.070    -0.565    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.110    -0.376    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X161Y147       FDRE (Hold_fdre_C_D)         0.072    -0.563    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.133    -0.376    video_inst/inst_dvid/shift_clock[1]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.254    -0.638    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.575    video_inst/inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.658    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  video_inst/inst_dvid/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.351    video_inst/inst_dvid/data1[0]
    SLICE_X162Y133       LUT2 (Prop_lut2_I1_O)        0.045    -0.306 r  video_inst/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    video_inst/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914    -0.900    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.257    -0.643    
    SLICE_X162Y133       FDSE (Hold_fdse_C_D)         0.120    -0.523    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.643%)  route 0.168ns (54.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.168    -0.342    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.070    -0.565    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.359    video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.592    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.366    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.599    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.077%)  route 0.179ns (55.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X161Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.331    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.572    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.918%)  route 0.159ns (46.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.354    video_inst/inst_dvid/shift_blue[2]
    SLICE_X160Y138       LUT3 (Prop_lut3_I0_O)        0.045    -0.309 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.091    -0.563    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.399%)  route 0.206ns (52.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641    -0.659    video_inst/inst_dvid/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.206    -0.311    video_inst/inst_dvid/data1[6]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.257    -0.644    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.523    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y138   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y137   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.723%)  route 1.973ns (77.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.823    -0.996    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.540 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.123     0.584    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124     0.708 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     1.557    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.383     6.794    
                         clock uncertainty           -0.215     6.579    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.055    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.723%)  route 1.973ns (77.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.823    -0.996    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.540 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.123     0.584    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124     0.708 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     1.557    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.383     6.794    
                         clock uncertainty           -0.215     6.579    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.055    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.723%)  route 1.973ns (77.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.823    -0.996    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.540 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.123     0.584    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124     0.708 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.849     1.557    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X162Y131       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.383     6.794    
                         clock uncertainty           -0.215     6.579    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524     6.055    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.251%)  route 1.812ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 6.414 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.823    -0.996    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.540 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.123     0.584    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124     0.708 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.688     1.396    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     6.414    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.383     6.797    
                         clock uncertainty           -0.215     6.582    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     6.058    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.251%)  route 1.812ns (75.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 6.414 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.823    -0.996    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -0.540 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.123     0.584    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124     0.708 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.688     1.396    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     6.414    video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.383     6.797    
                         clock uncertainty           -0.215     6.582    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524     6.058    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.718ns (25.879%)  route 2.056ns (74.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 6.413 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.579 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           2.056     1.478    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.299     1.777 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     6.413    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.383     6.796    
                         clock uncertainty           -0.215     6.581    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.077     6.658    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.744ns (26.567%)  route 2.056ns (73.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 6.413 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.579 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           2.056     1.478    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.325     1.803 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     6.413    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.383     6.796    
                         clock uncertainty           -0.215     6.581    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.118     6.699    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.747ns (26.894%)  route 2.031ns (73.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -0.992    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           2.031     1.458    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.328     1.786 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.786    video_inst/inst_dvid/shift_green_1[7]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     6.702    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.716ns (29.109%)  route 1.744ns (70.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -0.992    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.744     1.171    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.297     1.468 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.468    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.081     6.665    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.742ns (29.850%)  route 1.744ns (70.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -0.992    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.419    -0.573 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.744     1.171    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.323     1.494 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.494    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     6.702    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.698%)  route 0.595ns (82.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.595     0.067    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.017    -0.102    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.982%)  route 0.643ns (82.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641    -0.659    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.643     0.125    video_inst/inst_dvid/latched_red[8]
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -0.902    video_inst/inst_dvid/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.565    -0.337    
                         clock uncertainty            0.215    -0.123    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.070    -0.053    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.227ns (26.496%)  route 0.630ns (73.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641    -0.659    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.630     0.099    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.099     0.198 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.198    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.565    -0.336    
                         clock uncertainty            0.215    -0.122    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.001    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.128ns (16.843%)  route 0.632ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.632     0.104    video_inst/inst_dvid/latched_green[8]
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.017    -0.102    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.227ns (26.408%)  route 0.633ns (73.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.633     0.105    video_inst/inst_dvid/latched_blue[0]
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.099     0.204 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.204    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.091    -0.025    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.827%)  route 0.697ns (83.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.641    -0.659    video_inst/inst_dvid/CLK
    SLICE_X160Y131       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.697     0.179    video_inst/inst_dvid/latched_red[9]
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -0.902    video_inst/inst_dvid/clk_out2
    SLICE_X161Y131       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.565    -0.337    
                         clock uncertainty            0.215    -0.123    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.066    -0.057    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.227ns (25.590%)  route 0.660ns (74.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.660     0.132    video_inst/inst_dvid/latched_blue[1]
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.099     0.231 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.231    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.107    -0.009    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.224ns (24.565%)  route 0.688ns (75.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.688     0.160    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.096     0.256 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.256    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131     0.012    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.224ns (25.081%)  route 0.669ns (74.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.669     0.141    video_inst/inst_dvid/latched_blue[1]
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.096     0.237 r  video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.237    video_inst/inst_dvid/shift_blue_0[1]
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.107    -0.009    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.227ns (25.590%)  route 0.660ns (74.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.660     0.132    video_inst/inst_dvid/latched_blue[1]
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.099     0.231 r  video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    video_inst/inst_dvid/shift_blue_0[5]
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.092    -0.024    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.255    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     5.382 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.382    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     5.382 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.382    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     5.381 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     5.381    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     5.381 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     5.381    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     5.373 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.373    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     5.372 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.372    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     5.360 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     5.360    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     5.359 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     5.359    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.334 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.334    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.335 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.335    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     0.358    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.359    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     0.359    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.360    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.212ns (21.973%)  route 4.303ns (78.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.318     5.515    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X155Y122       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -1.669    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X155Y122       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.212ns (22.554%)  route 4.161ns (77.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.176     5.373    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X155Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.626    -1.666    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X155Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.212ns (23.295%)  route 3.990ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.005     5.202    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.212ns (23.295%)  route 3.990ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.005     5.202    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.202ns  (logic 1.212ns (23.295%)  route 3.990ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.005     5.202    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.212ns (23.304%)  route 3.988ns (76.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.003     5.200    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.699    -1.593    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.212ns (23.314%)  route 3.986ns (76.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          1.001     5.198    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.212ns (24.013%)  route 3.835ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.850     5.046    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.212ns (24.013%)  route 3.835ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.850     5.046    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.212ns (24.013%)  route 3.835ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.985     4.046    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.150     4.196 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.850     5.046    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.231ns (14.362%)  route 1.377ns (85.638%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X162Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.471 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.137     1.608    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X162Y121       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.229ns (12.936%)  route 1.541ns (87.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.043     1.469 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.301     1.770    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.229ns (12.936%)  route 1.541ns (87.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.240     1.426    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X162Y122       LUT1 (Prop_lut1_I0_O)        0.043     1.469 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.301     1.770    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X159Y120       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C





