Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 29 16:40:21 2019
| Host         : LAPTOP-8P9O5NTA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sorter_control_sets_placed.rpt
| Design       : sorter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            2 |
|      8 |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+------------------+------------------+----------------+
|               Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                           | done_i_1_n_0  |                  |                1 |              2 |
|  FSM_sequential_nextstate_reg[2]_i_2_n_0 |               |                  |                1 |              6 |
|  clk_IBUF_BUFG                           |               | rst_IBUF         |                1 |              6 |
|  clk_IBUF_BUFG                           | s2[3]_i_1_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG                           | s3[3]_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG                           | s1[3]_i_1_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG                           | s0[3]_i_1_n_0 |                  |                2 |              8 |
+------------------------------------------+---------------+------------------+------------------+----------------+


