dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\PWM_BUCK:PWMUDB:db_ph1_run_temp\" macrocell 2 3 0 2
set_location "\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\" statusicell 2 3 4 
set_location "\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\" statusicell 3 2 4 
set_location "\PWM_BUCK:PWMUDB:db_ph2_run_temp\" macrocell 2 3 0 3
set_location "\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\" macrocell 3 2 0 1
set_location "\UART_1:BUART:tx_state_2\" macrocell 1 4 1 2
set_location "__ONE__" macrocell 2 5 0 3
set_location "\UART_1:BUART:rx_state_stop1_reg\" macrocell 1 5 0 0
set_location "\UART_1:BUART:tx_bitclk\" macrocell 1 3 0 1
set_location "\UART_1:BUART:sTX:TxSts\" statusicell 1 3 4 
set_location "\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\" datapathcell 3 2 2 
set_location "\UART_1:BUART:rx_state_3\" macrocell 0 5 1 3
set_location "\PWM_BUCK:PWMUDB:status_0\" macrocell 2 2 1 0
set_location "Net_459" macrocell 3 2 1 3
set_location "\UART_1:BUART:sTX:TxShifter:u0\" datapathcell 1 4 2 
set_location "\PWM_BUCK:PWMUDB:prevCompare1\" macrocell 2 2 0 3
set_location "\PWM_BUCK:PWMUDB:status_5\" macrocell 2 3 1 1
set_location "\UART_1:BUART:rx_last\" macrocell 0 5 0 3
set_location "\UART_1:BUART:tx_status_2\" macrocell 1 3 1 2
set_location "\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\" macrocell 3 3 0 3
set_location "\UART_1:BUART:rx_counter_load\" macrocell 0 5 1 1
set_location "cydff_2" macrocell 3 2 1 1
set_location "\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\" macrocell 3 2 0 3
set_location "\UART_1:BUART:sRX:RxBitCounter\" count7cell 0 5 7 
set_location "\UART_1:BUART:tx_state_1\" macrocell 1 4 1 3
set_location "Net_307" macrocell 3 3 0 0
set_location "Net_475" macrocell 3 3 1 0
set_location "\UART_1:BUART:rx_status_5\" macrocell 0 3 0 3
set_location "Net_380" macrocell 1 5 1 3
set_location "\UART_1:BUART:sRX:RxSts\" statusicell 0 4 4 
set_location "\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\" datapathcell 2 2 2 
set_location "Net_309" macrocell 0 3 1 1
set_location "\UART_1:BUART:rx_bitclk_enable\" macrocell 0 4 0 2
set_location "\SPIS_1:BSPIS:es2:SPISlave:BitCounter\" count7cell 0 3 7 
set_location "\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\" statusicell 1 4 4 
set_location "\PWM_BUCK:PWMUDB:runmode_enable\" macrocell 2 3 0 1
set_location "\UART_1:BUART:tx_bitclk_enable_pre\" macrocell 1 4 1 0
set_location "\UART_1:BUART:tx_status_0\" macrocell 1 3 0 2
set_location "\UART_1:BUART:txn\" macrocell 1 4 0 1
set_location "\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\" macrocell 0 3 0 2
set_location "Net_147" macrocell 1 3 1 0
set_location "\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\" macrocell 0 3 0 0
set_location "\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\" datapathcell 2 3 2 
set_location "\UART_1:BUART:rx_load_fifo\" macrocell 0 5 0 1
set_location "Net_148" macrocell 3 2 1 2
set_location "\UART_1:BUART:sRX:RxShifter:u0\" datapathcell 0 4 2 
set_location "\UART_1:BUART:tx_state_0\" macrocell 1 3 1 3
set_location "\UART_1:BUART:pollcount_1\" macrocell 0 4 1 2
set_location "\PWM_BUCK:PWMUDB:final_kill_reg\" macrocell 2 3 1 3
set_location "\PWM_BUCK:PWMUDB:pwm_db_reg\" macrocell 2 2 0 1
set_location "\UART_1:BUART:rx_status_4\" macrocell 0 5 0 2
set_location "\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\" macrocell 1 5 1 0
set_location "\UART_1:BUART:rx_address_detected\" macrocell 1 5 0 1
set_location "\PWM_BUCK:PWMUDB:db_cnt_0\" macrocell 2 3 1 0
set_location "\UART_1:BUART:rx_postpoll\" macrocell 0 4 1 3
set_location "\UART_1:BUART:counter_load_not\" macrocell 1 3 0 0
set_location "\UART_1:BUART:rx_status_3\" macrocell 0 5 1 2
set_location "\UART_1:BUART:pollcount_0\" macrocell 0 4 1 0
set_location "\SPIS_1:BSPIS:es2:SPISlave:inv_ss\" macrocell 0 3 0 1
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 3 2 
set_location "\UART_1:BUART:rx_state_0\" macrocell 0 5 1 0
set_location "\SPIS_1:BSPIS:es2:SPISlave:byte_complete\" macrocell 3 2 0 2
set_location "\UART_1:BUART:rx_state_2\" macrocell 0 5 0 0
set_location "\PWM_BUCK:PWMUDB:db_cnt_1\" macrocell 2 2 1 3
set_location "\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\" datapathcell 3 3 2 
set_io "\LCD_Char_1:LCDPort(4)\" iocell 2 4
# Note: port 15 is the logical name for port 8
set_io "MOSI(0)" iocell 15 5
set_io "SS(0)" iocell 0 3
set_location "\ADC_DelSig_V:IRQ\" interrupt -1 -1 29
set_location "\SPIS_1:BSPIS:es2:SPISlave:sync_3\" synccell 3 3 5 0
set_location "\SPIS_1:BSPIS:es2:SPISlave:sync_2\" synccell 2 2 5 0
set_io "MISO(0)" iocell 0 2
set_io "\LCD_Char_1:LCDPort(6)\" iocell 2 6
set_io "\LCD_Char_1:LCDPort(5)\" iocell 2 5
set_io "\LCD_Char_1:LCDPort(2)\" iocell 2 2
set_io "BUCK_LS(0)" iocell 5 6
set_io "Tx_1(0)" iocell 0 1
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "B_HS(0)" iocell 5 3
set_io "SCLK(0)" iocell 4 4
set_io "Rx_1(0)" iocell 0 0
set_location "\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\" controlcell 2 3 6 
set_location "\ADC_DelSig_V:DEC\" decimatorcell -1 -1 0
set_io "\LCD_Char_1:LCDPort(1)\" iocell 2 1
set_location "\Control_Reg_1:Async:ctrl_reg\" controlcell 3 3 6 
set_location "\SPIS_1:BSPIS:es2:SPISlave:sync_1\" synccell 3 3 5 1
set_io "B_LS(0)" iocell 5 4
set_io "V_SENSE(0)" iocell 1 2
set_io "\LCD_Char_1:LCDPort(0)\" iocell 2 0
set_io "\LCD_Char_1:LCDPort(3)\" iocell 2 3
set_io "A_HS(0)" iocell 5 1
set_io "BUCK_HS(0)" iocell 5 5
set_io "A_LS(0)" iocell 5 2
set_location "\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\" controlcell 2 2 6 
set_location "\ADC_DelSig_V:DSM2\" dsmodcell -1 -1 0
