$date
	Thu Aug 17 22:24:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! ans $end
$var reg 1 " clk $end
$var reg 2 # num [1:0] $end
$scope module Counting_My $end
$var wire 1 " clk $end
$var wire 2 $ num [1:0] $end
$var wire 1 ! ans $end
$var reg 2 % status [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
0"
0!
$end
#1
b1 %
1"
#2
0"
#3
1"
#4
0"
b10 #
b10 $
#5
b10 %
1"
#6
0"
#7
b0 %
1"
#8
0"
b0 #
b0 $
#9
1"
#10
0"
b1 #
b1 $
#11
b1 %
1"
#12
0"
b10 #
b10 $
#13
b10 %
1"
#14
0"
b11 #
b11 $
#15
1!
b11 %
1"
#16
0"
b1 #
b1 $
#17
1"
#18
0"
#19
1"
#20
0"
