==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 70.984 MB.
INFO: [HLS 200-10] Analyzing design file 'neural_network_hls_ar/feedforward.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jakub/apps/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 36.78 seconds. CPU system time: 2.62 seconds. Elapsed time: 39.87 seconds; current allocated memory: 73.823 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'sigmoid(float)' (neural_network_hls_ar/feedforward.cpp:13:51)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'feedforward(float*, float*)' (neural_network_hls_ar/feedforward.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(float)' into 'feedforward(float*, float*)' (neural_network_hls_ar/feedforward.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.37 seconds; current allocated memory: 74.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 74.942 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 88.958 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 99.161 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'feedforward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'feedforward' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_input_1' (neural_network_hls_ar/feedforward.cpp:21) in function 'feedforward' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_output_1' (neural_network_hls_ar/feedforward.cpp:21) in function 'feedforward' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'w2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w1' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 130.183 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'l1y' 
INFO: [HLS 200-472] Inferring partial write operation for 'wy_sum' 
INFO: [HLS 200-472] Inferring partial write operation for 'wy_sum' (neural_network_hls_ar/feedforward.cpp:29:15)
INFO: [HLS 200-472] Inferring partial write operation for 'l1y' (neural_network_hls_ar/feedforward.cpp:35:9)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (neural_network_hls_ar/feedforward.cpp:44:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 123.463 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'feedforward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'loop_input_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('wy_sum_addr_6_write_ln29', neural_network_hls_ar/feedforward.cpp:29) of variable 'add_4', neural_network_hls_ar/feedforward.cpp:29 on array 'wy_sum', neural_network_hls_ar/feedforward.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wy_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 16, Depth = 22, loop 'loop_input_1'
INFO: [SCHED 204-61] Pipelining loop 'loop_activation_function_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10, loop 'loop_activation_function_1'
INFO: [SCHED 204-61] Pipelining loop 'loop_input_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 11, loop 'loop_input_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.22 seconds; current allocated memory: 124.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 125.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'feedforward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'feedforward/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'feedforward/x_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 128.720 MB.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w1_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_b1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedforward_w2_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_l1y_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_wy_sum_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.92 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.08 seconds; current allocated memory: 140.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for feedforward.
INFO: [VLOG 209-307] Generating Verilog RTL for feedforward.
INFO: [HLS 200-790]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
