<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>lvds4x2_1to7_sdr</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>lvds4x2_1to7_sdr</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6b1ef417</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>lvds4x2_1to7_sdr</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6b1ef417</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03bb1a04</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>refclkin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>delay_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkin1_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkin1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>datain1_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>datain1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkin2_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkin2_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>datain2_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>datain2_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxclk_div</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mmcm_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>refclkintbufg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_clkin_p_d</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxdall</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">55</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>D</spirit:name>
        <spirit:displayName>D</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.D">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>DIFF_TERM</spirit:name>
        <spirit:displayName>Diff Term</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DIFF_TERM">FALSE</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_4ea0e29f</spirit:name>
      <spirit:enumeration>FALSE</spirit:enumeration>
      <spirit:enumeration>TRUE</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>delay_controller_wrap.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>n_x_serdes_1_to_7_mmcm_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>serdes_1_to_7_mmcm_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>serdes_1_to_7_slave_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lvds4x2_1to7_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_eaf10ad0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>delay_controller_wrap.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>n_x_serdes_1_to_7_mmcm_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>serdes_1_to_7_mmcm_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>serdes_1_to_7_slave_idelay_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lvds4x2_1to7_sdr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/lvds4x2_1to7_sdr_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03bb1a04</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>lvds4x2_1to7_sdr_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>D</spirit:name>
      <spirit:displayName>D</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.D">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.D">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.N">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">lvds4x2_1to7_sdr_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DIFF_TERM</spirit:name>
      <spirit:displayName>Diff Term</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DIFF_TERM" spirit:choiceRef="choice_list_4ea0e29f">FALSE</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>lvds4x2_1to7_sdr_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-21T09:53:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f66085b_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19eb8ae6_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e630890_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e897a1d_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b88fcbd_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cf8834_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4524ddd3_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cfe234_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28955ddf_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48315acc_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f768d74_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e08d64_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b00afe0_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70882cc9_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52761c16_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bf9415_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bea76a_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f19517_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f45a255_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748332d9_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e3628d_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d53bd62_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e50c28f_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cf8652_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c103125_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4394ee52_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155d577f_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a528bc_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f234a5_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aead90c_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741f94f4_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6c4c64_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770e4313_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2ccdab_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51615822_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@925c210_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/proj3_lvds4x2_1to7_sdr/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61346595_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bec51fb_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa8cccc_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f6c917_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2eef5f_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faeeab7_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a85e0_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15104bb2_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20080371_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6898e757_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32972fac_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bb6132_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6855dea9_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4aad6e_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2325a163_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187dfafa_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23faa744_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513ee6ed_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ac7731_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69462fc7_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476f2ee_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce57635_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcbd35b_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6201b3_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35971092_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42fbbb7c_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6557fa96_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ef6dd3_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/tmp/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721191cd_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a2a904_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220b1d23_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416de472_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73726488_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3934e3de_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f533da_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed92e_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316c98f9_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b569f90_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609f5bd2_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4400cb_ARCHIVE_LOCATION">/home/andy/workdir/figkey/MAX96752/archive/test/vivado/ip_repo/ip/lvds4x2_1to7_sdr</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98a9c830"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3e13e40f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="796ade11"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6c66cae7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="657a8565"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
