{"vcs1":{"timestamp_begin":1680371036.737313852, "rt":0.86, "ut":0.22, "st":0.15}}
{"vcselab":{"timestamp_begin":1680371037.624676837, "rt":1.25, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680371038.897168879, "rt":0.65, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680371036.459101571}
{"VCS_COMP_START_TIME": 1680371036.459101571}
{"VCS_COMP_END_TIME": 1680371040.679616134}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339984}}
{"stitch_vcselab": {"peak_mem": 239072}}
