Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec  1 13:35:28 2023
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.678        0.000                      0                   28        0.165        0.000                      0                   28        4.020        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.678        0.000                      0                   28        0.165        0.000                      0                   28        4.020        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.194ns (36.279%)  route 2.097ns (63.721%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.622     8.481    CMDP/state_reg[2]_0
    SLICE_X163Y107       LUT5 (Prop_lut5_I1_O)        0.326     8.807 r  CMDP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.807    CMDP/state[1]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X163Y107       FDRE (Setup_fdre_C_D)        0.029    15.485    CMDP/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.868ns (30.601%)  route 1.969ns (69.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.493     8.353    CMDQ/CMDP/p_10_in
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X161Y107       FDRE (Setup_fdre_C_CE)      -0.407    15.074    CMDQ/readptr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.868ns (30.601%)  route 1.969ns (69.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.493     8.353    CMDQ/CMDP/p_10_in
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X161Y107       FDRE (Setup_fdre_C_CE)      -0.407    15.074    CMDQ/readptr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.868ns (30.601%)  route 1.969ns (69.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.493     8.353    CMDQ/CMDP/p_10_in
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X161Y107       FDRE (Setup_fdre_C_CE)      -0.407    15.074    CMDQ/readptr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.868ns (30.601%)  route 1.969ns (69.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.493     8.353    CMDQ/CMDP/p_10_in
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X161Y107       FDRE (Setup_fdre_C_CE)      -0.407    15.074    CMDQ/readptr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.188ns (36.163%)  route 2.097ns (63.837%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.582     7.710    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  CMDQ/readptr[3]_i_3/O
                         net (fo=7, routed)           0.622     8.481    CMDP/state_reg[2]_0
    SLICE_X163Y107       LUT5 (Prop_lut5_I1_O)        0.320     8.801 r  CMDP/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.801    CMDP/state[2]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X163Y107       FDRE (Setup_fdre_C_D)        0.075    15.531    CMDP/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/writeptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.842ns (28.739%)  route 2.088ns (71.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.815     7.943    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT5 (Prop_lut5_I1_O)        0.124     8.067 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=4, routed)           0.379     8.446    CMDQ/IN_XFC
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[0]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X160Y108       FDRE (Setup_fdre_C_CE)      -0.205    15.251    CMDQ/writeptr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/writeptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.842ns (28.739%)  route 2.088ns (71.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.815     7.943    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT5 (Prop_lut5_I1_O)        0.124     8.067 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=4, routed)           0.379     8.446    CMDQ/IN_XFC
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[1]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X160Y108       FDRE (Setup_fdre_C_CE)      -0.205    15.251    CMDQ/writeptr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/writeptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.842ns (28.739%)  route 2.088ns (71.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.815     7.943    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT5 (Prop_lut5_I1_O)        0.124     8.067 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=4, routed)           0.379     8.446    CMDQ/IN_XFC
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[2]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X160Y108       FDRE (Setup_fdre_C_CE)      -0.205    15.251    CMDQ/writeptr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/writeptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.842ns (28.739%)  route 2.088ns (71.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  CMDQ/readptr_reg[1]/Q
                         net (fo=5, routed)           0.893     6.828    CMDQ/readptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I4_O)        0.299     7.127 r  CMDQ/writeptr[3]_i_4/O
                         net (fo=2, routed)           0.815     7.943    CMDQ/writeptr[3]_i_4_n_0
    SLICE_X161Y108       LUT5 (Prop_lut5_I1_O)        0.124     8.067 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=4, routed)           0.379     8.446    CMDQ/IN_XFC
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712    15.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X160Y108       FDRE (Setup_fdre_C_CE)      -0.205    15.251    CMDQ/writeptr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  6.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.128     1.720 r  CMDP/state_reg[2]/Q
                         net (fo=5, routed)           0.059     1.779    CMDP/state_reg_n_0_[2]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[2]/C
                         clock pessimism             -0.508     1.605    
    SLICE_X162Y107       FDRE (Hold_fdre_C_D)         0.009     1.614    CMDP/prevState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       FDRE (Prop_fdre_C_Q)         0.164     1.756 r  CMDP/state_reg[0]/Q
                         net (fo=5, routed)           0.090     1.846    CMDP/state_reg_n_0_[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X162Y107       FDRE (Hold_fdre_C_D)         0.060     1.652    CMDP/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 HOST_IF/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/host_hostif_fpga_xfc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.079%)  route 0.116ns (33.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    HOST_IF/CLK
    SLICE_X163Y107       FDRE                                         r  HOST_IF/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.128     1.720 r  HOST_IF/state_reg/Q
                         net (fo=4, routed)           0.116     1.836    HOST_IF/state_reg_n_0
    SLICE_X163Y107       LUT3 (Prop_lut3_I1_O)        0.098     1.934 r  HOST_IF/host_hostif_fpga_xfc_i_1/O
                         net (fo=1, routed)           0.000     1.934    HOST_IF/host_hostif_fpga_xfc_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    HOST_IF/CLK
    SLICE_X163Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
                         clock pessimism             -0.521     1.592    
    SLICE_X163Y107       FDRE (Hold_fdre_C_D)         0.092     1.684    HOST_IF/host_hostif_fpga_xfc_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDQ/readptr_reg[0]/Q
                         net (fo=7, routed)           0.179     1.912    CMDQ/readptr_reg[0]
    SLICE_X161Y107       LUT2 (Prop_lut2_I0_O)        0.042     1.954 r  CMDQ/readptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    CMDQ/next_read_ptr[1]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X161Y107       FDRE (Hold_fdre_C_D)         0.107     1.699    CMDQ/readptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDP/state_reg[1]/Q
                         net (fo=4, routed)           0.181     1.913    CMDP/state_reg_n_0_[1]
    SLICE_X163Y107       LUT5 (Prop_lut5_I4_O)        0.042     1.955 r  CMDP/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.955    CMDP/state[2]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X163Y107       FDRE (Hold_fdre_C_D)         0.107     1.699    CMDP/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDQ/readptr_reg[0]/Q
                         net (fo=7, routed)           0.181     1.914    CMDQ/readptr_reg[0]
    SLICE_X161Y107       LUT4 (Prop_lut4_I1_O)        0.043     1.957 r  CMDQ/readptr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.957    CMDQ/next_read_ptr[3]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X161Y107       FDRE (Hold_fdre_C_D)         0.107     1.699    CMDQ/readptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CMDQ/writeptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/writeptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.910%)  route 0.183ns (49.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y108       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDQ/writeptr_reg[2]/Q
                         net (fo=5, routed)           0.183     1.916    CMDQ/writeptr_reg[2]
    SLICE_X160Y108       LUT4 (Prop_lut4_I0_O)        0.049     1.965 r  CMDQ/writeptr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.965    CMDQ/next_write_ptr[3]
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X160Y108       FDRE (Hold_fdre_C_D)         0.107     1.699    CMDQ/writeptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 f  CMDQ/readptr_reg[0]/Q
                         net (fo=7, routed)           0.179     1.912    CMDQ/readptr_reg[0]
    SLICE_X161Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  CMDQ/readptr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    CMDQ/next_read_ptr[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X161Y107       FDRE (Hold_fdre_C_D)         0.091     1.683    CMDQ/readptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/readptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDQ/readptr_reg[0]/Q
                         net (fo=7, routed)           0.181     1.914    CMDQ/readptr_reg[0]
    SLICE_X161Y107       LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  CMDQ/readptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    CMDQ/next_read_ptr[2]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X161Y107       FDRE (Hold_fdre_C_D)         0.092     1.684    CMDQ/readptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDP/state_reg[1]/Q
                         net (fo=4, routed)           0.181     1.913    CMDP/state_reg_n_0_[1]
    SLICE_X163Y107       LUT5 (Prop_lut5_I4_O)        0.045     1.958 r  CMDP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    CMDP/state[1]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C
                         clock pessimism             -0.521     1.592    
    SLICE_X163Y107       FDRE (Hold_fdre_C_D)         0.091     1.683    CMDP/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X161Y108  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X162Y107  CMDP/prevState_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X162Y107  CMDP/prevState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X162Y107  CMDP/prevState_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X162Y107  CMDP/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X163Y107  CMDP/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X163Y107  CMDP/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X161Y107  CMDQ/readptr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X161Y107  CMDQ/readptr_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y108  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y108  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X161Y108  CMDP/HOST_RTR_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X161Y108  CMDP/HOST_RTR_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y108  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y108  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X161Y108  CMDP/HOST_RTR_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X161Y108  CMDP/HOST_RTR_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  CMDP/prevState_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMDP/prevState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 3.303ns (32.977%)  route 6.712ns (67.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       FDRE (Prop_fdre_C_Q)         0.518     6.034 r  CMDP/prevState_reg[2]/Q
                         net (fo=1, routed)           1.139     7.173    CMDP/prevState[2]
    SLICE_X162Y107       LUT6 (Prop_lut6_I0_O)        0.124     7.297 r  CMDP/REG_WE_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.573    12.870    REG_WE_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         2.661    15.531 r  REG_WE_OBUF_inst/O
                         net (fo=0)                   0.000    15.531    REG_WE
    Y17                                                               r  REG_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 4.028ns (72.387%)  route 1.537ns (27.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.831     5.516    HOST_IF/CLK
    SLICE_X163Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.456     5.972 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           1.537     7.509    host_hostif_fpga_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.572    11.081 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000    11.081    host_hostif_fpga_xfc
    V8                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.414ns (82.898%)  route 0.292ns (17.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    HOST_IF/CLK
    SLICE_X163Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           0.292     2.024    host_hostif_fpga_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.297 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.297    host_hostif_fpga_xfc
    V8                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.363ns (37.710%)  route 2.252ns (62.290%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.647     1.592    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 f  CMDP/state_reg[1]/Q
                         net (fo=4, routed)           0.116     1.848    CMDP/state_reg_n_0_[1]
    SLICE_X162Y107       LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  CMDP/REG_WE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.136     4.029    REG_WE_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.177     5.206 r  REG_WE_OBUF_inst/O
                         net (fo=0)                   0.000     5.206    REG_WE
    Y17                                                               r  REG_WE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.093ns (19.734%)  route 4.445ns (80.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.737     5.538    CMDQ/SR[0]
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.093ns (19.734%)  route 4.445ns (80.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.737     5.538    CMDQ/SR[0]
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.093ns (19.734%)  route 4.445ns (80.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.737     5.538    CMDQ/SR[0]
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.093ns (19.734%)  route 4.445ns (80.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.737     5.538    CMDQ/SR[0]
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X160Y108       FDRE                                         r  CMDQ/writeptr_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/HOST_RTR_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.533ns  (logic 1.093ns (19.749%)  route 4.441ns (80.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.732     5.533    CMDP/SR[0]
    SLICE_X161Y108       FDRE                                         r  CMDP/HOST_RTR_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDP/CLK
    SLICE_X161Y108       FDRE                                         r  CMDP/HOST_RTR_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/readptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.093ns (20.297%)  route 4.291ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.583     5.384    CMDQ/SR[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/readptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.093ns (20.297%)  route 4.291ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.583     5.384    CMDQ/SR[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/readptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.093ns (20.297%)  route 4.291ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.583     5.384    CMDQ/SR[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/readptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.093ns (20.297%)  route 4.291ns (79.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.583     5.384    CMDQ/SR[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/prevState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 1.093ns (21.019%)  route 4.106ns (78.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           3.708     4.677    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.801 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.398     5.199    CMDP/SR[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.712     5.212    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.286ns (41.953%)  route 0.396ns (58.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_IBUF_inst/O
                         net (fo=2, routed)           0.396     0.682    HOST_IF/host_hostif_host_xfc_IBUF
    SLICE_X163Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    HOST_IF/CLK
    SLICE_X163Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc_prev_reg/C

Slack:                    inf
  Source:                 host_hostif_host_xfc
                            (input port)
  Destination:            HOST_IF/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.331ns (43.522%)  route 0.430ns (56.478%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_IBUF_inst/O
                         net (fo=2, routed)           0.430     0.716    HOST_IF/host_hostif_host_xfc_IBUF
    SLICE_X163Y107       LUT4 (Prop_lut4_I1_O)        0.045     0.761 r  HOST_IF/state_i_1/O
                         net (fo=1, routed)           0.000     0.761    HOST_IF/state_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  HOST_IF/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    HOST_IF/CLK
    SLICE_X163Y107       FDRE                                         r  HOST_IF/state_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.171ns (10.535%)  route 1.451ns (89.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.451     1.577    CMDP/reset_n_IBUF
    SLICE_X163Y107       LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  CMDP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.622    CMDP/state[1]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.172ns (10.590%)  route 1.451ns (89.410%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.451     1.577    CMDP/reset_n_IBUF
    SLICE_X163Y107       LUT5 (Prop_lut5_I0_O)        0.046     1.623 r  CMDP/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.623    CMDP/state[2]_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X163Y107       FDRE                                         r  CMDP/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            HOST_IF/reset2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.171ns (9.303%)  route 1.666ns (90.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.127     1.837    HOST_IF/SR[0]
    SLICE_X162Y108       SRL16E                                       r  HOST_IF/reset2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    HOST_IF/CLK
    SLICE_X162Y108       SRL16E                                       r  HOST_IF/reset2_reg_srl2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/prevState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.171ns (9.288%)  route 1.669ns (90.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.130     1.840    CMDP/SR[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/prevState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.171ns (9.288%)  route 1.669ns (90.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.130     1.840    CMDP/SR[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/prevState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.171ns (9.288%)  route 1.669ns (90.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.130     1.840    CMDP/SR[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/prevState_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.171ns (9.288%)  route 1.669ns (90.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.130     1.840    CMDP/SR[0]
    SLICE_X162Y107       FDRE                                         r  CMDP/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDP/CLK
    SLICE_X162Y107       FDRE                                         r  CMDP/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/readptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.171ns (8.854%)  route 1.759ns (91.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.539     1.665    CMDQ/reset_n_IBUF
    SLICE_X163Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=14, routed)          0.220     1.930    CMDQ/SR[0]
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.920     2.113    CMDQ/CLK
    SLICE_X161Y107       FDRE                                         r  CMDQ/readptr_reg[0]/C





