#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 17 18:23:12 2022
# Process ID: 8672
# Current directory: D:/projects/vivado/MiniMIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17636 D:\projects\vivado\MiniMIPS32\MiniMIPS32.xpr
# Log file: D:/projects/vivado/MiniMIPS32/vivado.log
# Journal file: D:/projects/vivado/MiniMIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shiyan/MiniMIPS32.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/projects/vivado/MiniMIPS32/init.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files -ipstatic_source_dir D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/modelsim} {questa=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/questa} {riviera=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_ram -dir d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_ram} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/projects/vivado/MiniMIPS32/init.coe}] [get_ips data_ram]
generate_target {instantiation_template} [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram.xci]
generate_target all [get_files  d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram.xci]
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram.xci]
launch_runs -jobs 8 data_ram_synth_1
export_simulation -of_objects [get_files d:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files -ipstatic_source_dir D:/projects/vivado/MiniMIPS32/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/modelsim} {questa=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/questa} {riviera=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=D:/projects/vivado/MiniMIPS32/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/Mux2.v w ]
add_files D:/projects/vivado/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/Mux2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
