{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 23:36:40 2019 " "Info: Processing started: Mon Dec 16 23:36:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab -c lab " "Info: Command: quartus_sta lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ALUUAPR " "Warning: Ignored assignments for entity \"ALUUAPR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test3 " "Warning: Ignored assignments for entity \"test3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz " "Info: create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:inst\|USBRDn USBBridge:inst\|USBRDn " "Info: create_clock -period 1.000 -name USBBridge:inst\|USBRDn USBBridge:inst\|USBRDn" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[17\] lab:inst4\|UA:inst100\|y\[17\] " "Info: create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[17\] lab:inst4\|UA:inst100\|y\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:inst\|Z_ALTERA_SYNTHESIZED USBBridge:inst\|Z_ALTERA_SYNTHESIZED " "Info: create_clock -period 1.000 -name USBBridge:inst\|Z_ALTERA_SYNTHESIZED USBBridge:inst\|Z_ALTERA_SYNTHESIZED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[1\] lab:inst4\|UA:inst100\|y\[1\] " "Info: create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[1\] lab:inst4\|UA:inst100\|y\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[23\] lab:inst4\|UA:inst100\|y\[23\] " "Info: create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[23\] lab:inst4\|UA:inst100\|y\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[11\] lab:inst4\|UA:inst100\|y\[11\] " "Info: create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[11\] lab:inst4\|UA:inst100\|y\[11\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[24\] lab:inst4\|UA:inst100\|y\[24\] " "Info: create_clock -period 1.000 -name lab:inst4\|UA:inst100\|y\[24\] lab:inst4\|UA:inst100\|y\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.183 " "Info: Worst-case setup slack is -8.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.183        -8.183 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -8.183        -8.183 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.639        -6.639 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -6.639        -6.639 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.753      -393.818 USBBridge:inst\|USBRDn  " "Info:    -4.753      -393.818 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421      -124.125 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -3.421      -124.125 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905       -72.289 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -2.905       -72.289 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804        -1.804 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -1.804        -1.804 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.888 " "Info: Worst-case hold slack is -0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888       -14.741 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.888       -14.741 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.813 USBBridge:inst\|USBRDn  " "Info:    -0.108        -0.813 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:     1.435         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259         0.000 lab:inst4\|UA:inst100\|y\[1\]  " "Info:     2.259         0.000 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.256         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     3.256         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.522         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     4.522         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.837 " "Info: Worst-case recovery slack is -4.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837        -4.837 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -4.837        -4.837 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.661        -4.661 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -4.661        -4.661 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472        -4.472 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -4.472        -4.472 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305        -4.305 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -4.305        -4.305 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692        -5.374 USBBridge:inst\|USBRDn  " "Info:    -2.692        -5.374 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632        -2.452 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.632        -2.452 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.161 " "Info: Worst-case removal slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.161         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.827         0.000 USBBridge:inst\|USBRDn  " "Info:     1.827         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.044         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     4.044         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.288         0.000 lab:inst4\|UA:inst100\|y\[23\]  " "Info:     4.288         0.000 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.482         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     4.482         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.598         0.000 lab:inst4\|UA:inst100\|y\[24\]  " "Info:     4.598         0.000 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:inst\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.929         0.000 clk_25mhz  " "Info:    19.929         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.671         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.671         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.476 " "Info: Worst-case setup slack is -7.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.476        -7.476 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -7.476        -7.476 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.022        -6.022 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -6.022        -6.022 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.425      -362.259 USBBridge:inst\|USBRDn  " "Info:    -4.425      -362.259 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979      -106.393 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.979      -106.393 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.813       -68.677 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -2.813       -68.677 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549        -1.549 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -1.549        -1.549 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.130 " "Info: Worst-case hold slack is -1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -9.753 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.130        -9.753 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 USBBridge:inst\|USBRDn  " "Info:     0.034         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:     1.460         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.052         0.000 lab:inst4\|UA:inst100\|y\[1\]  " "Info:     2.052         0.000 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     2.947         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.104         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     4.104         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.583 " "Info: Worst-case recovery slack is -4.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.583        -4.583 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -4.583        -4.583 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.410        -4.410 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -4.410        -4.410 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238        -4.238 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -4.238        -4.238 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.067        -4.067 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -4.067        -4.067 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.374        -4.738 USBBridge:inst\|USBRDn  " "Info:    -2.374        -4.738 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444        -1.704 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.444        -1.704 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.138 " "Info: Worst-case removal slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.138         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681         0.000 USBBridge:inst\|USBRDn  " "Info:     1.681         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.832         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     3.832         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.090         0.000 lab:inst4\|UA:inst100\|y\[23\]  " "Info:     4.090         0.000 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.285         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     4.285         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.376         0.000 lab:inst4\|UA:inst100\|y\[24\]  " "Info:     4.376         0.000 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:inst\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -1.487        -1.487 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.917         0.000 clk_25mhz  " "Info:    19.917         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.499         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.499         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[24\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[23\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[17\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[11\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{lab:inst4\|UA:inst100\|y\[1\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.259 " "Info: Worst-case setup slack is -3.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259        -3.259 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -3.259        -3.259 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.606        -2.606 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -2.606        -2.606 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507      -105.753 USBBridge:inst\|USBRDn  " "Info:    -1.507      -105.753 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200       -18.854 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.200       -18.854 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -22.148 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.979       -22.148 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254        -0.254 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -0.254        -0.254 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.570 " "Info: Worst-case hold slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570       -16.605 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.570       -16.605 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -3.626 USBBridge:inst\|USBRDn  " "Info:    -0.251        -3.626 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:     0.752         0.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003         0.000 lab:inst4\|UA:inst100\|y\[1\]  " "Info:     1.003         0.000 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     1.491         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.041         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     2.041         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.603 " "Info: Worst-case recovery slack is -1.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.603        -1.603 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -1.603        -1.603 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500        -1.500 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -1.500        -1.500 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407        -1.407 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -1.407        -1.407 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351        -1.351 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -1.351        -1.351 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770        -1.536 USBBridge:inst\|USBRDn  " "Info:    -0.770        -1.536 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.289         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.102 " "Info: Worst-case removal slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102        -0.348 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.102        -0.348 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768         0.000 USBBridge:inst\|USBRDn  " "Info:     0.768         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.619         0.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:     1.619         0.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710         0.000 lab:inst4\|UA:inst100\|y\[23\]  " "Info:     1.710         0.000 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.811         0.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:     1.811         0.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.873         0.000 lab:inst4\|UA:inst100\|y\[24\]  " "Info:     1.873         0.000 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -116.000 USBBridge:inst\|USBRDn  " "Info:    -1.000      -116.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.000       -32.000 USBBridge:inst\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 lab:inst4\|UA:inst100\|y\[11\]  " "Info:    -1.000        -1.000 lab:inst4\|UA:inst100\|y\[11\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 lab:inst4\|UA:inst100\|y\[17\]  " "Info:    -1.000        -1.000 lab:inst4\|UA:inst100\|y\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 lab:inst4\|UA:inst100\|y\[1\]  " "Info:    -1.000        -1.000 lab:inst4\|UA:inst100\|y\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 lab:inst4\|UA:inst100\|y\[23\]  " "Info:    -1.000        -1.000 lab:inst4\|UA:inst100\|y\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 lab:inst4\|UA:inst100\|y\[24\]  " "Info:    -1.000        -1.000 lab:inst4\|UA:inst100\|y\[24\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.597         0.000 clk_25mhz  " "Info:    19.597         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.580         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.580         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 23:36:52 2019 " "Info: Processing ended: Mon Dec 16 23:36:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
