/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [30:0] _04_;
  reg [2:0] _05_;
  wire [18:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [20:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [3:0] celloutsig_0_87z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire [5:0] celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~celloutsig_0_26z;
  assign celloutsig_0_38z = ~celloutsig_0_15z[2];
  assign celloutsig_0_52z = ~celloutsig_0_21z[10];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_14z = ~in_data[137];
  assign celloutsig_0_32z = ~((celloutsig_0_2z[1] | celloutsig_0_20z[13]) & celloutsig_0_30z[3]);
  assign celloutsig_0_51z = ~((celloutsig_0_47z[0] | celloutsig_0_19z) & _01_);
  assign celloutsig_0_6z = ~((in_data[51] | in_data[85]) & in_data[89]);
  assign celloutsig_0_72z = ~((celloutsig_0_21z[4] | celloutsig_0_30z[4]) & celloutsig_0_20z[7]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & in_data[187]);
  assign celloutsig_1_13z = ~((celloutsig_1_8z | celloutsig_1_7z[5]) & celloutsig_1_4z[10]);
  assign celloutsig_0_22z = ~((celloutsig_0_21z[2] | celloutsig_0_19z) & _02_);
  reg [30:0] _19_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 31'h00000000;
    else _19_ <= { in_data[88:80], celloutsig_0_2z, celloutsig_0_2z };
  assign { _04_[30:14], _02_, _04_[12:0] } = _19_;
  reg [3:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_20z[9:6];
  assign { _03_[3:2], _01_, _03_[0] } = _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_4z[1:0], celloutsig_0_1z };
  reg [18:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 19'h00000;
    else _22_ <= { celloutsig_0_7z[12:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z };
  assign { _00_, _06_[17:0] } = _22_;
  assign celloutsig_0_0z = in_data[53:51] / { 1'h1, in_data[23:22] };
  assign celloutsig_0_36z = { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_18z } / { 1'h1, celloutsig_0_18z[9:1], _05_, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_47z = { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_17z } / { 1'h1, celloutsig_0_15z };
  assign celloutsig_0_56z = { _03_[3:2], _01_, _03_[0] } / { 1'h1, _02_, celloutsig_0_54z, celloutsig_0_39z };
  assign celloutsig_0_71z = { celloutsig_0_43z, celloutsig_0_38z, celloutsig_0_52z } / { 1'h1, celloutsig_0_12z[0], celloutsig_0_41z };
  assign celloutsig_1_7z = celloutsig_1_4z[7:1] / { 1'h1, celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_4z[9:0] / { 1'h1, celloutsig_1_7z[5:1], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_16z[4:3], celloutsig_1_14z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[6:4] };
  assign celloutsig_0_11z = { celloutsig_0_2z[6:4], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[4:2] };
  assign celloutsig_0_12z = { celloutsig_0_2z[4:3], celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_20z = { celloutsig_0_2z[9:3], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z } / { 1'h1, _04_[24:20], celloutsig_0_8z };
  assign celloutsig_0_21z = { _04_[14], _02_, _04_[12:3] } / { 1'h1, celloutsig_0_2z[9:2], celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[87:82], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[51:42] };
  assign celloutsig_0_30z = { _06_[16:14], celloutsig_0_4z } / { 1'h1, celloutsig_0_29z[1:0], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_41z = _06_[10:7] > { celloutsig_0_31z, celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_4z[1:0], celloutsig_0_1z } > celloutsig_0_0z;
  assign celloutsig_0_1z = { in_data[18:11], celloutsig_0_0z, celloutsig_0_0z } > { in_data[24:20], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_14z[5:4], celloutsig_0_5z } > celloutsig_0_4z;
  assign celloutsig_0_19z = { celloutsig_0_18z[6:4], celloutsig_0_0z, celloutsig_0_1z } > { celloutsig_0_2z[7:2], celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_0z > { celloutsig_0_0z[0], celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[176:153] <= in_data[160:137];
  assign celloutsig_1_1z = { in_data[170:162], celloutsig_1_0z } <= in_data[152:143];
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z } <= { celloutsig_0_14z[13:10], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_7z[10:2] <= { celloutsig_0_14z[11:4], celloutsig_0_17z };
  assign celloutsig_0_43z = { celloutsig_0_14z[2:1], celloutsig_0_26z } || _04_[30:28];
  assign celloutsig_0_53z = celloutsig_0_21z[9:7] || { celloutsig_0_32z, celloutsig_0_51z, celloutsig_0_28z };
  assign celloutsig_0_54z = celloutsig_0_21z[11:2] || { celloutsig_0_18z[9:2], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_83z = { celloutsig_0_15z, celloutsig_0_49z, celloutsig_0_33z, celloutsig_0_56z } || { celloutsig_0_26z, celloutsig_0_74z, celloutsig_0_10z, celloutsig_0_53z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_1_8z = celloutsig_1_6z || in_data[127:124];
  assign celloutsig_0_10z = { _04_[6:1], celloutsig_0_1z } || { celloutsig_0_8z[6:1], celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_14z[8:1] || { celloutsig_0_13z[3:0], celloutsig_0_17z, _05_ };
  assign celloutsig_0_48z = _04_[19:14] % { 1'h1, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_1_4z = { in_data[101:99], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[151:143], celloutsig_1_3z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_6z[1:0], celloutsig_1_5z } % { 1'h1, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_4z % { 1'h1, celloutsig_0_2z[4:3] };
  assign celloutsig_0_29z = celloutsig_0_8z[10:7] % { 1'h1, celloutsig_0_8z[5:3] };
  assign celloutsig_0_4z = celloutsig_0_2z[4:2] | { celloutsig_0_2z[9:8], celloutsig_0_1z };
  assign celloutsig_0_7z = { _04_[27:21], celloutsig_0_4z, celloutsig_0_4z } | _04_[30:18];
  assign celloutsig_0_87z = { celloutsig_0_48z[2:1], celloutsig_0_72z, celloutsig_0_28z } | _06_[15:12];
  assign celloutsig_0_94z = { celloutsig_0_47z, celloutsig_0_16z, celloutsig_0_17z } | { celloutsig_0_9z, celloutsig_0_83z, celloutsig_0_87z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z } | in_data[135:132];
  assign celloutsig_0_14z = in_data[51:30] | { celloutsig_0_2z[7:2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_35z = ~^ celloutsig_0_21z[9:2];
  assign celloutsig_0_39z = ~^ celloutsig_0_8z[9:3];
  assign celloutsig_0_49z = ~^ { celloutsig_0_14z[19], _05_, celloutsig_0_31z };
  assign celloutsig_0_74z = ~^ { _04_[17:14], _02_, _04_[12:2], celloutsig_0_71z };
  assign celloutsig_0_93z = ~^ { celloutsig_0_44z[18:16], celloutsig_0_35z, celloutsig_0_16z };
  assign celloutsig_1_5z = ~^ { in_data[175:174], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = ~^ celloutsig_0_7z[11:1];
  assign celloutsig_1_18z = ~^ { celloutsig_1_17z[3:2], celloutsig_1_13z };
  assign celloutsig_0_25z = ~^ _05_;
  assign celloutsig_0_31z = { celloutsig_0_18z[3], celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_29z[3:2], celloutsig_0_24z };
  assign celloutsig_0_44z = { celloutsig_0_36z[6:1], celloutsig_0_36z } >> { celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_43z, celloutsig_0_43z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_41z };
  assign celloutsig_0_8z = { _04_[21:14], _02_, _04_[12:11] } >> celloutsig_0_7z[10:0];
  assign celloutsig_1_12z = { in_data[132], celloutsig_1_5z, celloutsig_1_8z } >> { celloutsig_1_7z[1:0], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_17z[2:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_9z[1], celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_7z[8:4] >> celloutsig_0_7z[11:7];
  assign celloutsig_0_18z = in_data[92:82] >> { celloutsig_0_14z[20:11], celloutsig_0_1z };
  assign _03_[1] = _01_;
  assign _04_[13] = _02_;
  assign _06_[18] = _00_;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
