/* Definition for CPU ID */
#define XPAR_CPU_ID 1

/* Definitions for peripheral PS7_CORTEXA9_1 */
#define XPAR_PS7_CORTEXA9_1_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_1 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Definitions for driver AXIPMON */
#define XPAR_XAXIPMON_NUM_INSTANCES 7

/* Definitions for peripheral MBCLUSTER0_AXI_PERF_MON_0 */
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_DEVICE_ID 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_BASEADDR 0x83C00000
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_HIGHADDR 0x83C0FFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_ENABLE_TRACE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_0_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral MBCLUSTER0_AXI_PERF_MON_1 */
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_DEVICE_ID 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_BASEADDR 0x83C30000
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_HIGHADDR 0x83C3FFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_ENABLE_TRACE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_1_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral MBCLUSTER0_AXI_PERF_MON_2 */
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_DEVICE_ID 2
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_BASEADDR 0x83C70000
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_HIGHADDR 0x83C7FFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_ENABLE_TRACE 0
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER0_AXI_PERF_MON_2_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral MBCLUSTER1_AXI_PERF_MON_0 */
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_DEVICE_ID 3
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_BASEADDR 0x83C10000
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_HIGHADDR 0x83C1FFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_ENABLE_TRACE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_0_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral MBCLUSTER1_AXI_PERF_MON_1 */
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_DEVICE_ID 4
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_BASEADDR 0x83C40000
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_HIGHADDR 0x83C4FFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_ENABLE_TRACE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_1_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral MBCLUSTER1_AXI_PERF_MON_2 */
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_DEVICE_ID 5
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_BASEADDR 0x83C80000
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_HIGHADDR 0x83C8FFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_GLOBAL_COUNT_WIDTH 64
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_ENABLE_EVENT_COUNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_NUM_MONITOR_SLOTS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_NUM_OF_COUNTERS 8
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_ENABLE_EVENT_LOG 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_FIFO_AXIS_DEPTH 32
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_FIFO_AXIS_TID_WIDTH 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_METRIC_COUNT_SCALE 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_ENABLE_ADVANCED 1
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_ENABLE_PROFILE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_ENABLE_TRACE 0
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_MBCLUSTER1_AXI_PERF_MON_2_S_AXI4_HIGHADDR 0x00000000


/* Definitions for peripheral AXI_PERF_MON_0 */
#define XPAR_AXI_PERF_MON_0_DEVICE_ID 6
#define XPAR_AXI_PERF_MON_0_BASEADDR 0x83C20000
#define XPAR_AXI_PERF_MON_0_HIGHADDR 0x83C2FFFF
#define XPAR_AXI_PERF_MON_0_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXI_PERF_MON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXI_PERF_MON_0_ENABLE_EVENT_COUNT 1
#define XPAR_AXI_PERF_MON_0_NUM_MONITOR_SLOTS 4
#define XPAR_AXI_PERF_MON_0_NUM_OF_COUNTERS 10
#define XPAR_AXI_PERF_MON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXI_PERF_MON_0_ENABLE_EVENT_LOG 0
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_DEPTH 32
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_TDATA_WIDTH 64
#define XPAR_AXI_PERF_MON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXI_PERF_MON_0_METRIC_COUNT_SCALE 1
#define XPAR_AXI_PERF_MON_0_ENABLE_ADVANCED 1
#define XPAR_AXI_PERF_MON_0_ENABLE_PROFILE 0
#define XPAR_AXI_PERF_MON_0_ENABLE_TRACE 0
#define XPAR_AXI_PERF_MON_0_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXI_PERF_MON_0_S_AXI4_HIGHADDR 0x00000000


/******************************************************************/

/* Canonical definitions for peripheral MBCLUSTER0_AXI_PERF_MON_0 */
#define XPAR_AXIPMON_0_DEVICE_ID XPAR_MBCLUSTER0_AXI_PERF_MON_0_DEVICE_ID
#define XPAR_AXIPMON_0_BASEADDR 0x83C00000
#define XPAR_AXIPMON_0_HIGHADDR 0x83C0FFFF
#define XPAR_AXIPMON_0_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_0_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_0_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_0_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_0_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_0_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_0_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_0_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_0_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_0_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_0_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_0_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_0_ENABLE_PROFILE 0
#define XPAR_AXIPMON_0_ENABLE_TRACE 0
#define XPAR_AXIPMON_0_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_0_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral MBCLUSTER0_AXI_PERF_MON_1 */
#define XPAR_AXIPMON_1_DEVICE_ID XPAR_MBCLUSTER0_AXI_PERF_MON_1_DEVICE_ID
#define XPAR_AXIPMON_1_BASEADDR 0x83C30000
#define XPAR_AXIPMON_1_HIGHADDR 0x83C3FFFF
#define XPAR_AXIPMON_1_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_1_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_1_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_1_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_1_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_1_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_1_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_1_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_1_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_1_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_1_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_1_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_1_ENABLE_PROFILE 0
#define XPAR_AXIPMON_1_ENABLE_TRACE 0
#define XPAR_AXIPMON_1_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_1_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral MBCLUSTER0_AXI_PERF_MON_2 */
#define XPAR_AXIPMON_2_DEVICE_ID XPAR_MBCLUSTER0_AXI_PERF_MON_2_DEVICE_ID
#define XPAR_AXIPMON_2_BASEADDR 0x83C70000
#define XPAR_AXIPMON_2_HIGHADDR 0x83C7FFFF
#define XPAR_AXIPMON_2_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_2_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_2_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_2_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_2_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_2_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_2_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_2_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_2_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_2_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_2_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_2_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_2_ENABLE_PROFILE 0
#define XPAR_AXIPMON_2_ENABLE_TRACE 0
#define XPAR_AXIPMON_2_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_2_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral MBCLUSTER1_AXI_PERF_MON_0 */
#define XPAR_AXIPMON_3_DEVICE_ID XPAR_MBCLUSTER1_AXI_PERF_MON_0_DEVICE_ID
#define XPAR_AXIPMON_3_BASEADDR 0x83C10000
#define XPAR_AXIPMON_3_HIGHADDR 0x83C1FFFF
#define XPAR_AXIPMON_3_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_3_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_3_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_3_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_3_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_3_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_3_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_3_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_3_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_3_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_3_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_3_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_3_ENABLE_PROFILE 0
#define XPAR_AXIPMON_3_ENABLE_TRACE 0
#define XPAR_AXIPMON_3_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_3_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral MBCLUSTER1_AXI_PERF_MON_1 */
#define XPAR_AXIPMON_4_DEVICE_ID XPAR_MBCLUSTER1_AXI_PERF_MON_1_DEVICE_ID
#define XPAR_AXIPMON_4_BASEADDR 0x83C40000
#define XPAR_AXIPMON_4_HIGHADDR 0x83C4FFFF
#define XPAR_AXIPMON_4_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_4_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_4_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_4_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_4_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_4_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_4_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_4_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_4_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_4_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_4_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_4_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_4_ENABLE_PROFILE 0
#define XPAR_AXIPMON_4_ENABLE_TRACE 0
#define XPAR_AXIPMON_4_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_4_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral MBCLUSTER1_AXI_PERF_MON_2 */
#define XPAR_AXIPMON_5_DEVICE_ID XPAR_MBCLUSTER1_AXI_PERF_MON_2_DEVICE_ID
#define XPAR_AXIPMON_5_BASEADDR 0x83C80000
#define XPAR_AXIPMON_5_HIGHADDR 0x83C8FFFF
#define XPAR_AXIPMON_5_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_5_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_5_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_5_NUM_MONITOR_SLOTS 8
#define XPAR_AXIPMON_5_NUM_OF_COUNTERS 8
#define XPAR_AXIPMON_5_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_5_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_5_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_5_FIFO_AXIS_TDATA_WIDTH 104
#define XPAR_AXIPMON_5_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_5_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_5_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_5_ENABLE_PROFILE 0
#define XPAR_AXIPMON_5_ENABLE_TRACE 0
#define XPAR_AXIPMON_5_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_5_S_AXI4_HIGHADDR 0x00000000

/* Canonical definitions for peripheral AXI_PERF_MON_0 */
#define XPAR_AXIPMON_6_DEVICE_ID XPAR_AXI_PERF_MON_0_DEVICE_ID
#define XPAR_AXIPMON_6_BASEADDR 0x83C20000
#define XPAR_AXIPMON_6_HIGHADDR 0x83C2FFFF
#define XPAR_AXIPMON_6_GLOBAL_COUNT_WIDTH 64
#define XPAR_AXIPMON_6_METRICS_SAMPLE_COUNT_WIDTH 32
#define XPAR_AXIPMON_6_ENABLE_EVENT_COUNT 1
#define XPAR_AXIPMON_6_NUM_MONITOR_SLOTS 4
#define XPAR_AXIPMON_6_NUM_OF_COUNTERS 10
#define XPAR_AXIPMON_6_HAVE_SAMPLED_METRIC_CNT 1
#define XPAR_AXIPMON_6_ENABLE_EVENT_LOG 0
#define XPAR_AXIPMON_6_FIFO_AXIS_DEPTH 32
#define XPAR_AXIPMON_6_FIFO_AXIS_TDATA_WIDTH 64
#define XPAR_AXIPMON_6_FIFO_AXIS_TID_WIDTH 1
#define XPAR_AXIPMON_6_METRIC_COUNT_SCALE 1
#define XPAR_AXIPMON_6_ENABLE_ADVANCED 1
#define XPAR_AXIPMON_6_ENABLE_PROFILE 0
#define XPAR_AXIPMON_6_ENABLE_TRACE 0
#define XPAR_AXIPMON_6_S_AXI4_BASEADDR 0xFFFFFFFF
#define XPAR_AXIPMON_6_S_AXI4_HIGHADDR 0x00000000


/******************************************************************/

/* Definitions for driver AXIVDMA */
#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral SYS_HDMI_AXI_HDMI_DMA */
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_DEVICE_ID 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_BASEADDR 0x83000000
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_HIGHADDR 0x8300FFFF
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_NUM_FSTORES 3
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_MM2S 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_MM2S_DRE 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_S2MM 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_S2MM_DRE 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_MM2S_GENLOCK_MODE 3
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_S2MM_GENLOCK_MODE 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_SG 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_VIDPRMTR_READS 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_USE_FSYNC 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_FLUSH_ON_FSYNC 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_S2MM_SOF_ENABLE 1
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_M_AXIS_MM2S_TDATA_WIDTH 64
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_1 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_5 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_6 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_7 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_9 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_13 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_14 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_INFO_15 0
#define XPAR_SYS_HDMI_AXI_HDMI_DMA_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Canonical definitions for peripheral SYS_HDMI_AXI_HDMI_DMA */
#define XPAR_AXIVDMA_0_DEVICE_ID XPAR_SYS_HDMI_AXI_HDMI_DMA_DEVICE_ID
#define XPAR_AXIVDMA_0_BASEADDR 0x83000000
#define XPAR_AXIVDMA_0_HIGHADDR 0x8300FFFF
#define XPAR_AXIVDMA_0_NUM_FSTORES 3
#define XPAR_AXIVDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIVDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_INCLUDE_S2MM 0
#define XPAR_AXIVDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_MODE 3
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_MODE 0
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_INCLUDE_SG 0
#define XPAR_AXIVDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXIVDMA_0_USE_FSYNC 1
#define XPAR_AXIVDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXIVDMA_0_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXIVDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXIVDMA_0_M_AXIS_MM2S_TDATA_WIDTH 64
#define XPAR_AXIVDMA_0_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 17

/* Definitions for peripheral MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1 */
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_DEVICE_ID 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_ECC 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_S_AXI_BASEADDR 0x40040000
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_S_AXI_HIGHADDR 0x4007FFFF
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 1
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40002000
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40003FFF
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 2
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40004000
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40005FFF
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 3
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40006000
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40007FFF
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 4
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40008000
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40009FFF
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 5
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4000A000
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4000BFFF
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 6
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4000C000
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4000DFFF
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 7
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4000E000
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4000FFFF
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 8
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40010000
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40011FFF
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 9
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40012000
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40013FFF
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 10
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40014000
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40015FFF
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 11
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40016000
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40017FFF
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 12
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40018000
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40019FFF
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 13
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4001A000
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4001BFFF
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 14
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4001C000
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4001DFFF
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID 15
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DATA_WIDTH 32
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_FAULT_INJECT 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_WRITE_ACCESS 0
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x4001E000
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x4001FFFF
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral SHAREDBRAM_128KB_AXI_BRAM_CTRL_1 */
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_DEVICE_ID 16
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_DATA_WIDTH 32
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_ECC 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_FAULT_INJECT 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_CE_FAILING_REGISTERS 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_UE_FAILING_REGISTERS 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_ECC_STATUS_REGISTERS 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_CE_COUNTER_WIDTH 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_ECC_ONOFF_REGISTER 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_WRITE_ACCESS 0
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_S_AXI_BASEADDR 0x80000000
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_S_AXI_HIGHADDR 0x8001FFFF
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/******************************************************************/

/* Canonical definitions for peripheral MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1 */
#define XPAR_BRAM_0_DEVICE_ID XPAR_MBCLUSTER0_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_1_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_0_WRITE_ACCESS 0
#define XPAR_BRAM_0_BASEADDR 0x40040000
#define XPAR_BRAM_0_HIGHADDR 0x4007FFFF

/* Canonical definitions for peripheral MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MBCLUSTER0_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_1_WRITE_ACCESS 0
#define XPAR_BRAM_1_BASEADDR 0x40002000
#define XPAR_BRAM_1_HIGHADDR 0x40003FFF

/* Canonical definitions for peripheral MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_2_DEVICE_ID XPAR_MBCLUSTER0_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_2_DATA_WIDTH 32
#define XPAR_BRAM_2_ECC 0
#define XPAR_BRAM_2_FAULT_INJECT 0
#define XPAR_BRAM_2_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_2_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_2_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_2_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_2_WRITE_ACCESS 0
#define XPAR_BRAM_2_BASEADDR 0x40004000
#define XPAR_BRAM_2_HIGHADDR 0x40005FFF

/* Canonical definitions for peripheral MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_3_DEVICE_ID XPAR_MBCLUSTER0_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_3_DATA_WIDTH 32
#define XPAR_BRAM_3_ECC 0
#define XPAR_BRAM_3_FAULT_INJECT 0
#define XPAR_BRAM_3_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_3_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_3_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_3_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_3_WRITE_ACCESS 0
#define XPAR_BRAM_3_BASEADDR 0x40006000
#define XPAR_BRAM_3_HIGHADDR 0x40007FFF

/* Canonical definitions for peripheral MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_4_DEVICE_ID XPAR_MBCLUSTER0_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_4_DATA_WIDTH 32
#define XPAR_BRAM_4_ECC 0
#define XPAR_BRAM_4_FAULT_INJECT 0
#define XPAR_BRAM_4_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_4_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_4_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_4_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_4_WRITE_ACCESS 0
#define XPAR_BRAM_4_BASEADDR 0x40008000
#define XPAR_BRAM_4_HIGHADDR 0x40009FFF

/* Canonical definitions for peripheral MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_5_DEVICE_ID XPAR_MBCLUSTER0_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_5_DATA_WIDTH 32
#define XPAR_BRAM_5_ECC 0
#define XPAR_BRAM_5_FAULT_INJECT 0
#define XPAR_BRAM_5_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_5_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_5_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_5_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_5_WRITE_ACCESS 0
#define XPAR_BRAM_5_BASEADDR 0x4000A000
#define XPAR_BRAM_5_HIGHADDR 0x4000BFFF

/* Canonical definitions for peripheral MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_6_DEVICE_ID XPAR_MBCLUSTER0_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_6_DATA_WIDTH 32
#define XPAR_BRAM_6_ECC 0
#define XPAR_BRAM_6_FAULT_INJECT 0
#define XPAR_BRAM_6_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_6_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_6_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_6_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_6_WRITE_ACCESS 0
#define XPAR_BRAM_6_BASEADDR 0x4000C000
#define XPAR_BRAM_6_HIGHADDR 0x4000DFFF

/* Canonical definitions for peripheral MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_7_DEVICE_ID XPAR_MBCLUSTER0_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_7_DATA_WIDTH 32
#define XPAR_BRAM_7_ECC 0
#define XPAR_BRAM_7_FAULT_INJECT 0
#define XPAR_BRAM_7_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_7_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_7_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_7_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_7_WRITE_ACCESS 0
#define XPAR_BRAM_7_BASEADDR 0x4000E000
#define XPAR_BRAM_7_HIGHADDR 0x4000FFFF

/* Canonical definitions for peripheral MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_8_DEVICE_ID XPAR_MBCLUSTER1_MB0_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_8_DATA_WIDTH 32
#define XPAR_BRAM_8_ECC 0
#define XPAR_BRAM_8_FAULT_INJECT 0
#define XPAR_BRAM_8_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_8_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_8_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_8_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_8_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_8_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_8_WRITE_ACCESS 0
#define XPAR_BRAM_8_BASEADDR 0x40010000
#define XPAR_BRAM_8_HIGHADDR 0x40011FFF

/* Canonical definitions for peripheral MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_9_DEVICE_ID XPAR_MBCLUSTER1_MB1_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_9_DATA_WIDTH 32
#define XPAR_BRAM_9_ECC 0
#define XPAR_BRAM_9_FAULT_INJECT 0
#define XPAR_BRAM_9_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_9_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_9_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_9_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_9_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_9_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_9_WRITE_ACCESS 0
#define XPAR_BRAM_9_BASEADDR 0x40012000
#define XPAR_BRAM_9_HIGHADDR 0x40013FFF

/* Canonical definitions for peripheral MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_10_DEVICE_ID XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_10_DATA_WIDTH 32
#define XPAR_BRAM_10_ECC 0
#define XPAR_BRAM_10_FAULT_INJECT 0
#define XPAR_BRAM_10_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_10_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_10_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_10_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_10_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_10_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_10_WRITE_ACCESS 0
#define XPAR_BRAM_10_BASEADDR 0x40014000
#define XPAR_BRAM_10_HIGHADDR 0x40015FFF

/* Canonical definitions for peripheral MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_11_DEVICE_ID XPAR_MBCLUSTER1_MB3_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_11_DATA_WIDTH 32
#define XPAR_BRAM_11_ECC 0
#define XPAR_BRAM_11_FAULT_INJECT 0
#define XPAR_BRAM_11_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_11_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_11_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_11_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_11_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_11_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_11_WRITE_ACCESS 0
#define XPAR_BRAM_11_BASEADDR 0x40016000
#define XPAR_BRAM_11_HIGHADDR 0x40017FFF

/* Canonical definitions for peripheral MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_12_DEVICE_ID XPAR_MBCLUSTER1_MB4_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_12_DATA_WIDTH 32
#define XPAR_BRAM_12_ECC 0
#define XPAR_BRAM_12_FAULT_INJECT 0
#define XPAR_BRAM_12_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_12_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_12_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_12_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_12_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_12_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_12_WRITE_ACCESS 0
#define XPAR_BRAM_12_BASEADDR 0x40018000
#define XPAR_BRAM_12_HIGHADDR 0x40019FFF

/* Canonical definitions for peripheral MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_13_DEVICE_ID XPAR_MBCLUSTER1_MB5_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_13_DATA_WIDTH 32
#define XPAR_BRAM_13_ECC 0
#define XPAR_BRAM_13_FAULT_INJECT 0
#define XPAR_BRAM_13_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_13_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_13_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_13_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_13_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_13_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_13_WRITE_ACCESS 0
#define XPAR_BRAM_13_BASEADDR 0x4001A000
#define XPAR_BRAM_13_HIGHADDR 0x4001BFFF

/* Canonical definitions for peripheral MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_14_DEVICE_ID XPAR_MBCLUSTER1_MB6_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_14_DATA_WIDTH 32
#define XPAR_BRAM_14_ECC 0
#define XPAR_BRAM_14_FAULT_INJECT 0
#define XPAR_BRAM_14_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_14_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_14_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_14_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_14_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_14_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_14_WRITE_ACCESS 0
#define XPAR_BRAM_14_BASEADDR 0x4001C000
#define XPAR_BRAM_14_HIGHADDR 0x4001DFFF

/* Canonical definitions for peripheral MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0 */
#define XPAR_BRAM_15_DEVICE_ID XPAR_MBCLUSTER1_MB7_MICROBLAZE_0_LOCAL_MEMORY_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_15_DATA_WIDTH 32
#define XPAR_BRAM_15_ECC 0
#define XPAR_BRAM_15_FAULT_INJECT 0
#define XPAR_BRAM_15_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_15_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_15_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_15_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_15_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_15_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_15_WRITE_ACCESS 0
#define XPAR_BRAM_15_BASEADDR 0x4001E000
#define XPAR_BRAM_15_HIGHADDR 0x4001FFFF

/* Canonical definitions for peripheral SHAREDBRAM_128KB_AXI_BRAM_CTRL_1 */
#define XPAR_BRAM_16_DEVICE_ID XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_1_DEVICE_ID
#define XPAR_BRAM_16_DATA_WIDTH 32
#define XPAR_BRAM_16_ECC 0
#define XPAR_BRAM_16_FAULT_INJECT 0
#define XPAR_BRAM_16_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_16_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_16_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_16_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_16_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_16_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_16_WRITE_ACCESS 0
#define XPAR_BRAM_16_BASEADDR 0x80000000
#define XPAR_BRAM_16_HIGHADDR 0x8001FFFF


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50


/******************************************************************/

/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 1
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_CORESIGHT_COMP_0 */
#define XPAR_PS7_CORESIGHT_COMP_0_S_AXI_BASEADDR 0xF8800000
#define XPAR_PS7_CORESIGHT_COMP_0_S_AXI_HIGHADDR 0xF88FFFFF


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_PL310_0 */
#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/* Definitions for peripheral SYS_HDMI_AXI_CLKGEN_0 */
#define XPAR_SYS_HDMI_AXI_CLKGEN_0_BASEADDR 0x83C50000
#define XPAR_SYS_HDMI_AXI_CLKGEN_0_HIGHADDR 0x83C5FFFF


/* Definitions for peripheral SYS_HDMI_AXI_HDMI_TX_0 */
#define XPAR_SYS_HDMI_AXI_HDMI_TX_0_BASEADDR 0x83C60000
#define XPAR_SYS_HDMI_AXI_HDMI_TX_0_HIGHADDR 0x83C6FFFF


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral SYS_HDMI_AXI_IIC_MAIN */
#define XPAR_SYS_HDMI_AXI_IIC_MAIN_DEVICE_ID 0
#define XPAR_SYS_HDMI_AXI_IIC_MAIN_BASEADDR 0x81600000
#define XPAR_SYS_HDMI_AXI_IIC_MAIN_HIGHADDR 0x8160FFFF
#define XPAR_SYS_HDMI_AXI_IIC_MAIN_TEN_BIT_ADR 0
#define XPAR_SYS_HDMI_AXI_IIC_MAIN_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral SYS_HDMI_AXI_IIC_MAIN */
#define XPAR_IIC_0_DEVICE_ID XPAR_SYS_HDMI_AXI_IIC_MAIN_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81600000
#define XPAR_IIC_0_HIGHADDR 0x8160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_I2C_0 */
#define XPAR_PS7_I2C_0_DEVICE_ID 0
#define XPAR_PS7_I2C_0_BASEADDR 0xE0004000
#define XPAR_PS7_I2C_0_HIGHADDR 0xE0004FFF
#define XPAR_PS7_I2C_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Canonical definitions for peripheral PS7_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_PS7_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xE0004000
#define XPAR_XIICPS_0_HIGHADDR 0xE0004FFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 200000000
#define XPAR_PS7_QSPI_0_QSPI_MODE 2


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 200000000
#define XPAR_XQSPIPS_0_QSPI_MODE 2


/******************************************************************/


/***Definitions for Core_nIRQ/nFIQ interrupts ****/
/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID 0
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver SDPS */
#define XPAR_XSDPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_DEVICE_ID 0
#define XPAR_PS7_SD_0_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_HIGHADDR 0xE0100FFF
#define XPAR_PS7_SD_0_SDIO_CLK_FREQ_HZ 50000000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SD_0 */
#define XPAR_XSDPS_0_DEVICE_ID XPAR_PS7_SD_0_DEVICE_ID
#define XPAR_XSDPS_0_BASEADDR 0xE0100000
#define XPAR_XSDPS_0_HIGHADDR 0xE0100FFF
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 50000000


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 16

/* Definitions for peripheral TIMERS_AXI_TIMER_0 */
#define XPAR_TIMERS_AXI_TIMER_0_DEVICE_ID 0
#define XPAR_TIMERS_AXI_TIMER_0_BASEADDR 0x82800000
#define XPAR_TIMERS_AXI_TIMER_0_HIGHADDR 0x8280FFFF
#define XPAR_TIMERS_AXI_TIMER_0_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_1 */
#define XPAR_TIMERS_AXI_TIMER_1_DEVICE_ID 1
#define XPAR_TIMERS_AXI_TIMER_1_BASEADDR 0x82810000
#define XPAR_TIMERS_AXI_TIMER_1_HIGHADDR 0x8281FFFF
#define XPAR_TIMERS_AXI_TIMER_1_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_10 */
#define XPAR_TIMERS_AXI_TIMER_10_DEVICE_ID 2
#define XPAR_TIMERS_AXI_TIMER_10_BASEADDR 0x828A0000
#define XPAR_TIMERS_AXI_TIMER_10_HIGHADDR 0x828AFFFF
#define XPAR_TIMERS_AXI_TIMER_10_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_11 */
#define XPAR_TIMERS_AXI_TIMER_11_DEVICE_ID 3
#define XPAR_TIMERS_AXI_TIMER_11_BASEADDR 0x828B0000
#define XPAR_TIMERS_AXI_TIMER_11_HIGHADDR 0x828BFFFF
#define XPAR_TIMERS_AXI_TIMER_11_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_12 */
#define XPAR_TIMERS_AXI_TIMER_12_DEVICE_ID 4
#define XPAR_TIMERS_AXI_TIMER_12_BASEADDR 0x828C0000
#define XPAR_TIMERS_AXI_TIMER_12_HIGHADDR 0x828CFFFF
#define XPAR_TIMERS_AXI_TIMER_12_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_13 */
#define XPAR_TIMERS_AXI_TIMER_13_DEVICE_ID 5
#define XPAR_TIMERS_AXI_TIMER_13_BASEADDR 0x828D0000
#define XPAR_TIMERS_AXI_TIMER_13_HIGHADDR 0x828DFFFF
#define XPAR_TIMERS_AXI_TIMER_13_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_14 */
#define XPAR_TIMERS_AXI_TIMER_14_DEVICE_ID 6
#define XPAR_TIMERS_AXI_TIMER_14_BASEADDR 0x828E0000
#define XPAR_TIMERS_AXI_TIMER_14_HIGHADDR 0x828EFFFF
#define XPAR_TIMERS_AXI_TIMER_14_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_15 */
#define XPAR_TIMERS_AXI_TIMER_15_DEVICE_ID 7
#define XPAR_TIMERS_AXI_TIMER_15_BASEADDR 0x828F0000
#define XPAR_TIMERS_AXI_TIMER_15_HIGHADDR 0x828FFFFF
#define XPAR_TIMERS_AXI_TIMER_15_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_2 */
#define XPAR_TIMERS_AXI_TIMER_2_DEVICE_ID 8
#define XPAR_TIMERS_AXI_TIMER_2_BASEADDR 0x82820000
#define XPAR_TIMERS_AXI_TIMER_2_HIGHADDR 0x8282FFFF
#define XPAR_TIMERS_AXI_TIMER_2_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_3 */
#define XPAR_TIMERS_AXI_TIMER_3_DEVICE_ID 9
#define XPAR_TIMERS_AXI_TIMER_3_BASEADDR 0x82830000
#define XPAR_TIMERS_AXI_TIMER_3_HIGHADDR 0x8283FFFF
#define XPAR_TIMERS_AXI_TIMER_3_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_4 */
#define XPAR_TIMERS_AXI_TIMER_4_DEVICE_ID 10
#define XPAR_TIMERS_AXI_TIMER_4_BASEADDR 0x82840000
#define XPAR_TIMERS_AXI_TIMER_4_HIGHADDR 0x8284FFFF
#define XPAR_TIMERS_AXI_TIMER_4_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_5 */
#define XPAR_TIMERS_AXI_TIMER_5_DEVICE_ID 11
#define XPAR_TIMERS_AXI_TIMER_5_BASEADDR 0x82850000
#define XPAR_TIMERS_AXI_TIMER_5_HIGHADDR 0x8285FFFF
#define XPAR_TIMERS_AXI_TIMER_5_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_6 */
#define XPAR_TIMERS_AXI_TIMER_6_DEVICE_ID 12
#define XPAR_TIMERS_AXI_TIMER_6_BASEADDR 0x82860000
#define XPAR_TIMERS_AXI_TIMER_6_HIGHADDR 0x8286FFFF
#define XPAR_TIMERS_AXI_TIMER_6_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_7 */
#define XPAR_TIMERS_AXI_TIMER_7_DEVICE_ID 13
#define XPAR_TIMERS_AXI_TIMER_7_BASEADDR 0x82870000
#define XPAR_TIMERS_AXI_TIMER_7_HIGHADDR 0x8287FFFF
#define XPAR_TIMERS_AXI_TIMER_7_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_8 */
#define XPAR_TIMERS_AXI_TIMER_8_DEVICE_ID 14
#define XPAR_TIMERS_AXI_TIMER_8_BASEADDR 0x82880000
#define XPAR_TIMERS_AXI_TIMER_8_HIGHADDR 0x8288FFFF
#define XPAR_TIMERS_AXI_TIMER_8_CLOCK_FREQ_HZ 100000000


/* Definitions for peripheral TIMERS_AXI_TIMER_9 */
#define XPAR_TIMERS_AXI_TIMER_9_DEVICE_ID 15
#define XPAR_TIMERS_AXI_TIMER_9_BASEADDR 0x82890000
#define XPAR_TIMERS_AXI_TIMER_9_HIGHADDR 0x8289FFFF
#define XPAR_TIMERS_AXI_TIMER_9_CLOCK_FREQ_HZ 100000000


/******************************************************************/

/* Canonical definitions for peripheral TIMERS_AXI_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID 0
#define XPAR_TMRCTR_0_BASEADDR 0x82800000
#define XPAR_TMRCTR_0_HIGHADDR 0x8280FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_0_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_1 */
#define XPAR_TMRCTR_1_DEVICE_ID 0
#define XPAR_TMRCTR_1_BASEADDR 0x82810000
#define XPAR_TMRCTR_1_HIGHADDR 0x8281FFFF
#define XPAR_TMRCTR_1_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_1_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_10 */
#define XPAR_TMRCTR_2_DEVICE_ID 0
#define XPAR_TMRCTR_2_BASEADDR 0x828A0000
#define XPAR_TMRCTR_2_HIGHADDR 0x828AFFFF
#define XPAR_TMRCTR_2_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_10_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_11 */
#define XPAR_TMRCTR_3_DEVICE_ID 0
#define XPAR_TMRCTR_3_BASEADDR 0x828B0000
#define XPAR_TMRCTR_3_HIGHADDR 0x828BFFFF
#define XPAR_TMRCTR_3_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_11_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_12 */
#define XPAR_TMRCTR_4_DEVICE_ID 0
#define XPAR_TMRCTR_4_BASEADDR 0x828C0000
#define XPAR_TMRCTR_4_HIGHADDR 0x828CFFFF
#define XPAR_TMRCTR_4_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_12_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_13 */
#define XPAR_TMRCTR_5_DEVICE_ID 0
#define XPAR_TMRCTR_5_BASEADDR 0x828D0000
#define XPAR_TMRCTR_5_HIGHADDR 0x828DFFFF
#define XPAR_TMRCTR_5_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_13_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_14 */
#define XPAR_TMRCTR_6_DEVICE_ID 0
#define XPAR_TMRCTR_6_BASEADDR 0x828E0000
#define XPAR_TMRCTR_6_HIGHADDR 0x828EFFFF
#define XPAR_TMRCTR_6_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_14_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_15 */
#define XPAR_TMRCTR_7_DEVICE_ID 0
#define XPAR_TMRCTR_7_BASEADDR 0x828F0000
#define XPAR_TMRCTR_7_HIGHADDR 0x828FFFFF
#define XPAR_TMRCTR_7_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_15_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_2 */
#define XPAR_TMRCTR_8_DEVICE_ID 0
#define XPAR_TMRCTR_8_BASEADDR 0x82820000
#define XPAR_TMRCTR_8_HIGHADDR 0x8282FFFF
#define XPAR_TMRCTR_8_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_2_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_3 */
#define XPAR_TMRCTR_9_DEVICE_ID 0
#define XPAR_TMRCTR_9_BASEADDR 0x82830000
#define XPAR_TMRCTR_9_HIGHADDR 0x8283FFFF
#define XPAR_TMRCTR_9_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_3_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_4 */
#define XPAR_TMRCTR_10_DEVICE_ID 0
#define XPAR_TMRCTR_10_BASEADDR 0x82840000
#define XPAR_TMRCTR_10_HIGHADDR 0x8284FFFF
#define XPAR_TMRCTR_10_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_4_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_5 */
#define XPAR_TMRCTR_11_DEVICE_ID 0
#define XPAR_TMRCTR_11_BASEADDR 0x82850000
#define XPAR_TMRCTR_11_HIGHADDR 0x8285FFFF
#define XPAR_TMRCTR_11_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_5_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_6 */
#define XPAR_TMRCTR_12_DEVICE_ID 0
#define XPAR_TMRCTR_12_BASEADDR 0x82860000
#define XPAR_TMRCTR_12_HIGHADDR 0x8286FFFF
#define XPAR_TMRCTR_12_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_6_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_7 */
#define XPAR_TMRCTR_13_DEVICE_ID 0
#define XPAR_TMRCTR_13_BASEADDR 0x82870000
#define XPAR_TMRCTR_13_HIGHADDR 0x8287FFFF
#define XPAR_TMRCTR_13_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_7_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_8 */
#define XPAR_TMRCTR_14_DEVICE_ID 0
#define XPAR_TMRCTR_14_BASEADDR 0x82880000
#define XPAR_TMRCTR_14_HIGHADDR 0x8288FFFF
#define XPAR_TMRCTR_14_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_8_CLOCK_FREQ_HZ
/* Canonical definitions for peripheral TIMERS_AXI_TIMER_9 */
#define XPAR_TMRCTR_15_DEVICE_ID 0
#define XPAR_TMRCTR_15_BASEADDR 0x82890000
#define XPAR_TMRCTR_15_HIGHADDR 0x8289FFFF
#define XPAR_TMRCTR_15_CLOCK_FREQ_HZ XPAR_TIMERS_AXI_TIMER_9_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 50000000
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 50000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

