Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Aug  1 15:16:52 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPU_TEST_timing_summary_routed.rpt -pb GPU_TEST_timing_summary_routed.pb -rpx GPU_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : GPU_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.159        0.000                      0                  138        0.122        0.000                      0                  138        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_65M_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65M_clk_wiz_0         8.159        0.000                      0                  138        0.122        0.000                      0                  138        6.712        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65M_clk_wiz_0
  To Clock:  clk_65M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 1.722ns (24.068%)  route 5.433ns (75.932%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.631    -0.881    frame_generator/clk_65M
    SLICE_X3Y34          FDRE                                         r  frame_generator/vcount_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  frame_generator/vcount_out_reg[3]_rep__1/Q
                         net (fo=66, routed)          2.656     2.232    frame_generator/vcount_out_reg[3]_rep__1_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  frame_generator/rgb_out[3]_i_26/O
                         net (fo=2, routed)           0.827     3.183    frame_generator/rgb_out[3]_i_26_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.307 r  frame_generator/rgb_out[2]_i_17/O
                         net (fo=1, routed)           0.000     3.307    frame_generator/rgb_out[2]_i_17_n_0
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I0_O)      0.241     3.548 r  frame_generator/rgb_out_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     3.548    frame_generator/rgb_out_reg[2]_i_8_n_0
    SLICE_X14Y36         MUXF8 (Prop_muxf8_I0_O)      0.098     3.646 r  frame_generator/rgb_out_reg[2]_i_4/O
                         net (fo=2, routed)           1.387     5.034    frame_generator/rgb_out_reg[2]_i_4_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.348     5.382 r  frame_generator/rgb_out[2]_i_3/O
                         net (fo=1, routed)           0.562     5.943    block_generator/rgb_out_reg[2]_1
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.331     6.274 r  block_generator/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.274    block_generator/p_1_in[2]
    SLICE_X3Y39          FDRE                                         r  block_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.517    13.907    block_generator/clk_65M
    SLICE_X3Y39          FDRE                                         r  block_generator/rgb_out_reg[2]/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.029    14.434    block_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.555ns (22.119%)  route 5.475ns (77.881%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[0]/Q
                         net (fo=329, routed)         2.846     2.485    frame_generator/hcount_frame[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.124     2.609 r  frame_generator/rgb_out[8]_i_56/O
                         net (fo=2, routed)           1.005     3.614    frame_generator/rgb_out[8]_i_56_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.738 r  frame_generator/rgb_out[8]_i_25/O
                         net (fo=1, routed)           0.000     3.738    frame_generator/rgb_out[8]_i_25_n_0
    SLICE_X15Y41         MUXF7 (Prop_muxf7_I1_O)      0.245     3.983 r  frame_generator/rgb_out_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     3.983    frame_generator/rgb_out_reg[8]_i_9_n_0
    SLICE_X15Y41         MUXF8 (Prop_muxf8_I0_O)      0.104     4.087 r  frame_generator/rgb_out_reg[8]_i_4/O
                         net (fo=2, routed)           0.835     4.922    frame_generator/rgb_out_reg[8]_i_4_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.316     5.238 r  frame_generator/rgb_out[8]_i_2/O
                         net (fo=1, routed)           0.789     6.028    block_generator/rgb_out_reg[8]_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.124     6.152 r  block_generator/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.152    block_generator/p_1_in[8]
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.515    13.905    block_generator/clk_65M
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/C
                         clock pessimism              0.564    14.468    
                         clock uncertainty           -0.079    14.389    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    14.420    block_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.430ns (20.655%)  route 5.493ns (79.345%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[4]/Q
                         net (fo=164, routed)         4.193     3.832    frame_generator/hcount_frame[4]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.956 r  frame_generator/rgb_out[11]_i_20/O
                         net (fo=1, routed)           0.514     4.470    frame_generator/rgb_out[11]_i_20_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  frame_generator/rgb_out[11]_i_14/O
                         net (fo=1, routed)           0.000     4.594    frame_generator/rgb_out[11]_i_14_n_0
    SLICE_X2Y44          MUXF7 (Prop_muxf7_I1_O)      0.247     4.841 r  frame_generator/rgb_out_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     4.841    frame_generator/rgb_out_reg[11]_i_8_n_0
    SLICE_X2Y44          MUXF8 (Prop_muxf8_I0_O)      0.098     4.939 r  frame_generator/rgb_out_reg[11]_i_4/O
                         net (fo=1, routed)           0.787     5.726    block_generator/rgb_out_reg[11]_1
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.319     6.045 r  block_generator/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000     6.045    block_generator/p_1_in[11]
    SLICE_X3Y40          FDRE                                         r  block_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.517    13.907    block_generator/clk_65M
    SLICE_X3Y40          FDRE                                         r  block_generator/rgb_out_reg[11]/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.031    14.436    block_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 0.890ns (12.978%)  route 5.968ns (87.022%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[4]/Q
                         net (fo=164, routed)         4.240     3.879    frame_generator/hcount_frame[4]
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     4.003 r  frame_generator/rgb_out[9]_i_9/O
                         net (fo=1, routed)           0.929     4.932    frame_generator/rgb_out[9]_i_9_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.056 r  frame_generator/rgb_out[9]_i_3/O
                         net (fo=1, routed)           0.799     5.855    block_generator/rgb_out_reg[9]_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     5.979 r  block_generator/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000     5.979    block_generator/p_1_in[9]
    SLICE_X6Y40          FDRE                                         r  block_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.515    13.905    block_generator/clk_65M
    SLICE_X6Y40          FDRE                                         r  block_generator/rgb_out_reg[9]/C
                         clock pessimism              0.564    14.468    
                         clock uncertainty           -0.079    14.389    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.079    14.468    block_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.584ns (23.268%)  route 5.224ns (76.732%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X3Y36          FDRE                                         r  frame_generator/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  frame_generator/vcount_out_reg[3]/Q
                         net (fo=130, routed)         2.984     2.524    frame_generator/vcount_frame[3]
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.296     2.820 r  frame_generator/rgb_out[6]_i_33/O
                         net (fo=1, routed)           1.133     3.953    frame_generator/rgb_out[6]_i_33_n_0
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.124     4.077 r  frame_generator/rgb_out[6]_i_25/O
                         net (fo=1, routed)           0.000     4.077    frame_generator/rgb_out[6]_i_25_n_0
    SLICE_X14Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     4.291 r  frame_generator/rgb_out_reg[6]_i_10/O
                         net (fo=1, routed)           0.000     4.291    frame_generator/rgb_out_reg[6]_i_10_n_0
    SLICE_X14Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     4.379 r  frame_generator/rgb_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.844     5.223    frame_generator/rgb_out_reg[6]_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.319     5.542 r  frame_generator/rgb_out[6]_i_2/O
                         net (fo=1, routed)           0.263     5.805    block_generator/pixel[0]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.929 r  block_generator/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.929    block_generator/p_1_in[6]
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.515    13.905    block_generator/clk_65M
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[6]/C
                         clock pessimism              0.564    14.468    
                         clock uncertainty           -0.079    14.389    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    14.420    block_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 1.628ns (24.357%)  route 5.056ns (75.643%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[4]/Q
                         net (fo=164, routed)         3.826     3.465    frame_generator/hcount_frame[4]
    SLICE_X1Y40          MUXF7 (Prop_muxf7_S_O)       0.296     3.761 r  frame_generator/rgb_out_reg[10]_i_24/O
                         net (fo=1, routed)           0.794     4.555    frame_generator/rgb_out_reg[10]_i_24_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.298     4.853 r  frame_generator/rgb_out[10]_i_8/O
                         net (fo=1, routed)           0.000     4.853    frame_generator/rgb_out[10]_i_8_n_0
    SLICE_X3Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     5.070 r  frame_generator/rgb_out_reg[10]_i_3/O
                         net (fo=1, routed)           0.436     5.506    block_generator/rgb_out_reg[10]_1
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.299     5.805 r  block_generator/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.805    block_generator/p_1_in[10]
    SLICE_X3Y40          FDRE                                         r  block_generator/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.517    13.907    block_generator/clk_65M
    SLICE_X3Y40          FDRE                                         r  block_generator/rgb_out_reg[10]/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.032    14.437    block_generator/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -5.805    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.368ns (20.904%)  route 5.176ns (79.096%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[0]/Q
                         net (fo=329, routed)         2.711     2.351    frame_generator/hcount_frame[0]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.475 r  frame_generator/rgb_out[8]_i_28/O
                         net (fo=2, routed)           0.692     3.167    frame_generator/rgb_out[8]_i_28_n_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.150     3.317 r  frame_generator/rgb_out[0]_i_12/O
                         net (fo=1, routed)           0.341     3.658    frame_generator/rgb_out[0]_i_12_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.328     3.986 r  frame_generator/rgb_out[0]_i_5/O
                         net (fo=1, routed)           0.880     4.867    frame_generator/rgb_out[0]_i_5_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I2_O)        0.124     4.991 r  frame_generator/rgb_out[0]_i_2/O
                         net (fo=1, routed)           0.551     5.542    block_generator/rgb_out_reg[0]_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.124     5.666 r  block_generator/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     5.666    block_generator/p_1_in[0]
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.515    13.905    block_generator/clk_65M
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[0]/C
                         clock pessimism              0.564    14.468    
                         clock uncertainty           -0.079    14.389    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.031    14.420    block_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.279ns (19.548%)  route 5.264ns (80.452%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 13.904 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.631    -0.881    frame_generator/clk_65M
    SLICE_X3Y34          FDRE                                         r  frame_generator/vcount_out_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  frame_generator/vcount_out_reg[3]_rep__1/Q
                         net (fo=66, routed)          2.583     2.159    frame_generator/vcount_out_reg[3]_rep__1_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.283 r  frame_generator/rgb_out[4]_i_29/O
                         net (fo=2, routed)           0.969     3.252    frame_generator/rgb_out[4]_i_29_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.376 r  frame_generator/rgb_out[4]_i_11/O
                         net (fo=1, routed)           0.417     3.792    frame_generator/rgb_out[4]_i_11_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.916 r  frame_generator/rgb_out[4]_i_4/O
                         net (fo=2, routed)           0.670     4.586    frame_generator/rgb_out[4]_i_4_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.119     4.705 r  frame_generator/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.626     5.330    block_generator/rgb_out_reg[4]_1
    SLICE_X7Y38          LUT5 (Prop_lut5_I4_O)        0.332     5.662 r  block_generator/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.662    block_generator/p_1_in[4]
    SLICE_X7Y38          FDRE                                         r  block_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.514    13.904    block_generator/clk_65M
    SLICE_X7Y38          FDRE                                         r  block_generator/rgb_out_reg[4]/C
                         clock pessimism              0.564    14.467    
                         clock uncertainty           -0.079    14.388    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)        0.029    14.417    block_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.406ns (21.368%)  route 5.174ns (78.632%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 13.904 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y36          FDRE                                         r  frame_generator/vcount_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/vcount_out_reg[3]_rep/Q
                         net (fo=79, routed)          3.085     2.724    frame_generator/vcount_out_reg[3]_rep_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.124     2.848 r  frame_generator/rgb_out[1]_i_22/O
                         net (fo=1, routed)           0.000     2.848    frame_generator/rgb_out[1]_i_22_n_0
    SLICE_X9Y40          MUXF7 (Prop_muxf7_I1_O)      0.217     3.065 r  frame_generator/rgb_out_reg[1]_i_11/O
                         net (fo=1, routed)           0.951     4.016    frame_generator/rgb_out_reg[1]_i_11_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.299     4.315 r  frame_generator/rgb_out[1]_i_6/O
                         net (fo=1, routed)           0.305     4.621    frame_generator/rgb_out[1]_i_6_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.745 r  frame_generator/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.833     5.577    block_generator/rgb_out_reg[1]_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.124     5.701 r  block_generator/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.701    block_generator/p_1_in[1]
    SLICE_X6Y38          FDRE                                         r  block_generator/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.514    13.904    block_generator/clk_65M
    SLICE_X6Y38          FDRE                                         r  block_generator/rgb_out_reg[1]/C
                         clock pessimism              0.564    14.467    
                         clock uncertainty           -0.079    14.388    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)        0.077    14.465    block_generator/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 frame_generator/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.138ns (17.686%)  route 5.297ns (82.314%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.633    -0.879    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  frame_generator/hcount_out_reg[0]/Q
                         net (fo=329, routed)         2.705     2.344    frame_generator/hcount_frame[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124     2.468 r  frame_generator/rgb_out[5]_i_30/O
                         net (fo=2, routed)           1.310     3.778    frame_generator/rgb_out[5]_i_30_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.902 r  frame_generator/rgb_out[5]_i_11/O
                         net (fo=1, routed)           0.306     4.208    frame_generator/rgb_out[5]_i_11_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.124     4.332 r  frame_generator/rgb_out[5]_i_5/O
                         net (fo=1, routed)           0.459     4.790    frame_generator/rgb_out[5]_i_5_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I4_O)        0.124     4.914 r  frame_generator/rgb_out[5]_i_2/O
                         net (fo=1, routed)           0.518     5.432    block_generator/rgb_out_reg[5]_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.124     5.556 r  block_generator/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000     5.556    block_generator/p_1_in[5]
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          1.515    13.905    block_generator/clk_65M
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[5]/C
                         clock pessimism              0.564    14.468    
                         clock uncertainty           -0.079    14.389    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.029    14.418    block_generator/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  8.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 timing_generator/vblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/vblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.589    -0.592    timing_generator/clk_65M
    SLICE_X1Y32          FDRE                                         r  timing_generator/vblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  timing_generator/vblank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.395    frame_generator/vblank_out_reg_0
    SLICE_X1Y32          FDRE                                         r  frame_generator/vblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.858    -0.832    frame_generator/clk_65M
    SLICE_X1Y32          FDRE                                         r  frame_generator/vblank_out_reg/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.075    -0.517    frame_generator/vblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    block_generator/clk_65M
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  block_generator/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.331    text_generator/D[6]
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    text_generator/clk_65M
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[6]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.066    -0.484    text_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.591    -0.590    timing_generator/clk_65M
    SLICE_X0Y36          FDRE                                         r  timing_generator/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/hcount_reg[3]/Q
                         net (fo=11, routed)          0.126    -0.323    frame_generator/hcount_out[3]
    SLICE_X3Y36          FDRE                                         r  frame_generator/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.861    -0.829    frame_generator/clk_65M
    SLICE_X3Y36          FDRE                                         r  frame_generator/hcount_out_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.075    -0.500    frame_generator/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.499%)  route 0.169ns (54.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.592    -0.589    block_generator/clk_65M
    SLICE_X5Y40          FDRE                                         r  block_generator/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  block_generator/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.169    -0.279    text_generator/D[8]
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    text_generator/clk_65M
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[8]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.072    -0.478    text_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.503%)  route 0.138ns (49.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.591    -0.590    timing_generator/clk_65M
    SLICE_X0Y36          FDRE                                         r  timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/hcount_reg[0]/Q
                         net (fo=8, routed)           0.138    -0.311    frame_generator/hcount_out[0]
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.861    -0.829    frame_generator/clk_65M
    SLICE_X2Y35          FDRE                                         r  frame_generator/hcount_out_reg[0]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.059    -0.516    frame_generator/hcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.594    -0.587    block_generator/clk_65M
    SLICE_X3Y40          FDRE                                         r  block_generator/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  block_generator/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.153    -0.293    text_generator/D[11]
    SLICE_X1Y38          FDRE                                         r  text_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    text_generator/clk_65M
    SLICE_X1Y38          FDRE                                         r  text_generator/rgb_out_reg[11]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.070    -0.502    text_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.591    -0.590    block_generator/clk_65M
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  block_generator/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.271    text_generator/D[5]
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.865    -0.825    text_generator/clk_65M
    SLICE_X3Y41          FDRE                                         r  text_generator/rgb_out_reg[5]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.070    -0.480    text_generator/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    block_generator/clk_65M
    SLICE_X3Y39          FDRE                                         r  block_generator/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  block_generator/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.291    text_generator/D[2]
    SLICE_X0Y38          FDRE                                         r  text_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    text_generator/clk_65M
    SLICE_X0Y38          FDRE                                         r  text_generator/rgb_out_reg[2]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.066    -0.506    text_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.132%)  route 0.163ns (49.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.591    -0.590    block_generator/clk_65M
    SLICE_X6Y38          FDRE                                         r  block_generator/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  block_generator/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.263    text_generator/D[3]
    SLICE_X0Y38          FDRE                                         r  text_generator/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    text_generator/clk_65M
    SLICE_X0Y38          FDRE                                         r  text_generator/rgb_out_reg[3]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.070    -0.481    text_generator/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 block_generator/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.591    -0.590    block_generator/clk_65M
    SLICE_X7Y39          FDRE                                         r  block_generator/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  block_generator/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.204    -0.245    text_generator/D[0]
    SLICE_X1Y38          FDRE                                         r  text_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    text_generator/clk_65M
    SLICE_X1Y38          FDRE                                         r  text_generator/rgb_out_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.070    -0.481    text_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65M_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y36      block_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y39      block_generator/rgb_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y36      frame_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y35      frame_generator/hcount_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y35      frame_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y36      frame_generator/hcount_out_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y36      frame_generator/hcount_out_reg[1]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y36      frame_generator/hcount_out_reg[1]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      block_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      block_generator/hblank_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y39      block_generator/rgb_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y39      block_generator/rgb_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      frame_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      frame_generator/hblank_out_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y29      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      block_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      block_generator/hblank_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y39      block_generator/rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y39      block_generator/rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      frame_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y36      frame_generator/hblank_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



