{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479734388186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479734388189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:19:47 2016 " "Processing started: Mon Nov 21 13:19:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479734388189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734388189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX4_top -c EX4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX4_top -c EX4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734388189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479734388748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479734388748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX4_top " "Found entity 1: EX4_top" {  } { { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479734397106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734397106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_to_7seg " "Found entity 1: dec_to_7seg" {  } { { "dec_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/dec_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479734397110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734397110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479734397115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_to_bcd " "Found entity 1: b_to_bcd" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479734397116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734397116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479734397135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734397135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX4_top " "Elaborating entity \"EX4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479734397238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_to_bcd b_to_bcd:converter " "Elaborating entity \"b_to_bcd\" for hierarchy \"b_to_bcd:converter\"" {  } { { "EX4_top.v" "converter" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479734397275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 b_to_bcd:converter\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"b_to_bcd:converter\|add3_ge5:A1\"" {  } { { "b_to_bcd.v" "A1" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/b_to_bcd.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479734397297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7seg dec_to_7seg:SEG0 " "Elaborating entity \"dec_to_7seg\" for hierarchy \"dec_to_7seg:SEG0\"" {  } { { "EX4_top.v" "SEG0" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479734397346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479734398079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734398368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479734398540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479734398540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479734398724 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479734398724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479734398724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479734398724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479734398788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:19:58 2016 " "Processing ended: Mon Nov 21 13:19:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479734398788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479734398788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479734398788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479734398788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479734400643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479734400644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:19:59 2016 " "Processing started: Mon Nov 21 13:19:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479734400644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479734400644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EX4_top -c EX4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EX4_top -c EX4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479734400644 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479734400771 ""}
{ "Info" "0" "" "Project  = EX4_top" {  } {  } 0 0 "Project  = EX4_top" 0 0 "Fitter" 0 0 1479734400771 ""}
{ "Info" "0" "" "Revision = EX4_top" {  } {  } 0 0 "Revision = EX4_top" 0 0 "Fitter" 0 0 1479734400771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1479734400954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1479734400955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EX4_top 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"EX4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479734401198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479734401250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479734401250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479734401697 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_AE26 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_AE26" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_AE27 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_AE27" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_AE28 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_AE28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_AG27 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_AG27" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_AF28 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_AF28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_AG28 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_AG28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_AH28 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_AH28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[0\] PIN_AJ29 " "Can't place node \"HEX1\[0\]\" -- illegal location assignment PIN_AJ29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 40 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[1\] PIN_AH29 " "Can't place node \"HEX1\[1\]\" -- illegal location assignment PIN_AH29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401849 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[2\] PIN_AH30 " "Can't place node \"HEX1\[2\]\" -- illegal location assignment PIN_AH30" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401850 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[3\] PIN_AG30 " "Can't place node \"HEX1\[3\]\" -- illegal location assignment PIN_AG30" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401850 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[4\] PIN_AF29 " "Can't place node \"HEX1\[4\]\" -- illegal location assignment PIN_AF29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401850 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[5\] PIN_AF30 " "Can't place node \"HEX1\[5\]\" -- illegal location assignment PIN_AF30" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401850 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[6\] PIN_AD27 " "Can't place node \"HEX1\[6\]\" -- illegal location assignment PIN_AD27" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401851 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[0\] PIN_AB23 " "Can't place node \"HEX2\[0\]\" -- illegal location assignment PIN_AB23" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 47 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401851 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[1\] PIN_AE29 " "Can't place node \"HEX2\[1\]\" -- illegal location assignment PIN_AE29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401851 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[2\] PIN_AD29 " "Can't place node \"HEX2\[2\]\" -- illegal location assignment PIN_AD29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 49 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401851 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[3\] PIN_AC28 " "Can't place node \"HEX2\[3\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 50 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401851 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[4\] PIN_AD30 " "Can't place node \"HEX2\[4\]\" -- illegal location assignment PIN_AD30" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 51 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401852 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[5\] PIN_AC29 " "Can't place node \"HEX2\[5\]\" -- illegal location assignment PIN_AC29" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401852 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[6\] PIN_AC30 " "Can't place node \"HEX2\[6\]\" -- illegal location assignment PIN_AC30" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401852 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC12 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC12" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401852 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AF9 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AF9" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AF10 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AF10" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AD11 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AD11" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AD12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AD12" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AE11 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AE11" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AC9 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AC9" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AD10 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AD10" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AE12 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AE12" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "EX4_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/EX4_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_1/Exc 4/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1479734401854 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479734401855 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1479734401897 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1479734401897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 31 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 31 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1200 " "Peak virtual memory: 1200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479734402191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 13:20:02 2016 " "Processing ended: Mon Nov 21 13:20:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479734402191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479734402191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479734402191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479734402191 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 33 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 33 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479734403725 ""}
