Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 26 17:25:37 2024
| Host         : FEONIXY-WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.243        0.000                      0                 1180        0.074        0.000                      0                 1180        3.950        0.000                       0                   374  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.243        0.000                      0                 1180        0.074        0.000                      0                 1180        3.950        0.000                       0                   374  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 2.377ns (31.466%)  route 5.177ns (68.534%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 13.930 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.782    11.746    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X10Y84         FDCE                                         r  mips/dp/pcreg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.152    13.930    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y84         FDCE                                         r  mips/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.214    14.144    
                         clock uncertainty           -0.035    14.108    
    SLICE_X10Y84         FDCE (Setup_fdce_C_CE)      -0.119    13.989    mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 2.377ns (31.391%)  route 5.195ns (68.609%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.800    11.764    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X7Y87          FDCE                                         r  mips/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.214    13.992    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X7Y87          FDCE (Setup_fdce_C_CE)      -0.150    14.020    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 2.377ns (31.949%)  route 5.063ns (68.051%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 13.929 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.668    11.631    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X9Y84          FDCE                                         r  mips/dp/pcreg/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.151    13.929    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.214    14.143    
                         clock uncertainty           -0.035    14.107    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.150    13.957    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.377ns (31.590%)  route 5.147ns (68.410%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.752    11.716    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X6Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.213    13.991    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X6Y86          FDCE (Setup_fdce_C_CE)      -0.119    14.050    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.377ns (31.590%)  route 5.147ns (68.410%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.752    11.716    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X6Y86          FDCE                                         r  mips/dp/pcreg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.213    13.991    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  mips/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X6Y86          FDCE (Setup_fdce_C_CE)      -0.119    14.050    mips/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.377ns (31.602%)  route 5.145ns (68.397%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.749    11.713    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X6Y84          FDCE                                         r  mips/dp/pcreg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.211    13.989    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  mips/dp/pcreg/q_reg[6]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X6Y84          FDCE (Setup_fdce_C_CE)      -0.119    14.048    mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.377ns (31.974%)  route 5.057ns (68.026%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 13.929 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.662    11.626    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y84          FDCE                                         r  mips/dp/pcreg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.151    13.929    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.214    14.143    
                         clock uncertainty           -0.035    14.107    
    SLICE_X8Y84          FDCE (Setup_fdce_C_CE)      -0.119    13.988    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 2.377ns (31.861%)  route 5.084ns (68.139%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.688    11.652    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.214    13.992    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  mips/dp/pcreg/q_reg[11]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X5Y88          FDCE (Setup_fdce_C_CE)      -0.150    14.020    mips/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 2.377ns (32.167%)  route 5.013ns (67.833%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.617    11.581    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y87          FDCE                                         r  mips/dp/pcreg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  mips/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.214    14.146    
                         clock uncertainty           -0.035    14.110    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.119    13.991    mips/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 mips/cu/maindec/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 2.377ns (32.098%)  route 5.029ns (67.902%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.261     4.192    mips/cu/maindec/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y92         FDCE                                         r  mips/cu/maindec/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.313     4.505 f  mips/cu/maindec/FSM_onehot_state_reg[9]/Q
                         net (fo=37, routed)          0.646     5.150    mips/cu/maindec/branchbne
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.212     5.362 f  mips/cu/maindec/i__carry_i_9/O
                         net (fo=24, routed)          0.482     5.844    mips/cu/maindec/i__carry_i_9_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.097     5.941 r  mips/cu/maindec/i__carry_i_10/O
                         net (fo=121, routed)         1.008     6.949    mips/dp/pcreg/q_reg[10]_1
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.115     7.064 r  mips/dp/pcreg/i__carry__0_i_3/O
                         net (fo=7, routed)           0.389     7.453    mips/dp/irreg/q_reg[7]_0[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.240     7.693 r  mips/dp/irreg/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.693    mips/dp/alu/q_reg[7]_0[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.105 r  mips/dp/alu/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.105    mips/dp/alu/out0_inferred__0/i__carry__0_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.194 r  mips/dp/alu/out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.194    mips/dp/alu/out0_inferred__0/i__carry__1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.424 f  mips/dp/alu/out0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.687     9.111    mips/dp/irreg/q[31]_i_10_0[3]
    SLICE_X12Y88         LUT4 (Prop_lut4_I3_O)        0.241     9.352 f  mips/dp/irreg/q[31]_i_16/O
                         net (fo=1, routed)           0.297     9.648    mips/dp/irreg/q[31]_i_16_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I0_O)        0.234     9.882 r  mips/dp/irreg/q[31]_i_10/O
                         net (fo=1, routed)           0.291    10.173    mips/cu/maindec/q_reg[0]_4
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.097    10.270 r  mips/cu/maindec/q[31]_i_4/O
                         net (fo=1, routed)           0.597    10.867    mips/cu/maindec/q[31]_i_4_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.097    10.964 r  mips/cu/maindec/q[31]_i_1__1/O
                         net (fo=32, routed)          0.633    11.597    mips/dp/pcreg/q_reg[0]_0[0]
    SLICE_X14Y87         FDCE                                         r  mips/dp/pcreg/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y87         FDCE                                         r  mips/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X14Y87         FDCE (Setup_fdce_C_CE)      -0.119    14.009    mips/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  2.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.601     1.520    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  mips/dp/rd2reg/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/rd2reg/q_reg[14]/Q
                         net (fo=2, routed)           0.097     1.758    memd/mem/RAM_reg_0_63_14_14/D
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    memd/mem/RAM_reg_0_63_14_14/WCLK
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.684    memd/mem/RAM_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.542%)  route 0.127ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.601     1.520    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  mips/dp/rd2reg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/rd2reg/q_reg[17]/Q
                         net (fo=5, routed)           0.127     1.789    memd/mem/RAM_reg_0_63_17_17/D
    SLICE_X2Y89          RAMS64E                                      r  memd/mem/RAM_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    memd/mem/RAM_reg_0_63_17_17/WCLK
    SLICE_X2Y89          RAMS64E                                      r  memd/mem/RAM_reg_0_63_17_17/SP/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.704    memd/mem/RAM_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_15_15/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.959%)  route 0.107ns (43.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.601     1.520    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  mips/dp/rd2reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mips/dp/rd2reg/q_reg[15]/Q
                         net (fo=2, routed)           0.107     1.768    memd/mem/RAM_reg_0_63_15_15/D
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    memd/mem/RAM_reg_0_63_15_15/WCLK
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.683    memd/mem/RAM_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_16_16/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.165%)  route 0.115ns (44.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.602     1.521    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  mips/dp/rd2reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  mips/dp/rd2reg/q_reg[16]/Q
                         net (fo=2, routed)           0.115     1.777    memd/mem/RAM_reg_0_63_16_16/D
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    memd/mem/RAM_reg_0_63_16_16/WCLK
    SLICE_X6Y90          RAMS64E                                      r  memd/mem/RAM_reg_0_63_16_16/SP/CLK
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.678    memd/mem/RAM_reg_0_63_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.271%)  route 0.129ns (47.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  mips/dp/rd2reg/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  mips/dp/rd2reg/q_reg[10]/Q
                         net (fo=5, routed)           0.129     1.789    memd/mem/RAM_reg_0_63_10_10/D
    SLICE_X2Y87          RAMS64E                                      r  memd/mem/RAM_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    memd/mem/RAM_reg_0_63_10_10/WCLK
    SLICE_X2Y87          RAMS64E                                      r  memd/mem/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.682    memd/mem/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_11_11/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  mips/dp/rd2reg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  mips/dp/rd2reg/q_reg[11]/Q
                         net (fo=3, routed)           0.129     1.789    memd/mem/RAM_reg_0_63_11_11/D
    SLICE_X2Y87          RAMS64E                                      r  memd/mem/RAM_reg_0_63_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    memd/mem/RAM_reg_0_63_11_11/WCLK
    SLICE_X2Y87          RAMS64E                                      r  memd/mem/RAM_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.681    memd/mem/RAM_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_28_28/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.643%)  route 0.127ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  mips/dp/rd2reg/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rd2reg/q_reg[28]/Q
                         net (fo=5, routed)           0.127     1.790    memd/mem/RAM_reg_0_63_28_28/D
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.874     2.039    memd/mem/RAM_reg_0_63_28_28/WCLK
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_28_28/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    memd/mem/RAM_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_23_23/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  mips/dp/rd2reg/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rd2reg/q_reg[23]/Q
                         net (fo=6, routed)           0.153     1.816    memd/mem/RAM_reg_0_63_23_23/D
    SLICE_X2Y92          RAMS64E                                      r  memd/mem/RAM_reg_0_63_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.876     2.041    memd/mem/RAM_reg_0_63_23_23/WCLK
    SLICE_X2Y92          RAMS64E                                      r  memd/mem/RAM_reg_0_63_23_23/SP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    memd/mem/RAM_reg_0_63_23_23/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_29_29/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  mips/dp/rd2reg/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rd2reg/q_reg[29]/Q
                         net (fo=6, routed)           0.167     1.830    memd/mem/RAM_reg_0_63_29_29/D
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.874     2.039    memd/mem/RAM_reg_0_63_29_29/WCLK
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_29_29/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.685    memd/mem/RAM_reg_0_63_29_29/SP
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mips/dp/rd2reg/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memd/mem/RAM_reg_0_63_30_30/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.733%)  route 0.167ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    mips/dp/rd2reg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  mips/dp/rd2reg/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rd2reg/q_reg[30]/Q
                         net (fo=4, routed)           0.167     1.831    memd/mem/RAM_reg_0_63_30_30/D
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.874     2.039    memd/mem/RAM_reg_0_63_30_30/WCLK
    SLICE_X6Y93          RAMS64E                                      r  memd/mem/RAM_reg_0_63_30_30/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    memd/mem/RAM_reg_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     memd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y85     memd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     memd/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y85     memd/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     memd/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y83     memd/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y83     memd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y83     memd/io/led1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y84     memd/io/led1_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y90     memd/mem/RAM_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y90     memd/mem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y87     memd/mem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y90     memd/mem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y90     memd/mem/RAM_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 4.945ns (43.855%)  route 6.330ns (56.145%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.631     5.841    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.240     6.081 r  memd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.016     8.097    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.178    11.275 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.275    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.208ns  (logic 5.115ns (45.638%)  route 6.093ns (54.362%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.631     5.841    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.246     6.087 r  memd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.779     7.866    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.342    11.208 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.208    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.985ns  (logic 5.046ns (45.937%)  route 5.939ns (54.063%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.485     5.696    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.254     5.950 r  memd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.770     7.719    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.265    10.985 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.985    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.790ns  (logic 4.939ns (45.778%)  route 5.850ns (54.222%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.361     5.571    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.240     5.811 r  memd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.806     7.617    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    10.790 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.790    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 5.082ns (47.288%)  route 5.665ns (52.712%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.482     5.692    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.254     5.946 r  memd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.500     7.446    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.302    10.748 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.748    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 4.950ns (46.236%)  route 5.756ns (53.764%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 f  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 f  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.482     5.692    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.240     5.932 r  memd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.590     7.522    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.183    10.706 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.706    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.357ns  (logic 4.923ns (47.531%)  route 5.434ns (52.469%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.293     4.608    memd/m7seg/SW_IBUF[12]
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.097     4.705 f  memd/m7seg/A2G_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.390     5.095    memd/m7seg/A2G_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.115     5.210 f  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.485     5.696    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.240     5.936 r  memd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.265     7.201    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.156    10.357 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.357    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.694ns (56.456%)  route 1.307ns (43.544%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 f  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 f  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.367     1.282    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.108     1.390 r  memd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.377     1.767    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.001 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.001    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.759ns (55.448%)  route 1.413ns (44.552%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.369     1.284    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.107     1.391 r  memd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.482     1.873    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.173 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.173    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.716ns (53.741%)  route 1.477ns (46.259%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.451     0.716    memd/m7seg/SW_IBUF[5]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.761 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.280     1.042    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.044     1.086 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.106     1.192    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.111     1.303 r  memd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.639     1.942    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.193 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.193    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.200ns  (logic 1.721ns (53.787%)  route 1.479ns (46.213%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.369     1.284    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.108     1.392 r  memd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.547     1.939    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.200 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.200    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.719ns (52.405%)  route 1.562ns (47.595%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.367     1.282    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.106     1.388 r  memd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.020    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.281 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.281    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.800ns (54.608%)  route 1.497ns (45.392%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.307     1.222    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.106     1.328 r  memd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.955    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.297 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.297    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.716ns (51.165%)  route 1.638ns (48.835%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.563     0.808    memd/m7seg/SW_IBUF[3]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  memd/m7seg/A2G_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.853    memd/m7seg/A2G_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  memd/m7seg/A2G_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.307     1.222    memd/m7seg/A2G_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.108     1.330 r  memd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.098    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.354 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.354    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 3.950ns (48.173%)  route 4.249ns (51.827%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.612     7.012    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.234     7.246 r  memd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.016     9.262    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.178    12.440 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.440    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.132ns (50.739%)  route 4.012ns (49.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.612     7.012    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.252     7.264 r  memd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.779     9.043    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.342    12.385 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.385    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 4.045ns (50.182%)  route 4.016ns (49.818%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 f  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 f  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.626     7.025    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.242     7.267 r  memd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.770     9.037    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.265    12.302 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.302    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 3.578ns (45.193%)  route 4.339ns (54.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.767     5.348    memd/m7seg/s[2]
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.097     5.445 r  memd/m7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.572     9.018    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.140    12.158 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.158    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.082ns (52.192%)  route 3.739ns (47.808%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.618     7.018    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.242     7.260 r  memd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.500     8.759    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.302    12.061 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.061    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 3.955ns (50.808%)  route 3.829ns (49.192%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.618     7.018    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.234     7.252 r  memd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.590     8.842    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.183    12.025 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.025    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 3.950ns (51.337%)  route 3.744ns (48.663%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          0.995     5.576    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.097     5.673 r  memd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.582     6.256    memd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.099     6.355 r  memd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.361     6.715    memd/m7seg/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.240     6.955 r  memd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.806     8.761    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    11.934 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.934    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 3.928ns (52.800%)  route 3.511ns (47.200%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          1.011     5.593    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.690 r  memd/m7seg/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.609     6.299    memd/m7seg/A2G_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.100     6.399 r  memd/m7seg/A2G_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.626     7.025    memd/m7seg/A2G_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.234     7.259 r  memd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.265     8.524    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.156    11.680 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.680    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 3.756ns (57.540%)  route 2.772ns (42.460%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.767     5.348    memd/m7seg/s[2]
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.097     5.445 r  memd/m7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.005     7.450    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.318    10.768 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.768    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 3.635ns (55.806%)  route 2.878ns (44.194%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.309     4.241    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.341     4.582 r  memd/m7seg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          0.862     5.444    memd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.097     5.541 r  memd/m7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.016     7.557    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197    10.754 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.754    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.503ns (68.538%)  route 0.690ns (31.462%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.048     1.895 r  memd/m7seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.393    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.708 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.708    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.422ns (64.738%)  route 0.775ns (35.262%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  memd/m7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.475    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.712 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.712    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.496ns (67.678%)  route 0.714ns (32.322%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          0.395     2.050    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.042     2.092 r  memd/m7seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.320     2.412    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.724 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.724    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.465ns (64.619%)  route 0.802ns (35.381%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  memd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.234     2.126    memd/m7seg/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I0_O)        0.045     2.171 r  memd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.548    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.782 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.782    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.422ns (59.107%)  route 0.984ns (40.893%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          0.395     2.050    memd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045     2.095 r  memd/m7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.684    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.921 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.921    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.510ns (61.877%)  route 0.930ns (38.123%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.049     1.896 r  memd/m7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.739     2.634    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.954 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.954    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.530ns (61.468%)  route 0.959ns (38.532%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.892 f  memd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.286     2.178    memd/m7seg/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.044     2.222 r  memd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.704    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     4.004 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.004    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.579ns (63.041%)  route 0.926ns (36.959%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  memd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.108     1.999    memd/m7seg/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.051     2.050 r  memd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.677    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     4.020 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.020    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.492ns (59.290%)  route 1.025ns (40.710%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.191     1.847    memd/m7seg/s[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  memd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.286     2.178    memd/m7seg/A2G_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.045     2.223 r  memd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.770    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.031 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.031    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.461ns (57.870%)  route 1.063ns (42.130%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.595     1.514    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 f  memd/m7seg/clkdiv_reg[19]/Q
                         net (fo=17, routed)          0.295     1.951    memd/m7seg/s[2]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.996 r  memd/m7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.764    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.039 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.039    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            mips/dp/irreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.031ns  (logic 1.010ns (16.750%)  route 5.020ns (83.250%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           3.459     4.275    memd/SW_IBUF[9]
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.097     4.372 r  memd/q[1]_i_2/O
                         net (fo=1, routed)           0.715     5.088    memd/pReadData[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.097     5.185 r  memd/q[1]_i_1/O
                         net (fo=2, routed)           0.846     6.031    mips/dp/irreg/q_reg[31]_0[1]
    SLICE_X8Y85          FDCE                                         r  mips/dp/irreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.152     3.930    mips/dp/irreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  mips/dp/irreg/q_reg[1]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            mips/dp/wdreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 1.010ns (18.153%)  route 4.554ns (81.847%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           3.459     4.275    memd/SW_IBUF[9]
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.097     4.372 r  memd/q[1]_i_2/O
                         net (fo=1, routed)           0.715     5.088    memd/pReadData[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.097     5.185 r  memd/q[1]_i_1/O
                         net (fo=2, routed)           0.380     5.564    mips/dp/wdreg/q_reg[31]_0[1]
    SLICE_X4Y87          FDCE                                         r  mips/dp/wdreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.214     3.992    mips/dp/wdreg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  mips/dp/wdreg/q_reg[1]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            mips/dp/irreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.450ns  (logic 1.025ns (18.810%)  route 4.425ns (81.190%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           3.543     4.374    memd/SW_IBUF[8]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.097     4.471 r  memd/q[0]_i_2/O
                         net (fo=1, routed)           0.297     4.768    memd/pReadData[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.097     4.865 r  memd/q[0]_i_1/O
                         net (fo=2, routed)           0.585     5.450    mips/dp/irreg/q_reg[31]_0[0]
    SLICE_X7Y88          FDCE                                         r  mips/dp/irreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.214     3.992    mips/dp/irreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  mips/dp/irreg/q_reg[0]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            mips/dp/wdreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 1.025ns (19.509%)  route 4.230ns (80.491%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           3.543     4.374    memd/SW_IBUF[8]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.097     4.471 r  memd/q[0]_i_2/O
                         net (fo=1, routed)           0.297     4.768    memd/pReadData[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.097     4.865 r  memd/q[0]_i_1/O
                         net (fo=2, routed)           0.390     5.255    mips/dp/wdreg/q_reg[31]_0[0]
    SLICE_X4Y87          FDCE                                         r  mips/dp/wdreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.214     3.992    mips/dp/wdreg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  mips/dp/wdreg/q_reg[0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            mips/dp/wdreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.412ns (27.604%)  route 3.702ns (72.396%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.185     4.499    memd/SW_IBUF[12]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.097     4.596 r  memd/q[4]_i_1/O
                         net (fo=2, routed)           0.518     5.114    mips/dp/wdreg/q_reg[31]_0[4]
    SLICE_X5Y86          FDCE                                         r  mips/dp/wdreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.213     3.991    mips/dp/wdreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  mips/dp/wdreg/q_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/pcreg/q_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.325ns (26.352%)  route 3.702ns (73.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         3.702     5.027    mips/dp/pcreg/AR[0]
    SLICE_X8Y96          FDCE                                         f  mips/dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.157     3.935    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDCE                                         r  mips/dp/pcreg/q_reg[30]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            mips/dp/irreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.412ns (28.274%)  route 3.581ns (71.726%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.185     4.499    memd/SW_IBUF[12]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.097     4.596 r  memd/q[4]_i_1/O
                         net (fo=2, routed)           0.396     4.993    mips/dp/irreg/q_reg[31]_0[4]
    SLICE_X5Y85          FDCE                                         r  mips/dp/irreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.212     3.990    mips/dp/irreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  mips/dp/irreg/q_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/alureg/q_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.325ns (26.874%)  route 3.605ns (73.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         3.605     4.929    mips/dp/alureg/AR[0]
    SLICE_X8Y95          FDCE                                         f  mips/dp/alureg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.157     3.935    mips/dp/alureg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  mips/dp/alureg/q_reg[30]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/rd1reg/q_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.325ns (26.874%)  route 3.605ns (73.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         3.605     4.929    mips/dp/rd1reg/AR[0]
    SLICE_X9Y95          FDCE                                         f  mips/dp/rd1reg/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.157     3.935    mips/dp/rd1reg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  mips/dp/rd1reg/q_reg[24]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/rd1reg/q_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.325ns (26.874%)  route 3.605ns (73.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         3.605     4.929    mips/dp/rd1reg/AR[0]
    SLICE_X8Y95          FDCE                                         f  mips/dp/rd1reg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.157     3.935    mips/dp/rd1reg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  mips/dp/rd1reg/q_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            memd/io/status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.235ns (38.856%)  route 0.370ns (61.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.370     0.606    memd/io/BTNR_IBUF
    SLICE_X0Y84          FDRE                                         r  memd/io/status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.871     2.036    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  memd/io/status_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            memd/io/status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.235ns (35.731%)  route 0.423ns (64.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.659    memd/io/BTNR_IBUF
    SLICE_X0Y84          FDRE                                         r  memd/io/status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.871     2.036    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  memd/io/status_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[7]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/io/led1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.936%)  route 0.476ns (66.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.720    memd/io/AR[0]
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    memd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  memd/io/led1_reg[9]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/m7seg/clkdiv_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.922%)  route 0.476ns (66.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.721    memd/m7seg/AR[0]
    SLICE_X4Y80          FDCE                                         f  memd/m7seg/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     2.029    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            memd/m7seg/clkdiv_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.244ns (33.922%)  route 0.476ns (66.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=242, routed)         0.476     0.721    memd/m7seg/AR[0]
    SLICE_X4Y80          FDCE                                         f  memd/m7seg/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     2.029    memd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDCE                                         r  memd/m7seg/clkdiv_reg[17]/C





