{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449337628417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449337628417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 11:47:08 2015 " "Processing started: Sat Dec 05 11:47:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449337628417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449337628417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PartBCon -c PartBCon " "Command: quartus_map --read_settings_files=on --write_settings_files=off PartBCon -c PartBCon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449337628417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449337630038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449337630178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449337630178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(18) " "Verilog HDL information at TRISCCON.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449337630248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449337630258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449337630258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partbcon.bdf 1 1 " "Found 1 design units, including 1 entities, in source file partbcon.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartBCon " "Found entity 1: PartBCon" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449337630328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449337630328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartBCon " "Elaborating entity \"PartBCon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449337630468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "PartBCon.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 32 656 824 112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449337630508 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dec TRISCCON.v(28) " "Verilog HDL Always Construct warning at TRISCCON.v(28): variable \"Dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(28) " "Verilog HDL Case Statement warning at TRISCCON.v(28): incomplete case statement has no default case item" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TRISCCON.v(28) " "Verilog HDL Case Statement information at TRISCCON.v(28): all case item expressions in this case statement are onehot" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(18) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(18) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(18) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(18) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(18) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(18) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(18) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(18) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(18) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(18) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(18) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(18) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P TRISCCON.v(18) " "Inferred latch for \"nextstate.P\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630528 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O TRISCCON.v(18) " "Inferred latch for \"nextstate.O\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N TRISCCON.v(18) " "Inferred latch for \"nextstate.N\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M TRISCCON.v(18) " "Inferred latch for \"nextstate.M\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L TRISCCON.v(18) " "Inferred latch for \"nextstate.L\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K TRISCCON.v(18) " "Inferred latch for \"nextstate.K\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J TRISCCON.v(18) " "Inferred latch for \"nextstate.J\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I TRISCCON.v(18) " "Inferred latch for \"nextstate.I\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H TRISCCON.v(18) " "Inferred latch for \"nextstate.H\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G TRISCCON.v(18) " "Inferred latch for \"nextstate.G\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F TRISCCON.v(18) " "Inferred latch for \"nextstate.F\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E TRISCCON.v(18) " "Inferred latch for \"nextstate.E\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630538 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D TRISCCON.v(18) " "Inferred latch for \"nextstate.D\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630548 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C TRISCCON.v(18) " "Inferred latch for \"nextstate.C\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630548 "|PartBCon|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B TRISCCON.v(18) " "Inferred latch for \"nextstate.B\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630548 "|PartBCon|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst " "Elaborating entity \"ID\" for hierarchy \"ID:inst\"" {  } { { "PartBCon.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 88 256 392 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449337630568 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(11) " "Verilog HDL Case Statement warning at ID.v(11): incomplete case statement has no default case item" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ID.v(9) " "Verilog HDL Always Construct warning at ID.v(9): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ID.v(9) " "Inferred latch for \"S\[10\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ID.v(9) " "Inferred latch for \"S\[9\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ID.v(9) " "Inferred latch for \"S\[8\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ID.v(9) " "Inferred latch for \"S\[7\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ID.v(9) " "Inferred latch for \"S\[6\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ID.v(9) " "Inferred latch for \"S\[5\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ID.v(9) " "Inferred latch for \"S\[4\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ID.v(9) " "Inferred latch for \"S\[3\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ID.v(9) " "Inferred latch for \"S\[2\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ID.v(9) " "Inferred latch for \"S\[1\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ID.v(9) " "Inferred latch for \"S\[0\]\" at ID.v(9)" {  } { { "../../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449337630578 "|PartBCon|ID:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[6\] controller:inst1\|S\[7\] " "Duplicate LATCH primitive \"controller:inst1\|S\[6\]\" merged with LATCH primitive \"controller:inst1\|S\[7\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449337631768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[2\] controller:inst1\|S\[3\] " "Duplicate LATCH primitive \"controller:inst1\|S\[2\]\" merged with LATCH primitive \"controller:inst1\|S\[3\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449337631768 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449337631768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.O_300 " "Latch controller:inst1\|nextstate.O_300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.H_364 " "Latch controller:inst1\|nextstate.H_364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.L_327 " "Latch controller:inst1\|nextstate.L_327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.P_293 " "Latch controller:inst1\|nextstate.P_293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.F_378 " "Latch controller:inst1\|nextstate.F_378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|nextstate.G_371 " "Latch controller:inst1\|nextstate.G_371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449337631778 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449337631778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sig5 GND " "Pin \"Sig5\" is stuck at GND" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 216 984 1160 232 "Sig5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449337631818 "|PartBCon|Sig5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sig1 GND " "Pin \"Sig1\" is stuck at GND" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 232 984 1160 248 "Sig1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449337631818 "|PartBCon|Sig1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449337631818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449337631908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449337632098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449337632718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449337632718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3 " "No output dependent on input pin \"I3\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 112 64 232 128 "I3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449337633108 "|PartBCon|I3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2 " "No output dependent on input pin \"I2\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 128 64 232 144 "I2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449337633108 "|PartBCon|I2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1 " "No output dependent on input pin \"I1\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 144 64 232 160 "I1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449337633108 "|PartBCon|I1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0 " "No output dependent on input pin \"I0\"" {  } { { "PartBCon.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/PartBCon.bdf" { { 160 64 232 176 "I0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449337633108 "|PartBCon|I0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449337633108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449337633118 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449337633118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449337633118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449337633118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449337633358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 11:47:13 2015 " "Processing ended: Sat Dec 05 11:47:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449337633358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449337633358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449337633358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449337633358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449337635149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449337635149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 11:47:14 2015 " "Processing started: Sat Dec 05 11:47:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449337635149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449337635149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PartBCon -c PartBCon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PartBCon -c PartBCon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449337635159 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449337635259 ""}
{ "Info" "0" "" "Project  = PartBCon" {  } {  } 0 0 "Project  = PartBCon" 0 0 "Fitter" 0 0 1449337635259 ""}
{ "Info" "0" "" "Revision = PartBCon" {  } {  } 0 0 "Revision = PartBCon" 0 0 "Fitter" 0 0 1449337635259 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449337635629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PartBCon EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"PartBCon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449337635669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449337635743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449337635743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449337635863 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449337635883 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449337636393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449337636393 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449337636393 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449337636393 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449337636393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449337636393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449337636393 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449337636393 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449337636633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PartBCon.sdc " "Synopsys Design Constraints File file not found: 'PartBCon.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449337636633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449337636643 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449337636643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst1\|Selector47~0  " "Automatically promoted node controller:inst1\|Selector47~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449337636653 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|Selector47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449337636653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst1\|WideNor0  " "Automatically promoted node controller:inst1\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449337636653 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449337636653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst1\|state.1110  " "Automatically promoted node controller:inst1\|state.1110 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|WideOr6 " "Destination node controller:inst1\|WideOr6" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|WideOr6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[9\] " "Destination node controller:inst1\|S\[9\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[8\] " "Destination node controller:inst1\|S\[8\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[7\] " "Destination node controller:inst1\|S\[7\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[5\] " "Destination node controller:inst1\|S\[5\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[4\] " "Destination node controller:inst1\|S\[4\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|S\[3\] " "Destination node controller:inst1\|S\[3\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449337636663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449337636663 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|state.1110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449337636663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449337636753 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449337636753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449337636753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449337636753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449337636753 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449337636763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449337636763 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449337636763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449337636773 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449337636773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449337636773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449337636793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449337638514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449337638644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449337638654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449337639424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449337639424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449337639504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449337640754 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449337640754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449337641460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449337641460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449337641460 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449337641480 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449337641480 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig0 0 " "Pin \"Sig0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig3 0 " "Pin \"Sig3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig4 0 " "Pin \"Sig4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig42 0 " "Pin \"Sig42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig2 0 " "Pin \"Sig2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig7 0 " "Pin \"Sig7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig9 0 " "Pin \"Sig9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig8 0 " "Pin \"Sig8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig11 0 " "Pin \"Sig11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig10 0 " "Pin \"Sig10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig5 0 " "Pin \"Sig5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig1 0 " "Pin \"Sig1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449337641490 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449337641490 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449337641620 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449337641630 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449337641742 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449337642032 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449337642102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.fit.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller with ID/output_files/PartBCon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449337642372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449337643972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 11:47:23 2015 " "Processing ended: Sat Dec 05 11:47:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449337643972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449337643972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449337643972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449337643972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449337645412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449337645422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 11:47:25 2015 " "Processing started: Sat Dec 05 11:47:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449337645422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449337645422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PartBCon -c PartBCon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PartBCon -c PartBCon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449337645422 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449337646865 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449337646945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449337650455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 11:47:30 2015 " "Processing ended: Sat Dec 05 11:47:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449337650455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449337650455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449337650455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449337650455 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449337651225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449337652085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449337652085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 11:47:31 2015 " "Processing started: Sat Dec 05 11:47:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449337652085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449337652085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PartBCon -c PartBCon " "Command: quartus_sta PartBCon -c PartBCon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449337652085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449337652195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449337652615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449337652685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449337652685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449337652836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PartBCon.sdc " "Synopsys Design Constraints File file not found: 'PartBCon.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449337653036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449337653036 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst1\|state.1110 controller:inst1\|state.1110 " "create_clock -period 1.000 -name controller:inst1\|state.1110 controller:inst1\|state.1110" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst1\|S\[10\] controller:inst1\|S\[10\] " "create_clock -period 1.000 -name controller:inst1\|S\[10\] controller:inst1\|S\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449337653046 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449337653146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449337653206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.983 " "Worst-case setup slack is -3.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983       -20.058 controller:inst1\|state.1110  " "   -3.983       -20.058 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019       -29.812 CLK  " "   -3.019       -29.812 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113        -3.118 controller:inst1\|S\[10\]  " "   -1.113        -3.118 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337653246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.624 " "Worst-case hold slack is -4.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.624       -38.056 controller:inst1\|S\[10\]  " "   -4.624       -38.056 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.388        -4.425 controller:inst1\|state.1110  " "   -2.388        -4.425 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.864         0.000 CLK  " "    1.864         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337653306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.041 " "Worst-case recovery slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041         0.000 controller:inst1\|S\[10\]  " "    0.041         0.000 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337653356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.404 " "Worst-case removal slack is -1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404        -6.024 controller:inst1\|S\[10\]  " "   -1.404        -6.024 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337653406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -19.799 CLK  " "   -1.469       -19.799 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 controller:inst1\|S\[10\]  " "    0.196         0.000 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst1\|state.1110  " "    0.500         0.000 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337653506 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449337654156 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449337654166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449337654196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.136 " "Worst-case setup slack is -1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136        -5.526 controller:inst1\|state.1110  " "   -1.136        -5.526 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746        -7.044 CLK  " "   -0.746        -7.044 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 controller:inst1\|S\[10\]  " "    0.144         0.000 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337654246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.192 " "Worst-case hold slack is -2.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192       -18.379 controller:inst1\|S\[10\]  " "   -2.192       -18.379 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167        -2.202 controller:inst1\|state.1110  " "   -1.167        -2.202 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844         0.000 CLK  " "    0.844         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337654296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.537 " "Worst-case recovery slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537         0.000 controller:inst1\|S\[10\]  " "    0.537         0.000 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337654336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.684 " "Worst-case removal slack is -0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -3.098 controller:inst1\|S\[10\]  " "   -0.684        -3.098 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337654366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -16.222 CLK  " "   -1.222       -16.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 controller:inst1\|S\[10\]  " "    0.355         0.000 controller:inst1\|S\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst1\|state.1110  " "    0.500         0.000 controller:inst1\|state.1110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449337654406 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449337655066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449337655266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449337655266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449337656017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 11:47:36 2015 " "Processing ended: Sat Dec 05 11:47:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449337656017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449337656017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449337656017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449337656017 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449337657287 ""}
