$timescale 1ps $end
$scope module VCDVerifySuite_Top_1 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # io_input $end
$var wire 1 ( io_output $end
$scope module hz $end
$var wire 1 $ io_input $end
$var wire 1 % reset $end
$var wire 1 & reg_ $end
$var wire 1 ' io_output $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
$end
#0
b1 !
b1 "
b0 #
b0 $
b1 %
b0 &
b0 '
b0 (
#1
b0 !
#2
b1 !
b1 "
#3
b0 !
#4
b1 !
#5
b0 !
#6
b1 !
#7
b0 !
#8
b1 !
#9
b0 !
#10
b1 !
b0 "
b0 #
b0 $
b0 %
#11
b0 !
#12
b1 !
b1 #
b1 $
#13
b0 !
#14
b1 !
b1 &
b1 '
b1 (
#15
b0 !
#16
b1 !
#17
b0 !
#18
b1 !
#19
b0 !
#20
b1 !
#21
b0 !
#22
b1 !
#23
b0 !
