    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_2_cy_psoc4_sar
ADC_2_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_2_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_2_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_2_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_2_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_2_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_2_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_2_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_2_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_2_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_2_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_2_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_2_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_2_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_2_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_2_intClock
ADC_2_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_2_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_2_intClock__ENABLE_MASK EQU 0x80000000
ADC_2_intClock__MASK EQU 0x80000000
ADC_2_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ADC_2_IRQ
ADC_2_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_2_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_2_IRQ__INTC_MASK EQU 0x4000
ADC_2_IRQ__INTC_NUMBER EQU 14
ADC_2_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_2_IRQ__INTC_PRIOR_NUM EQU 3
ADC_2_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_2_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_2_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; ADC_in
ADC_in__0__DM__MASK EQU 0x1C0000
ADC_in__0__DM__SHIFT EQU 18
ADC_in__0__DR EQU CYREG_PRT2_DR
ADC_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_in__0__HSIOM_MASK EQU 0x0F000000
ADC_in__0__HSIOM_SHIFT EQU 24
ADC_in__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_in__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_in__0__MASK EQU 0x40
ADC_in__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_in__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_in__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_in__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_in__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_in__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_in__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_in__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_in__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_in__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_in__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_in__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_in__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_in__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_in__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_in__0__PC EQU CYREG_PRT2_PC
ADC_in__0__PC2 EQU CYREG_PRT2_PC2
ADC_in__0__PORT EQU 2
ADC_in__0__PS EQU CYREG_PRT2_PS
ADC_in__0__SHIFT EQU 6
ADC_in__DR EQU CYREG_PRT2_DR
ADC_in__INTCFG EQU CYREG_PRT2_INTCFG
ADC_in__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_in__MASK EQU 0x40
ADC_in__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_in__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_in__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_in__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_in__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_in__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_in__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_in__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_in__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_in__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_in__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_in__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_in__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_in__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_in__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_in__PC EQU CYREG_PRT2_PC
ADC_in__PC2 EQU CYREG_PRT2_PC2
ADC_in__PORT EQU 2
ADC_in__PS EQU CYREG_PRT2_PS
ADC_in__SHIFT EQU 6

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Opamp_1_cy_psoc4_abuf
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

; PWM_out
PWM_out__0__DM__MASK EQU 0x07
PWM_out__0__DM__SHIFT EQU 0
PWM_out__0__DR EQU CYREG_PRT0_DR
PWM_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_out__0__HSIOM_MASK EQU 0x0000000F
PWM_out__0__HSIOM_SHIFT EQU 0
PWM_out__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_out__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_out__0__MASK EQU 0x01
PWM_out__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_out__0__OUT_SEL_SHIFT EQU 0
PWM_out__0__OUT_SEL_VAL EQU 0
PWM_out__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_out__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_out__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_out__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_out__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_out__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_out__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_out__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_out__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_out__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_out__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_out__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_out__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_out__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_out__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_out__0__PC EQU CYREG_PRT0_PC
PWM_out__0__PC2 EQU CYREG_PRT0_PC2
PWM_out__0__PORT EQU 0
PWM_out__0__PS EQU CYREG_PRT0_PS
PWM_out__0__SHIFT EQU 0
PWM_out__DR EQU CYREG_PRT0_DR
PWM_out__INTCFG EQU CYREG_PRT0_INTCFG
PWM_out__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_out__MASK EQU 0x01
PWM_out__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_out__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_out__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_out__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_out__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_out__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_out__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_out__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_out__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_out__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_out__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_out__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_out__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_out__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_out__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_out__PC EQU CYREG_PRT0_PC
PWM_out__PC2 EQU CYREG_PRT0_PC2
PWM_out__PORT EQU 0
PWM_out__PS EQU CYREG_PRT0_PS
PWM_out__SHIFT EQU 0

; opamp_m
opamp_m__0__DM__MASK EQU 0x7000
opamp_m__0__DM__SHIFT EQU 12
opamp_m__0__DR EQU CYREG_PRT1_DR
opamp_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
opamp_m__0__HSIOM_MASK EQU 0x000F0000
opamp_m__0__HSIOM_SHIFT EQU 16
opamp_m__0__INTCFG EQU CYREG_PRT1_INTCFG
opamp_m__0__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_m__0__MASK EQU 0x10
opamp_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_m__0__PC EQU CYREG_PRT1_PC
opamp_m__0__PC2 EQU CYREG_PRT1_PC2
opamp_m__0__PORT EQU 1
opamp_m__0__PS EQU CYREG_PRT1_PS
opamp_m__0__SHIFT EQU 4
opamp_m__DR EQU CYREG_PRT1_DR
opamp_m__INTCFG EQU CYREG_PRT1_INTCFG
opamp_m__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_m__MASK EQU 0x10
opamp_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_m__PC EQU CYREG_PRT1_PC
opamp_m__PC2 EQU CYREG_PRT1_PC2
opamp_m__PORT EQU 1
opamp_m__PS EQU CYREG_PRT1_PS
opamp_m__SHIFT EQU 4

; opamp_p
opamp_p__0__DM__MASK EQU 0x38000
opamp_p__0__DM__SHIFT EQU 15
opamp_p__0__DR EQU CYREG_PRT1_DR
opamp_p__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
opamp_p__0__HSIOM_MASK EQU 0x00F00000
opamp_p__0__HSIOM_SHIFT EQU 20
opamp_p__0__INTCFG EQU CYREG_PRT1_INTCFG
opamp_p__0__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_p__0__MASK EQU 0x20
opamp_p__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_p__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_p__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_p__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_p__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_p__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_p__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_p__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_p__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_p__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_p__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_p__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_p__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_p__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_p__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_p__0__PC EQU CYREG_PRT1_PC
opamp_p__0__PC2 EQU CYREG_PRT1_PC2
opamp_p__0__PORT EQU 1
opamp_p__0__PS EQU CYREG_PRT1_PS
opamp_p__0__SHIFT EQU 5
opamp_p__DR EQU CYREG_PRT1_DR
opamp_p__INTCFG EQU CYREG_PRT1_INTCFG
opamp_p__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_p__MASK EQU 0x20
opamp_p__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_p__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_p__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_p__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_p__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_p__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_p__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_p__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_p__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_p__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_p__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_p__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_p__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_p__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_p__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_p__PC EQU CYREG_PRT1_PC
opamp_p__PC2 EQU CYREG_PRT1_PC2
opamp_p__PORT EQU 1
opamp_p__PS EQU CYREG_PRT1_PS
opamp_p__SHIFT EQU 5

; opamp_out
opamp_out__0__DM__MASK EQU 0xE00
opamp_out__0__DM__SHIFT EQU 9
opamp_out__0__DR EQU CYREG_PRT1_DR
opamp_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
opamp_out__0__HSIOM_MASK EQU 0x0000F000
opamp_out__0__HSIOM_SHIFT EQU 12
opamp_out__0__INTCFG EQU CYREG_PRT1_INTCFG
opamp_out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_out__0__MASK EQU 0x08
opamp_out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_out__0__PC EQU CYREG_PRT1_PC
opamp_out__0__PC2 EQU CYREG_PRT1_PC2
opamp_out__0__PORT EQU 1
opamp_out__0__PS EQU CYREG_PRT1_PS
opamp_out__0__SHIFT EQU 3
opamp_out__DR EQU CYREG_PRT1_DR
opamp_out__INTCFG EQU CYREG_PRT1_INTCFG
opamp_out__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_out__MASK EQU 0x08
opamp_out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_out__PC EQU CYREG_PRT1_PC
opamp_out__PC2 EQU CYREG_PRT1_PC2
opamp_out__PORT EQU 1
opamp_out__PS EQU CYREG_PRT1_PS
opamp_out__SHIFT EQU 3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
