#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 10 14:51:36 2024
# Process ID: 12072
# Current directory: K:/APP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9896 K:\APP\pb_APP_log_comb.xpr
# Log file: K:/APP/vivado.log
# Journal file: K:/APP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/APP/pb_APP_log_comb.xpr
WWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'K:/APP/pb_APP_log_comb.gen/sources_1'.SScanning sources...
Finished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
oopen_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1072.574 ; gain = 0.000elaunch_runs impl_1 -to_step write_bitstream
[Wed Jan 10 14:55:11 2024] Launched synth_1...
Run output will be captured here: K:/APP/pb_APP_log_comb.runs/synth_1/runme.log
[Wed Jan 10 14:55:11 2024] Launched impl_1...
Run output will be captured here: K:/APP/pb_APP_log_comb.runs/impl_1/runme.log
open_hw_manager
archive_project K:/pb_APP_log_comb.xpr.zip -temp_dir K:/APP/.Xil/Vivado-17828-gegi-3024-09win -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'K:/APP/.Xil/Vivado-17828-gegi-3024-09win' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'K:/APP/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (K:/pb_APP_log_comb.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.574 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FF92A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2561.441 ; gain = 1488.867
set_property PROGRAM.FILE {K:/APP/pb_APP_log_comb.runs/impl_1/AppCombi_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {K:/APP/pb_APP_log_comb.runs/impl_1/AppCombi_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FF92A
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: AppCombi_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3154.477 ; gain = 263.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:40]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:34' bound to instance 'inst_add' of component 'Add4bits' [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Add4bits' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addA' of component 'Add1bit' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Add1bit' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add1bit' (5#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:42]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addB' of component 'Add1bit' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:66]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addC' of component 'Add1bit' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:75]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addD' of component 'Add1bit' [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'Add4bits' (6#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (7#1) [K:/APP/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3203.203 ; gain = 312.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3221.137 ; gain = 330.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3221.137 ; gain = 330.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3233.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [K:/APP/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
Finished Parsing XDC File [K:/APP/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3437.363 ; gain = 546.699
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3437.363 ; gain = 856.969
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FF92A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {K:/APP/pb_APP_log_comb.runs/impl_1/AppCombi_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FF92A
archive_project K:/pb_APP_log_comb.xpr.zip -temp_dir K:/APP/.Xil/Vivado-17828-gegi-3024-09win -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'K:/APP/.Xil/Vivado-17828-gegi-3024-09win' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'K:/APP/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (K:/pb_APP_log_comb.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project K:/pb_APP_log_comb.xpr.zip -temp_dir K:/APP/.Xil/Vivado-17828-gegi-3024-09win -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'K:/APP/.Xil/Vivado-17828-gegi-3024-09win' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'K:/APP/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (K:/pb_APP_log_comb.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
