

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Jan 12 01:49:45 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 23/03/2023 GMT
    19                           ; 
    20                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4620 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000000                     
    53                           	psect	idataCOMRAM
    54   0011A4                     __pidataCOMRAM:
    55                           	callstack 0
    56                           
    57                           ;initializer for _PORT
    58   0011A4  80                 	db	128
    59   0011A5  0F                 	db	15
    60   0011A6  81                 	db	129
    61   0011A7  0F                 	db	15
    62   0011A8  82                 	db	130
    63   0011A9  0F                 	db	15
    64   0011AA  83                 	db	131
    65   0011AB  0F                 	db	15
    66   0011AC  84                 	db	132
    67   0011AD  0F                 	db	15
    68                           
    69                           ;initializer for _LAT
    70   0011AE  89                 	db	137
    71   0011AF  0F                 	db	15
    72   0011B0  8A                 	db	138
    73   0011B1  0F                 	db	15
    74   0011B2  8B                 	db	139
    75   0011B3  0F                 	db	15
    76   0011B4  8C                 	db	140
    77   0011B5  0F                 	db	15
    78   0011B6  8D                 	db	141
    79   0011B7  0F                 	db	15
    80                           
    81                           ;initializer for _TRIS
    82   0011B8  92                 	db	146
    83   0011B9  0F                 	db	15
    84   0011BA  93                 	db	147
    85   0011BB  0F                 	db	15
    86   0011BC  94                 	db	148
    87   0011BD  0F                 	db	15
    88   0011BE  95                 	db	149
    89   0011BF  0F                 	db	15
    90   0011C0  96                 	db	150
    91   0011C1  0F                 	db	15
    92                           
    93                           	psect	nvCOMRAM
    94   000025                     __pnvCOMRAM:
    95                           	callstack 0
    96   000025                     _ret:
    97                           	callstack 0
    98   000025                     	ds	1
    99   000000                     _PORTE	set	3972
   100   000000                     _PORTD	set	3971
   101   000000                     _PORTC	set	3970
   102   000000                     _PORTB	set	3969
   103   000000                     _PORTA	set	3968
   104   000000                     _LATA	set	3977
   105   000000                     _TRISA	set	3986
   106   000000                     _TRISE	set	3990
   107   000000                     _TRISD	set	3989
   108   000000                     _TRISC	set	3988
   109   000000                     _TRISB	set	3987
   110   000000                     _LATE	set	3981
   111   000000                     _LATD	set	3980
   112   000000                     _LATC	set	3979
   113   000000                     _LATB	set	3978
   114                           
   115                           ; #config settings
   116                           
   117                           	psect	cinit
   118   00117A                     __pcinit:
   119                           	callstack 0
   120   00117A                     start_initialization:
   121                           	callstack 0
   122   00117A                     __initialization:
   123                           	callstack 0
   124                           
   125                           ; Initialize objects allocated to COMRAM (30 bytes)
   126                           ; load TBLPTR registers with __pidataCOMRAM
   127   00117A  0EA4               	movlw	low __pidataCOMRAM
   128   00117C  6EF6               	movwf	tblptrl,c
   129   00117E  0E11               	movlw	high __pidataCOMRAM
   130   001180  6EF7               	movwf	tblptrh,c
   131   001182  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   132   001184  6EF8               	movwf	tblptru,c
   133   001186  EE00  F001         	lfsr	0,__pdataCOMRAM
   134   00118A  EE10 F01E          	lfsr	1,30
   135   00118E                     copy_data0:
   136   00118E  0009               	tblrd		*+
   137   001190  CFF5 FFEE          	movff	tablat,postinc0
   138   001194  50E5               	movf	postdec1,w,c
   139   001196  50E1               	movf	fsr1l,w,c
   140   001198  E1FA               	bnz	copy_data0
   141   00119A                     end_of_initialization:
   142                           	callstack 0
   143   00119A                     __end_of__initialization:
   144                           	callstack 0
   145   00119A  0E00               	movlw	low (__Lmediumconst shr (0+16))
   146   00119C  6EF8               	movwf	tblptru,c
   147   00119E  0100               	movlb	0
   148   0011A0  EF93  F008         	goto	_main	;jump to C main() function
   149                           
   150                           	psect	dataCOMRAM
   151   000001                     __pdataCOMRAM:
   152                           	callstack 0
   153   000001                     _PORT:
   154                           	callstack 0
   155   000001                     	ds	10
   156   00000B                     _LAT:
   157                           	callstack 0
   158   00000B                     	ds	10
   159   000015                     _TRIS:
   160                           	callstack 0
   161   000015                     	ds	10
   162                           
   163                           	psect	cstackCOMRAM
   164   00001F                     __pcstackCOMRAM:
   165                           	callstack 0
   166   00001F                     hal_gpio_port_init@direction:
   167                           	callstack 0
   168   00001F                     hal_gpio_port_write@logic:
   169                           	callstack 0
   170                           
   171                           ; 1 bytes @ 0x0
   172   00001F                     	ds	1
   173   000020                     ??_hal_gpio_port_init:
   174   000020                     ??_hal_gpio_port_write:
   175                           
   176                           ; 1 bytes @ 0x1
   177   000020                     	ds	2
   178   000022                     hal_gpio_port_init@ret:
   179                           	callstack 0
   180   000022                     hal_gpio_port_write@ret:
   181                           	callstack 0
   182                           
   183                           ; 1 bytes @ 0x3
   184   000022                     	ds	1
   185   000023                     hal_gpio_port_init@port:
   186                           	callstack 0
   187   000023                     hal_gpio_port_write@port:
   188                           	callstack 0
   189                           
   190                           ; 1 bytes @ 0x4
   191   000023                     	ds	1
   192   000024                     ??_main:
   193                           
   194                           ; 1 bytes @ 0x5
   195   000024                     	ds	1
   196                           
   197 ;;
   198 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   199 ;;
   200 ;; *************** function _main *****************
   201 ;; Defined at:
   202 ;;		line 12 in file "main.c"
   203 ;; Parameters:    Size  Location     Type
   204 ;;		None
   205 ;; Auto vars:     Size  Location     Type
   206 ;;		None
   207 ;; Return value:  Size  Location     Type
   208 ;;                  2  137[None  ] int 
   209 ;; Registers used:
   210 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   211 ;; Tracked objects:
   212 ;;		On entry : 0/0
   213 ;;		On exit  : 0/0
   214 ;;		Unchanged: 0/0
   215 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   216 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   217 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   218 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   219 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   220 ;;Total ram usage:        1 bytes
   221 ;; Hardware stack levels required when called: 1
   222 ;; This function calls:
   223 ;;		_hal_gpio_port_init
   224 ;;		_hal_gpio_port_write
   225 ;; This function is called by:
   226 ;;		Startup code after reset
   227 ;; This function uses a non-reentrant model
   228 ;;
   229                           
   230                           	psect	text0
   231   001126                     __ptext0:
   232                           	callstack 0
   233   001126                     _main:
   234                           	callstack 30
   235   001126                     
   236                           ;main.c: 13:     ret = hal_gpio_port_init(PORTC_INDEX, GPIO_OUTPUT);
   237   001126  0E00               	movlw	0
   238   001128  6E1F               	movwf	hal_gpio_port_init@direction^0,c
   239   00112A  0E02               	movlw	2
   240   00112C  EC4A  F008         	call	_hal_gpio_port_init
   241   001130  6E25               	movwf	_ret^0,c
   242                           
   243                           ;main.c: 14:     ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOGIC_HIGH);
   244   001132  0E01               	movlw	1
   245   001134  6E1F               	movwf	hal_gpio_port_write@logic^0,c
   246   001136  0E02               	movlw	2
   247   001138  EC01  F008         	call	_hal_gpio_port_write
   248   00113C  6E25               	movwf	_ret^0,c
   249   00113E                     l138:
   250                           
   251                           ;main.c: 17:     {;main.c: 18:         ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOG
      +                          IC_HIGH);
   252   00113E  0E01               	movlw	1
   253   001140  6E1F               	movwf	hal_gpio_port_write@logic^0,c
   254   001142  0E02               	movlw	2
   255   001144  EC01  F008         	call	_hal_gpio_port_write
   256   001148  6E25               	movwf	_ret^0,c
   257   00114A                     
   258                           ;main.c: 19:         _delay((unsigned long)((200)*((2 *1000000UL)/4000.0)));
   259   00114A  0E82               	movlw	130
   260   00114C  6E24               	movwf	??_main^0,c
   261   00114E  0EDE               	movlw	222
   262   001150                     u427:
   263   001150  2EE8               	decfsz	wreg,f,c
   264   001152  D7FE               	bra	u427
   265   001154  2E24               	decfsz	??_main^0,f,c
   266   001156  D7FC               	bra	u427
   267   001158                     
   268                           ;main.c: 20:         ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOGIC_LOW);
   269   001158  0E00               	movlw	0
   270   00115A  6E1F               	movwf	hal_gpio_port_write@logic^0,c
   271   00115C  0E02               	movlw	2
   272   00115E  EC01  F008         	call	_hal_gpio_port_write
   273   001162  6E25               	movwf	_ret^0,c
   274                           
   275                           ;main.c: 21:         _delay((unsigned long)((200)*((2 *1000000UL)/4000.0)));
   276   001164  0E82               	movlw	130
   277   001166  6E24               	movwf	??_main^0,c
   278   001168  0EDE               	movlw	222
   279   00116A                     u437:
   280   00116A  2EE8               	decfsz	wreg,f,c
   281   00116C  D7FE               	bra	u437
   282   00116E  2E24               	decfsz	??_main^0,f,c
   283   001170  D7FC               	bra	u437
   284   001172  EF9F  F008         	goto	l138
   285   001176  EF00  F000         	goto	start
   286   00117A                     __end_of_main:
   287                           	callstack 0
   288                           
   289 ;; *************** function _hal_gpio_port_write *****************
   290 ;; Defined at:
   291 ;;		line 172 in file "MCAL_Layer/HAL_gpio/hal_gpio.c"
   292 ;; Parameters:    Size  Location     Type
   293 ;;  port            1    wreg     unsigned char 
   294 ;;  logic           1    0[COMRAM] unsigned char 
   295 ;; Auto vars:     Size  Location     Type
   296 ;;  port            1    4[COMRAM] unsigned char 
   297 ;;  ret             1    3[COMRAM] unsigned char 
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      unsigned char 
   300 ;; Registers used:
   301 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   307 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   308 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   309 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   310 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   311 ;;Total ram usage:        5 bytes
   312 ;; Hardware stack levels used: 1
   313 ;; This function calls:
   314 ;;		Nothing
   315 ;; This function is called by:
   316 ;;		_main
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320                           	psect	text1
   321   001002                     __ptext1:
   322                           	callstack 0
   323   001002                     _hal_gpio_port_write:
   324                           	callstack 30
   325                           
   326                           ;incstack = 0
   327                           ;hal_gpio_port_write@port stored from wreg
   328   001002  6E23               	movwf	hal_gpio_port_write@port^0,c
   329   001004                     
   330                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 172: Std_ReturnType hal_gpio_port_write(uint8 port, uin
      +                          t8 logic);MCAL_Layer/HAL_gpio/hal_gpio.c: 173: {;MCAL_Layer/HAL_gpio/hal_gpio.c: 174:   
      +                            Std_ReturnType ret = (Std_ReturnType)0x00;
   331   001004  0E00               	movlw	0
   332   001006  6E22               	movwf	hal_gpio_port_write@ret^0,c
   333   001008                     
   334                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 176:     if (port >= 0x05)
   335   001008  0E04               	movlw	4
   336   00100A  6423               	cpfsgt	hal_gpio_port_write@port^0,c
   337   00100C  EF0A  F008         	goto	u411
   338   001010  EF0C  F008         	goto	u410
   339   001014                     u411:
   340   001014  EF33  F008         	goto	l1057
   341   001018                     u410:
   342   001018                     l1047:
   343                           
   344                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 177:         ret = (Std_ReturnType)0x01;
   345   001018  0E01               	movlw	1
   346   00101A  6E22               	movwf	hal_gpio_port_write@ret^0,c
   347   00101C  EF48  F008         	goto	l1059
   348   001020                     l1049:
   349                           
   350                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 183:                 *LAT[port] = 0xFF;
   351   001020  5023               	movf	hal_gpio_port_write@port^0,w,c
   352   001022  0D02               	mullw	2
   353   001024  50F3               	movf	243,w,c
   354   001026  0F0B               	addlw	low _LAT
   355   001028  6ED9               	movwf	fsr2l,c
   356   00102A  6ADA               	clrf	fsr2h,c
   357   00102C  CFDE F020          	movff	postinc2,??_hal_gpio_port_write
   358   001030  CFDD F021          	movff	postdec2,??_hal_gpio_port_write+1
   359   001034  C020  FFD9         	movff	??_hal_gpio_port_write,fsr2l
   360   001038  C021  FFDA         	movff	??_hal_gpio_port_write+1,fsr2h
   361   00103C  0EFF               	movlw	255
   362   00103E  6EDF               	movwf	indf2,c
   363                           
   364                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 184:                 break;
   365   001040  EF48  F008         	goto	l1059
   366   001044                     l1051:
   367                           
   368                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 186:                 *LAT[port] = 0x00;
   369   001044  5023               	movf	hal_gpio_port_write@port^0,w,c
   370   001046  0D02               	mullw	2
   371   001048  50F3               	movf	243,w,c
   372   00104A  0F0B               	addlw	low _LAT
   373   00104C  6ED9               	movwf	fsr2l,c
   374   00104E  6ADA               	clrf	fsr2h,c
   375   001050  CFDE F020          	movff	postinc2,??_hal_gpio_port_write
   376   001054  CFDD F021          	movff	postdec2,??_hal_gpio_port_write+1
   377   001058  C020  FFD9         	movff	??_hal_gpio_port_write,fsr2l
   378   00105C  C021  FFDA         	movff	??_hal_gpio_port_write+1,fsr2h
   379   001060  6ADF               	clrf	indf2,c
   380                           
   381                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 187:                 break;
   382   001062  EF48  F008         	goto	l1059
   383   001066                     l1057:
   384   001066  501F               	movf	hal_gpio_port_write@logic^0,w,c
   385   001068  6E20               	movwf	??_hal_gpio_port_write^0,c
   386   00106A  6A21               	clrf	(??_hal_gpio_port_write+1)^0,c
   387                           
   388                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   389                           ; Switch size 1, requested type "simple"
   390                           ; Number of cases is 1, Range of values is 0 to 0
   391                           ; switch strategies available:
   392                           ; Name         Instructions Cycles
   393                           ; simple_byte            4     3 (average)
   394                           ;	Chosen strategy is simple_byte
   395   00106C  5021               	movf	(??_hal_gpio_port_write+1)^0,w,c
   396   00106E  0A00               	xorlw	0	; case 0
   397   001070  B4D8               	btfsc	status,2,c
   398   001072  EF3D  F008         	goto	l1081
   399   001076  EF0C  F008         	goto	l1047
   400   00107A                     l1081:
   401                           
   402                           ; Switch size 1, requested type "simple"
   403                           ; Number of cases is 2, Range of values is 0 to 1
   404                           ; switch strategies available:
   405                           ; Name         Instructions Cycles
   406                           ; simple_byte            7     4 (average)
   407                           ;	Chosen strategy is simple_byte
   408   00107A  5020               	movf	??_hal_gpio_port_write^0,w,c
   409   00107C  0A00               	xorlw	0	; case 0
   410   00107E  B4D8               	btfsc	status,2,c
   411   001080  EF22  F008         	goto	l1051
   412   001084  0A01               	xorlw	1	; case 1
   413   001086  B4D8               	btfsc	status,2,c
   414   001088  EF10  F008         	goto	l1049
   415   00108C  EF0C  F008         	goto	l1047
   416   001090                     l1059:
   417                           
   418                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 194:     return ret;
   419   001090  5022               	movf	hal_gpio_port_write@ret^0,w,c
   420   001092  0012               	return		;funcret
   421   001094                     __end_of_hal_gpio_port_write:
   422                           	callstack 0
   423                           
   424 ;; *************** function _hal_gpio_port_init *****************
   425 ;; Defined at:
   426 ;;		line 121 in file "MCAL_Layer/HAL_gpio/hal_gpio.c"
   427 ;; Parameters:    Size  Location     Type
   428 ;;  port            1    wreg     unsigned char 
   429 ;;  direction       1    0[COMRAM] unsigned char 
   430 ;; Auto vars:     Size  Location     Type
   431 ;;  port            1    4[COMRAM] unsigned char 
   432 ;;  ret             1    3[COMRAM] unsigned char 
   433 ;; Return value:  Size  Location     Type
   434 ;;                  1    wreg      unsigned char 
   435 ;; Registers used:
   436 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   437 ;; Tracked objects:
   438 ;;		On entry : 0/0
   439 ;;		On exit  : 0/0
   440 ;;		Unchanged: 0/0
   441 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   442 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   443 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   444 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   445 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   446 ;;Total ram usage:        5 bytes
   447 ;; Hardware stack levels used: 1
   448 ;; This function calls:
   449 ;;		Nothing
   450 ;; This function is called by:
   451 ;;		_main
   452 ;; This function uses a non-reentrant model
   453 ;;
   454                           
   455                           	psect	text2
   456   001094                     __ptext2:
   457                           	callstack 0
   458   001094                     _hal_gpio_port_init:
   459                           	callstack 30
   460                           
   461                           ;incstack = 0
   462                           ;hal_gpio_port_init@port stored from wreg
   463   001094  6E23               	movwf	hal_gpio_port_init@port^0,c
   464   001096                     
   465                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 121: Std_ReturnType hal_gpio_port_init(uint8 port, uint
      +                          8 direction);MCAL_Layer/HAL_gpio/hal_gpio.c: 122: {;MCAL_Layer/HAL_gpio/hal_gpio.c: 123:
      +                               Std_ReturnType ret = (Std_ReturnType)0x00;
   466   001096  0E00               	movlw	0
   467   001098  6E22               	movwf	hal_gpio_port_init@ret^0,c
   468   00109A                     
   469                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 125:     if (port >= 0x05)
   470   00109A  0E04               	movlw	4
   471   00109C  6423               	cpfsgt	hal_gpio_port_init@port^0,c
   472   00109E  EF53  F008         	goto	u401
   473   0010A2  EF55  F008         	goto	u400
   474   0010A6                     u401:
   475   0010A6  EF7C  F008         	goto	l1033
   476   0010AA                     u400:
   477   0010AA                     l1023:
   478                           
   479                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 126:         ret = (Std_ReturnType)0x01;
   480   0010AA  0E01               	movlw	1
   481   0010AC  6E22               	movwf	hal_gpio_port_init@ret^0,c
   482   0010AE  EF91  F008         	goto	l1035
   483   0010B2                     l1025:
   484                           
   485                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 131:                 *TRIS[port] = 0x00;
   486   0010B2  5023               	movf	hal_gpio_port_init@port^0,w,c
   487   0010B4  0D02               	mullw	2
   488   0010B6  50F3               	movf	243,w,c
   489   0010B8  0F15               	addlw	low _TRIS
   490   0010BA  6ED9               	movwf	fsr2l,c
   491   0010BC  6ADA               	clrf	fsr2h,c
   492   0010BE  CFDE F020          	movff	postinc2,??_hal_gpio_port_init
   493   0010C2  CFDD F021          	movff	postdec2,??_hal_gpio_port_init+1
   494   0010C6  C020  FFD9         	movff	??_hal_gpio_port_init,fsr2l
   495   0010CA  C021  FFDA         	movff	??_hal_gpio_port_init+1,fsr2h
   496   0010CE  6ADF               	clrf	indf2,c
   497                           
   498                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 132:                 break;
   499   0010D0  EF91  F008         	goto	l1035
   500   0010D4                     l1027:
   501                           
   502                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 134:                 *TRIS[port] = 0xFF;
   503   0010D4  5023               	movf	hal_gpio_port_init@port^0,w,c
   504   0010D6  0D02               	mullw	2
   505   0010D8  50F3               	movf	243,w,c
   506   0010DA  0F15               	addlw	low _TRIS
   507   0010DC  6ED9               	movwf	fsr2l,c
   508   0010DE  6ADA               	clrf	fsr2h,c
   509   0010E0  CFDE F020          	movff	postinc2,??_hal_gpio_port_init
   510   0010E4  CFDD F021          	movff	postdec2,??_hal_gpio_port_init+1
   511   0010E8  C020  FFD9         	movff	??_hal_gpio_port_init,fsr2l
   512   0010EC  C021  FFDA         	movff	??_hal_gpio_port_init+1,fsr2h
   513   0010F0  0EFF               	movlw	255
   514   0010F2  6EDF               	movwf	indf2,c
   515                           
   516                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 135:                 break;
   517   0010F4  EF91  F008         	goto	l1035
   518   0010F8                     l1033:
   519   0010F8  501F               	movf	hal_gpio_port_init@direction^0,w,c
   520   0010FA  6E20               	movwf	??_hal_gpio_port_init^0,c
   521   0010FC  6A21               	clrf	(??_hal_gpio_port_init+1)^0,c
   522                           
   523                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   524                           ; Switch size 1, requested type "simple"
   525                           ; Number of cases is 1, Range of values is 0 to 0
   526                           ; switch strategies available:
   527                           ; Name         Instructions Cycles
   528                           ; simple_byte            4     3 (average)
   529                           ;	Chosen strategy is simple_byte
   530   0010FE  5021               	movf	(??_hal_gpio_port_init+1)^0,w,c
   531   001100  0A00               	xorlw	0	; case 0
   532   001102  B4D8               	btfsc	status,2,c
   533   001104  EF86  F008         	goto	l1083
   534   001108  EF55  F008         	goto	l1023
   535   00110C                     l1083:
   536                           
   537                           ; Switch size 1, requested type "simple"
   538                           ; Number of cases is 2, Range of values is 0 to 1
   539                           ; switch strategies available:
   540                           ; Name         Instructions Cycles
   541                           ; simple_byte            7     4 (average)
   542                           ;	Chosen strategy is simple_byte
   543   00110C  5020               	movf	??_hal_gpio_port_init^0,w,c
   544   00110E  0A00               	xorlw	0	; case 0
   545   001110  B4D8               	btfsc	status,2,c
   546   001112  EF59  F008         	goto	l1025
   547   001116  0A01               	xorlw	1	; case 1
   548   001118  B4D8               	btfsc	status,2,c
   549   00111A  EF6A  F008         	goto	l1027
   550   00111E  EF55  F008         	goto	l1023
   551   001122                     l1035:
   552                           
   553                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 142:     return ret;
   554   001122  5022               	movf	hal_gpio_port_init@ret^0,w,c
   555   001124  0012               	return		;funcret
   556   001126                     __end_of_hal_gpio_port_init:
   557                           	callstack 0
   558                           
   559                           	psect	smallconst
   560   001000                     __psmallconst:
   561                           	callstack 0
   562   001000  00                 	db	0
   563   001001  00                 	db	0	; dummy byte at the end
   564   000000                     
   565                           	psect	rparam
   566   000000                     
   567                           	psect	config
   568                           
   569                           ; Padding undefined space
   570   300000                     	org	3145728
   571   300000  FF                 	db	255
   572                           
   573                           ;Config register CONFIG1H @ 0x300001
   574                           ;	Oscillator Selection bits
   575                           ;	OSC = HS, HS oscillator
   576                           ;	Fail-Safe Clock Monitor Enable bit
   577                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   578                           ;	Internal/External Oscillator Switchover bit
   579                           ;	IESO = OFF, Oscillator Switchover mode disabled
   580   300001                     	org	3145729
   581   300001  02                 	db	2
   582                           
   583                           ;Config register CONFIG2L @ 0x300002
   584                           ;	Power-up Timer Enable bit
   585                           ;	PWRT = OFF, PWRT disabled
   586                           ;	Brown-out Reset Enable bits
   587                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   588                           ;	Brown Out Reset Voltage bits
   589                           ;	BORV = 1, 
   590   300002                     	org	3145730
   591   300002  09                 	db	9
   592                           
   593                           ;Config register CONFIG2H @ 0x300003
   594                           ;	Watchdog Timer Enable bit
   595                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   596                           ;	Watchdog Timer Postscale Select bits
   597                           ;	WDTPS = 32768, 1:32768
   598   300003                     	org	3145731
   599   300003  1E                 	db	30
   600                           
   601                           ; Padding undefined space
   602   300004                     	org	3145732
   603   300004  FF                 	db	255
   604                           
   605                           ;Config register CONFIG3H @ 0x300005
   606                           ;	CCP2 MUX bit
   607                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   608                           ;	PORTB A/D Enable bit
   609                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   610                           ;	Low-Power Timer1 Oscillator Enable bit
   611                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   612                           ;	MCLR Pin Enable bit
   613                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   614   300005                     	org	3145733
   615   300005  81                 	db	129
   616                           
   617                           ;Config register CONFIG4L @ 0x300006
   618                           ;	Stack Full/Underflow Reset Enable bit
   619                           ;	STVREN = ON, Stack full/underflow will cause Reset
   620                           ;	Single-Supply ICSP Enable bit
   621                           ;	LVP = OFF, Single-Supply ICSP disabled
   622                           ;	Extended Instruction Set Enable bit
   623                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   624                           ;	Background Debugger Enable bit
   625                           ;	DEBUG = 0x1, unprogrammed default
   626   300006                     	org	3145734
   627   300006  81                 	db	129
   628                           
   629                           ; Padding undefined space
   630   300007                     	org	3145735
   631   300007  FF                 	db	255
   632                           
   633                           ;Config register CONFIG5L @ 0x300008
   634                           ;	Code Protection bit
   635                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   636                           ;	Code Protection bit
   637                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   638                           ;	Code Protection bit
   639                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   640                           ;	Code Protection bit
   641                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   642   300008                     	org	3145736
   643   300008  0F                 	db	15
   644                           
   645                           ;Config register CONFIG5H @ 0x300009
   646                           ;	Boot Block Code Protection bit
   647                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   648                           ;	Data EEPROM Code Protection bit
   649                           ;	CPD = OFF, Data EEPROM not code-protected
   650   300009                     	org	3145737
   651   300009  C0                 	db	192
   652                           
   653                           ;Config register CONFIG6L @ 0x30000A
   654                           ;	Write Protection bit
   655                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   656                           ;	Write Protection bit
   657                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   658                           ;	Write Protection bit
   659                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   660                           ;	Write Protection bit
   661                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   662   30000A                     	org	3145738
   663   30000A  0F                 	db	15
   664                           
   665                           ;Config register CONFIG6H @ 0x30000B
   666                           ;	Configuration Register Write Protection bit
   667                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   668                           ;	Boot Block Write Protection bit
   669                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   670                           ;	Data EEPROM Write Protection bit
   671                           ;	WRTD = OFF, Data EEPROM not write-protected
   672   30000B                     	org	3145739
   673   30000B  E0                 	db	224
   674                           
   675                           ;Config register CONFIG7L @ 0x30000C
   676                           ;	Table Read Protection bit
   677                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   678                           ;	Table Read Protection bit
   679                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   680                           ;	Table Read Protection bit
   681                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   682                           ;	Table Read Protection bit
   683                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   684   30000C                     	org	3145740
   685   30000C  0F                 	db	15
   686                           
   687                           ;Config register CONFIG7H @ 0x30000D
   688                           ;	Boot Block Table Read Protection bit
   689                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   690   30000D                     	org	3145741
   691   30000D  40                 	db	64
   692                           tosu	equ	0xFFF
   693                           tosh	equ	0xFFE
   694                           tosl	equ	0xFFD
   695                           stkptr	equ	0xFFC
   696                           pclatu	equ	0xFFB
   697                           pclath	equ	0xFFA
   698                           pcl	equ	0xFF9
   699                           tblptru	equ	0xFF8
   700                           tblptrh	equ	0xFF7
   701                           tblptrl	equ	0xFF6
   702                           tablat	equ	0xFF5
   703                           prodh	equ	0xFF4
   704                           prodl	equ	0xFF3
   705                           indf0	equ	0xFEF
   706                           postinc0	equ	0xFEE
   707                           postdec0	equ	0xFED
   708                           preinc0	equ	0xFEC
   709                           plusw0	equ	0xFEB
   710                           fsr0h	equ	0xFEA
   711                           fsr0l	equ	0xFE9
   712                           wreg	equ	0xFE8
   713                           indf1	equ	0xFE7
   714                           postinc1	equ	0xFE6
   715                           postdec1	equ	0xFE5
   716                           preinc1	equ	0xFE4
   717                           plusw1	equ	0xFE3
   718                           fsr1h	equ	0xFE2
   719                           fsr1l	equ	0xFE1
   720                           bsr	equ	0xFE0
   721                           indf2	equ	0xFDF
   722                           postinc2	equ	0xFDE
   723                           postdec2	equ	0xFDD
   724                           preinc2	equ	0xFDC
   725                           plusw2	equ	0xFDB
   726                           fsr2h	equ	0xFDA
   727                           fsr2l	equ	0xFD9
   728                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      6      37
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    LAT	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    PORT	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    TRIS	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_hal_gpio_port_init
    _main->_hal_gpio_port_write

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0     530
                                              5 COMRAM     1     1      0
                 _hal_gpio_port_init
                _hal_gpio_port_write
 ---------------------------------------------------------------------------------
 (1) _hal_gpio_port_write                                  5     4      1     341
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 (1) _hal_gpio_port_init                                   5     4      1     189
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _hal_gpio_port_init
   _hal_gpio_port_write

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      6      25       1       29.1%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      25      39        0.0%
DATA                 0      0      25       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Jan 12 01:49:45 2024

                         l96 1124                          l120 1092                          l138 113E  
                        _LAT 000B                          u400 10AA                          u401 10A6  
                        u410 1018                          u411 1014                          u427 1150  
                        u437 116A                          _ret 0025                          wreg 0FE8  
                       l1021 109A                         l1023 10AA                         l1025 10B2  
                       l1033 10F8                         l1027 10D4                         l1035 1122  
                       l1019 1096                         l1051 1044                         l1043 1004  
                       l1045 1008                         l1047 1018                         l1071 1158  
                       l1081 107A                         l1049 1020                         l1057 1066  
                       l1083 110C                         l1059 1090                         l1067 1126  
                       l1069 114A                         _LATA 0F89                         _LATB 0F8A  
                       _LATC 0F8B                         _LATD 0F8C                         _LATE 0F8D  
                       _PORT 0001                         _TRIS 0015           _hal_gpio_port_init 1094  
                       _main 1126                         fsr2h 0FDA                         indf2 0FDF  
                       fsr1l 0FE1                         fsr2l 0FD9                         prodl 0FF3  
                       start 0000          ?_hal_gpio_port_init 001F                 ___param_bank 0000  
                      ?_main 001F                        _PORTA 0F80                        _PORTB 0F81  
                      _PORTC 0F82                        _PORTD 0F83                        _PORTE 0F84  
                      _TRISA 0F92                        _TRISB 0F93                        _TRISC 0F94  
                      _TRISD 0F95                        _TRISE 0F96         ??_hal_gpio_port_init 0020  
        _hal_gpio_port_write 1002                        tablat 0FF5                        status 0FD8  
            __initialization 117A         ?_hal_gpio_port_write 001F                 __end_of_main 117A  
                     ??_main 0024                __activetblptr 0002        ??_hal_gpio_port_write 0020  
                     isa$std 0001                 __pdataCOMRAM 0001                 __mediumconst 0000  
                     tblptrh 0FF7                       tblptrl 0FF6                       tblptru 0FF8  
                 __accesstop 0080      __end_of__initialization 119A                ___rparam_used 0001  
             __pcstackCOMRAM 001F                   __pnvCOMRAM 0025                      __Hparam 0000  
                    __Lparam 0000                 __psmallconst 1000                      __pcinit 117A  
                    __ramtop 1000                      __ptext0 1126                      __ptext1 1002  
                    __ptext2 1094         end_of_initialization 119A                __Lmediumconst 0000  
                    postdec1 0FE5                      postdec2 0FDD                      postinc0 0FEE  
                    postinc2 0FDE  __end_of_hal_gpio_port_write 1094                __pidataCOMRAM 11A4  
        start_initialization 117A                  __smallconst 1000   __end_of_hal_gpio_port_init 1126  
                  copy_data0 118E                     __Hrparam 0000                     __Lrparam 0000  
   hal_gpio_port_write@logic 001F                     isa$xinst 0000       hal_gpio_port_init@port 0023  
    hal_gpio_port_write@port 0023        hal_gpio_port_init@ret 0022       hal_gpio_port_write@ret 0022  
hal_gpio_port_init@direction 001F  
