
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034872                       # Number of seconds simulated
sim_ticks                                 34871785545                       # Number of ticks simulated
final_tick                               561175835553                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293669                       # Simulator instruction rate (inst/s)
host_op_rate                                   380221                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3192669                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907808                       # Number of bytes of host memory used
host_seconds                                 10922.45                       # Real time elapsed on the host
sim_insts                                  3207586793                       # Number of instructions simulated
sim_ops                                    4152943469                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       613888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1059200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1704320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3383168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1404032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1404032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4796                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8275                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13315                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26431                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10969                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10969                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17604146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30374126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48873895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97017344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40262693                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40262693                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40262693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17604146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30374126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48873895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137280037                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83625386                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31521484                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25716210                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2103188                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13450675                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12438669                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260574                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92554                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32675644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171284388                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31521484                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15699243                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37138126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10972670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4662670                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15906329                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83328563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46190437     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3032302      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4570438      5.48%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3164961      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2217959      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172672      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311886      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2798656      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17869252     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83328563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048234                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33608492                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4891481                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35458965                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517755                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8851862                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311405                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205121255                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8851862                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35474473                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         499210                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1687437                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34072703                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742872                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199041562                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151835                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279128347                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926555714                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926555714                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107137915                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35895                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8142119                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18253291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9346410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112550                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2781427                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185555384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148271324                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295385                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61823757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189133578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83328563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779358                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29661107     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16713148     20.06%     55.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12074117     14.49%     70.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8010941      9.61%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8086389      9.70%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3893938      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3448627      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       652257      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788039      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83328563                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808901     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160136     14.07%     85.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169122     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124017930     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872313      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14572674      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7791320      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148271324                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773042                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1138159                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381304747                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247413768                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144168925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149409483                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465465                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7077481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2239387                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8851862                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         261785                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49217                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185589628                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       638137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18253291                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9346410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425907                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145544708                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13619737                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2726608                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21219719                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691044                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7599982                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740437                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144230946                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144168925                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93410786                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265391290                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723985                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62325664                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2120124                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74476701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28345199     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396351     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8087613     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527305      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3830201      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712403      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1635982      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1121227      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3820420      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74476701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3820420                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256246097                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          380037201                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 296823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836254                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836254                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195809                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195809                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653680570                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200517454                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188572304                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83625386                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30617222                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24901615                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2047715                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13055856                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12066929                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3148926                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90436                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33877676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167199745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30617222                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15215855                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35121420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10501649                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5143047                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16552728                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82561342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47439922     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1884936      2.28%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2450952      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3732735      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3610601      4.37%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2749901      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1632238      1.98%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2463715      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16596342     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82561342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366124                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999390                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35002767                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5029112                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33846755                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263749                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8418958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5196559                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200009720                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8418958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36844020                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1013873                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1321329                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32226303                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2736852                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194211364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          865                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1183663                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       859392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270589477                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904477705                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904477705                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168263876                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102325483                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23293                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7730152                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17997764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9547038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185041                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3018916                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180515191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39185                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145449874                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270976                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58696353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178377117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82561342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761719                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28574326     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18173628     22.01%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11718783     14.19%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8019419      9.71%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7512999      9.10%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3997916      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2946824      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       881673      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       735774      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82561342                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         715200     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147240     14.23%     83.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172388     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121023498     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054462      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16426      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14355173      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8000315      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145449874                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739303                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1034837                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374766900                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239251543                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141347872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146484711                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       491350                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6893672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          851                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2429502                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8418958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         594057                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97141                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180554376                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1178057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17997764                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9547038                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22757                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          851                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2408415                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142643238                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13509948                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2806633                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21325075                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19977823                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7815127                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705741                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141385291                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141347872                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90802389                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254999638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690251                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356088                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98544915                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121115790                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59438740                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2081519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74142384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28465438     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21356957     28.81%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7876924     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4505200      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3755907      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1836011      2.48%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1847063      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       787748      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3711136      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74142384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98544915                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121115790                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18221628                       # Number of memory references committed
system.switch_cpus1.commit.loads             11104092                       # Number of loads committed
system.switch_cpus1.commit.membars              16428                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17370559                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109169764                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2471285                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3711136                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250985778                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369532533                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1064044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98544915                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121115790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98544915                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848602                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848602                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178409                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178409                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641894714                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195222815                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184757998                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32856                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83625386                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30557118                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26717483                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1935293                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15360359                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14710600                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2198209                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61435                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36052504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170061045                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30557118                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16908809                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35017181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9497602                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3999737                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17772170                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       766678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82620733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.369174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47603552     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1734630      2.10%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3181000      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2978969      3.61%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4909238      5.94%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5102077      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1208665      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          910774      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14991828     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82620733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365405                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033606                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37184768                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3865880                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33889125                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135209                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7545746                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3321317                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5566                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190246278                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1361                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7545746                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38741772                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1283460                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       446500                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32451858                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2151393                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185258488                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        739105                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       861757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    245886755                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    843260510                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    843260510                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160180580                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        85706161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21792                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10674                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5768697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28540179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6197569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103117                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1964083                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         175357188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148068174                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196269                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52523620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144219652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82620733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.792143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28483709     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15470745     18.73%     53.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13415267     16.24%     69.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8252956      9.99%     79.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8653352     10.47%     89.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5094967      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2240484      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       597144      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       412109      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82620733                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         581062     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187382     21.36%     87.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108711     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116106642     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1165680      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10658      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25517227     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5267967      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148068174                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770613                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             877155                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379830505                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    227902586                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143244419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148945329                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       362305                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8138513                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          914                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1516878                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7545746                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         672045                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        60937                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    175378521                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       204741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28540179                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6197569                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10674                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          240                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1032457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2169257                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145309607                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24527230                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2758567                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29665525                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21965911                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5138295                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737626                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143404763                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143244419                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88012755                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214718025                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712930                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409899                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107631229                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122252288                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53126885                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1940420                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75074987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628402                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34407493     45.83%     45.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15961970     21.26%     67.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8939046     11.91%     79.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3023996      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2896230      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1203886      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3231457      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940126      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4470783      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75074987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107631229                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122252288                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25082357                       # Number of memory references committed
system.switch_cpus2.commit.loads             20401666                       # Number of loads committed
system.switch_cpus2.commit.membars              10658                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19145338                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106715846                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1651527                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4470783                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245983377                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          358310621                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1004653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107631229                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122252288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107631229                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.776962                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.776962                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.287064                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.287064                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672246288                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187701759                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196162215                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21316                       # number of misc regfile writes
system.l2.replacements                          26432                       # number of replacements
system.l2.tagsinuse                      32767.980813                       # Cycle average of tags in use
system.l2.total_refs                           837772                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59200                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.151554                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1151.218700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.884758                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2272.075987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.198973                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3965.898487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.016299                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6384.957934                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4015.228413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6727.537647                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8209.963614                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000454                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.121030                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.194853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122535                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.205308                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.250548                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39969                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  111578                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43519                       # number of Writeback hits
system.l2.Writeback_hits::total                 43519                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39969                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111578                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28259                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43350                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39969                       # number of overall hits
system.l2.overall_hits::total                  111578                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4796                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8269                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13315                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26425                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4796                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8275                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13315                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26431                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4796                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8275                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13315                       # number of overall misses
system.l2.overall_misses::total                 26431                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       731846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    259503697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       645257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    428237725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       862279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    692775384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1382756188                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       239528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        239528                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       731846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    259503697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       645257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    428477253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       862279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    692775384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1382995716                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       731846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    259503697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       645257                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    428477253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       862279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    692775384                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1382995716                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53284                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              138003                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43519                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43519                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138009                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138009                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.160193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.191481                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.160291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.249887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191516                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.160291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.249887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191516                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54108.360509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46089.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51788.332930                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 57485.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52029.694630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52327.575705                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 39921.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39921.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54108.360509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46089.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51779.728459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 57485.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52029.694630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52324.759411                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54108.360509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46089.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51779.728459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 57485.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52029.694630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52324.759411                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10969                       # number of writebacks
system.l2.writebacks::total                     10969                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4796                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26425                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26431                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       639244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    231770305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       564058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    380208499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       775649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    615577484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1229535239                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       203996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       203996                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       639244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    231770305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       564058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    380412495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       775649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    615577484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1229739235                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       639244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    231770305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       564058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    380412495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       775649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    615577484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1229739235                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.160193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.191481                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.160291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.249887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.160291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.249887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191516                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39952.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48325.751668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40289.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45979.985367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51709.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46231.880135                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46529.242725                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 33999.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33999.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39952.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48325.751668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40289.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45971.298489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 51709.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46231.880135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46526.398358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39952.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48325.751668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40289.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45971.298489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 51709.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46231.880135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46526.398358                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996223                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015913962                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198947.969697                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15906310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15906310                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15906310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15906310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15906310                       # number of overall hits
system.cpu0.icache.overall_hits::total       15906310                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       929450                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       929450                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       929450                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       929450                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       929450                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       929450                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15906329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15906329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15906329                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15906329                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15906329                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15906329                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48918.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48918.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48918.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       748887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       748887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       748887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       748887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       748887                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       748887                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46805.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163646907                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.698718                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415085                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584915                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10366294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10366294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17439143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17439143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17439143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17439143                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67364                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67364                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67364                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67364                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1778506057                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1778506057                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1778506057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1778506057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1778506057                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1778506057                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10433658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10433658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17506507                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17506507                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17506507                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17506507                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006456                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003848                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003848                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003848                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003848                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26401.431878                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26401.431878                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26401.431878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26401.431878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26401.431878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26401.431878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7857                       # number of writebacks
system.cpu0.dcache.writebacks::total             7857                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34309                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34309                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34309                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    502787270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    502787270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502787270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502787270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502787270                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502787270                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15210.626834                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15210.626834                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15210.626834                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15210.626834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15210.626834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15210.626834                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997497                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013414506                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039063.392354                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997497                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16552711                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16552711                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16552711                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16552711                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16552711                       # number of overall hits
system.cpu1.icache.overall_hits::total       16552711                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       844815                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       844815                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       844815                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       844815                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       844815                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       844815                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16552728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16552728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16552728                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16552728                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16552728                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16552728                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        49695                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        49695                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        49695                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        49695                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        49695                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        49695                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       680626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       680626                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       680626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       680626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       680626                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       680626                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48616.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48616.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48616.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48616.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48616.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48616.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51625                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172881793                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51881                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3332.275650                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.273764                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.726236                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10279437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10279437                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7080746                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7080746                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17374                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17374                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16428                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16428                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17360183                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17360183                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17360183                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17360183                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131217                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2925                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134142                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134142                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134142                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134142                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4215935838                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4215935838                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    172160452                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    172160452                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4388096290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4388096290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4388096290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4388096290                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10410654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10410654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7083671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7083671                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17494325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17494325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17494325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17494325                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012604                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012604                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000413                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32129.494181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32129.494181                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 58858.274188                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58858.274188                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32712.321942                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32712.321942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32712.321942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32712.321942                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       432657                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 36054.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23616                       # number of writebacks
system.cpu1.dcache.writebacks::total            23616                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79598                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79598                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2919                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2919                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82517                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82517                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51619                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51625                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51625                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    817691571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    817691571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       245528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       245528                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    817937099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    817937099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    817937099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    817937099                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15840.902981                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15840.902981                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 40921.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40921.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15843.817898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15843.817898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15843.817898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15843.817898                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996676                       # Cycle average of tags in use
system.cpu2.icache.total_refs               922360733                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701772.570111                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996676                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17772151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17772151                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17772151                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17772151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17772151                       # number of overall hits
system.cpu2.icache.overall_hits::total       17772151                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1082515                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1082515                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1082515                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1082515                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1082515                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1082515                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17772170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17772170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17772170                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17772170                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17772170                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17772170                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56974.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56974.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56974.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56974.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56974.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56974.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       878619                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       878619                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       878619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       878619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       878619                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       878619                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 58574.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58574.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 58574.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58574.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 58574.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58574.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53284                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230625151                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53540                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4307.529903                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.875535                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.124465                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.843264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.156736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22278542                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22278542                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4659356                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4659356                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10673                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10673                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10658                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10658                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26937898                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26937898                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26937898                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26937898                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       162935                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       162935                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       162935                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162935                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       162935                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162935                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6225639122                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6225639122                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6225639122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6225639122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6225639122                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6225639122                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22441477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22441477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4659356                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4659356                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27100833                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27100833                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27100833                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27100833                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007260                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007260                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006012                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006012                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006012                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006012                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38209.341897                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38209.341897                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38209.341897                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38209.341897                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38209.341897                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38209.341897                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12046                       # number of writebacks
system.cpu2.dcache.writebacks::total            12046                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       109651                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       109651                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       109651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       109651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       109651                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       109651                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53284                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53284                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53284                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53284                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53284                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1011890715                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1011890715                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1011890715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1011890715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1011890715                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1011890715                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18990.517135                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18990.517135                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18990.517135                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18990.517135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18990.517135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18990.517135                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
