Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:37:34 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha256_w2_g1_i32_o32.rpt
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3590 |     0 |     20800 | 17.26 |
|   LUT as Logic             | 3526 |     0 |     20800 | 16.95 |
|   LUT as Memory            |   64 |     0 |      9600 |  0.67 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   64 |     0 |           |       |
| Slice Registers            | 1701 |     0 |     41600 |  4.09 |
|   Register as Flip Flop    | 1701 |     0 |     41600 |  4.09 |
|   Register as Latch        |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |    8 |     0 |     16300 |  0.05 |
| F8 Muxes                   |    0 |     0 |      8150 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 276   |          Yes |           - |          Set |
| 1361  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 64    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     | 1022 |     0 |      8150 | 12.54 |
|   SLICEL                                  |  679 |     0 |           |       |
|   SLICEM                                  |  343 |     0 |           |       |
| LUT as Logic                              | 3526 |     0 |     20800 | 16.95 |
|   using O5 output only                    |    4 |       |           |       |
|   using O6 output only                    | 3072 |       |           |       |
|   using O5 and O6                         |  450 |       |           |       |
| LUT as Memory                             |   64 |     0 |      9600 |  0.67 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   64 |     0 |           |       |
|     using O5 output only                  |   64 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1294 |     0 |     20800 |  6.22 |
|   fully used LUT-FF pairs                 |  160 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1085 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1108 |       |           |       |
| Unique Control Sets                       |   68 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1519 |                 LUT |
| FDCE     | 1361 |        Flop & Latch |
| LUT5     |  815 |                 LUT |
| LUT2     |  755 |                 LUT |
| LUT4     |  664 |                 LUT |
| FDPE     |  276 |        Flop & Latch |
| LUT3     |  208 |                 LUT |
| CARRY4   |  160 |          CarryLogic |
| SRL16E   |   64 |  Distributed Memory |
| FDRE     |   64 |        Flop & Latch |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   15 |                 LUT |
| MUXF7    |    8 |               MuxFx |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:37:46 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha256_w2_g1_i32_o32.rpt -append
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 CORE/SIMPLE.PROC/e_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/SIMPLE.PROC/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ACLK rise@10.000ns - ACLK rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 4.798ns (48.324%)  route 5.131ns (51.676%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 13.709 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.607    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.688 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.366     4.054    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X39Y9          FDPE                                         r  CORE/SIMPLE.PROC/e_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDPE (Prop_fdpe_C_Q)         0.379     4.433 r  CORE/SIMPLE.PROC/e_reg_reg[6]/Q
                         net (fo=11, routed)          0.967     5.400    CORE/SIMPLE.PROC/RotR0_in27_in[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I0_O)        0.105     5.505 r  CORE/SIMPLE.PROC/f_reg[11]_i_23/O
                         net (fo=2, routed)           0.367     5.872    CORE/SIMPLE.PROC/f_reg[11]_i_23_n_0
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.105     5.977 r  CORE/SIMPLE.PROC/f_reg[11]_i_11/O
                         net (fo=2, routed)           0.423     6.400    CORE/SIMPLE.PROC/f_reg[11]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     6.836 r  CORE/SIMPLE.PROC/f_reg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.836    CORE/SIMPLE.PROC/f_reg_reg[11]_i_7_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.101 r  CORE/SIMPLE.PROC/f_reg_reg[15]_i_7/O[1]
                         net (fo=3, routed)           0.376     7.477    CORE/SIMPLE.PROC/p_4_in[13]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.250     7.727 r  CORE/SIMPLE.PROC/f_reg[15]_i_5/O
                         net (fo=1, routed)           0.000     7.727    CORE/SIMPLE.PROC/f_reg[15]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.184 r  CORE/SIMPLE.PROC/f_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.184    CORE/SIMPLE.PROC/f_reg_reg[15]_i_2_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.449 r  CORE/SIMPLE.PROC/f_reg_reg[19]_i_2/O[1]
                         net (fo=9, routed)           0.907     9.356    CORE/SIMPLE.PROC/X5_out[17]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.253     9.609 r  CORE/SIMPLE.PROC/a_reg[23]_i_29/O
                         net (fo=2, routed)           0.399    10.008    CORE/SIMPLE.PROC/a_reg[23]_i_29_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.267    10.275 r  CORE/SIMPLE.PROC/a_reg[23]_i_20/O
                         net (fo=2, routed)           0.528    10.803    CORE/SIMPLE.PROC/a_reg[23]_i_20_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.105    10.908 r  CORE/SIMPLE.PROC/a_reg[23]_i_24/O
                         net (fo=1, routed)           0.000    10.908    CORE/SIMPLE.PROC/a_reg[23]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.240 r  CORE/SIMPLE.PROC/a_reg_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.240    CORE/SIMPLE.PROC/a_reg_reg[23]_i_15_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.500 r  CORE/SIMPLE.PROC/a_reg_reg[27]_i_15/O[3]
                         net (fo=3, routed)           0.344    11.844    CORE/SIMPLE.PROC/p_7_in[23]
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.257    12.101 r  CORE/SIMPLE.PROC/a_reg[27]_i_6/O
                         net (fo=2, routed)           0.361    12.462    CORE/SIMPLE.PROC/a_reg[27]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.567 r  CORE/SIMPLE.PROC/a_reg[27]_i_10/O
                         net (fo=1, routed)           0.000    12.567    CORE/SIMPLE.PROC/a_reg[27]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.007 r  CORE/SIMPLE.PROC/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.007    CORE/SIMPLE.PROC/a_reg_reg[27]_i_2_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.267 r  CORE/SIMPLE.PROC/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.459    13.726    CORE/SIMPLE.PROC/a[2]_2[31]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.257    13.983 r  CORE/SIMPLE.PROC/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    13.983    CORE/SIMPLE.PROC/a_reg[31]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  CORE/SIMPLE.PROC/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      10.000    10.000 r  
    U20                                               0.000    10.000 r  ACLK (IN)
                         net (fo=0)                   0.000    10.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.784    10.784 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.388    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.465 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.245    13.709    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  CORE/SIMPLE.PROC/a_reg_reg[31]/C
                         clock pessimism              0.290    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X41Y23         FDCE (Setup_fdce_C_D)        0.033    13.997    CORE/SIMPLE.PROC/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.014    




