Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_utils_v3_0_12 -L c_reg_fd_v12_0_8 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_8 -L xbip_dsp48_addsub_v3_0_8 -L xbip_addsub_v3_0_8 -L c_addsub_v12_0_17 -L xbip_bram18k_v3_0_8 -L mult_gen_v12_0_20 -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid_circle.v:96]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid_circle.v:94]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid_circle.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mean3x3.v:94]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'addra' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 11 for port 'dina' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 11 for port 'douta' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/delayLinieBRAM_WP.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mean3x3.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/context3x3.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/context3x3.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'A' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:106]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 11 for port 'A' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:114]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 11 for port 'A' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/dilation.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/erosion5x5.v:76]
WARNING: [VRFC 10-3129] assignment to input 'vsync_out' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/context3x3.v:165]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid_circle.v:96]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid_circle.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_12.xbip_utils_v3_0_12_pkg
Compiling package mult_gen_v12_0_20.mult_gen_v12_0_20_viv_comp
Compiling package mult_gen_v12_0_20.mult_gen_v12_0_20_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_20.dsp_pkg
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_viv_comp
Compiling package xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv_comp
Compiling package xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv_comp
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg_legacy
Compiling package c_reg_fd_v12_0_8.c_reg_fd_v12_0_8_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_pkg
Compiling package xbip_dsp48_wrapper_v3_0_5.xbip_dsp48_wrapper_v3_0_5_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20_viv [\mult_gen_v12_0_20_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20 [\mult_gen_v12_0_20(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling module xil_defaultlib.register(N=9)
Compiling module xil_defaultlib.delay_line(N=9,DELAY=1)
Compiling architecture structural of entity c_reg_fd_v12_0_8.c_reg_fd_v12_0_8_viv [\c_reg_fd_v12_0_8_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_17.c_addsub_v12_0_17_lut6_legacy [\c_addsub_v12_0_17_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_fabric_legacy [\c_addsub_v12_0_17_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_legacy [\c_addsub_v12_0_17_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.Adder [adder_default]
Compiling module xil_defaultlib.register(N=1)
Compiling module xil_defaultlib.delay_line(N=1,DELAY=6)
Compiling module xil_defaultlib.rgb2ycbcr_default
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.register(N=27)
Compiling module xil_defaultlib.delay_line(N=27,DELAY=1)
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP(WIDTH=27)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(dreg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv [\xbip_dsp48_addsub_v3_0_8_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv [\xbip_pipe_v3_0_8_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder8_9_arch of entity xil_defaultlib.adder8_9 [adder8_9_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture add10_9_arch of entity xil_defaultlib.add10_9 [add10_9_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder10_10_arch of entity xil_defaultlib.adder10_10 [adder10_10_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder10_11_arch of entity xil_defaultlib.adder10_11 [adder10_11_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder12_11_arch of entity xil_defaultlib.adder12_11 [adder12_11_default]
Compiling module xil_defaultlib.register(N=8)
Compiling module xil_defaultlib.delay_line(N=8,DELAY=3)
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder11_8_arch of entity xil_defaultlib.adder11_8 [adder11_8_default]
Compiling module xil_defaultlib.register(N=19)
Compiling module xil_defaultlib.delay_line(N=19,DELAY=4)
Compiling module xil_defaultlib.delay_line(N=1,DELAY=3)
Compiling module xil_defaultlib.mean3x3(H_SIZE=1650)
Compiling module xil_defaultlib.register(N=11)
Compiling module xil_defaultlib.delay_line(N=11,DELAY=1)
Compiling module xil_defaultlib.delayLinieBRAM_WP(WIDTH=11)
Compiling module xil_defaultlib.check_context
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder_signed9_10_arch of entity xil_defaultlib.adder_signed9_10 [adder_signed9_10_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder_signed11_11_arch of entity xil_defaultlib.adder_signed11_11 [adder_signed11_11_default]
Compiling module xil_defaultlib.delay_line(N=1,DELAY=2)
Compiling module xil_defaultlib.derivative
Compiling module xil_defaultlib.abs
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder11_11_arch of entity xil_defaultlib.adder11_11 [adder11_11_default]
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=4)
Compiling module xil_defaultlib.context3x3(H_SIZE=660)
Compiling module xil_defaultlib.scale
Compiling module xil_defaultlib.sobel3x3(H_SIZE=660)
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.delay_line(N=3,DELAY=1)
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="z...
Compiling module xil_defaultlib.LUT
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(dreg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv [\xbip_dsp48_addsub_v3_0_8_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.register(N=32)
Compiling module xil_defaultlib.accumulator
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20_viv [\mult_gen_v12_0_20_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20 [\mult_gen_v12_0_20(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid(IMG_H=960)
Compiling module xil_defaultlib.register(N=2)
Compiling module xil_defaultlib.delay_line(N=2,DELAY=1)
Compiling module xil_defaultlib.delay_line(N=1,DELAY=1)
Compiling module xil_defaultlib.bounding_box(IMG_H=960)
Compiling module xil_defaultlib.vis_box(IMG_H=960)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mreg=0,use_...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv [\xbip_dsp48_addsub_v3_0_8_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv [\xbip_pipe_v3_0_8_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture sub_11_11_arch of entity xil_defaultlib.sub_11_11 [sub_11_11_default]
Compiling architecture xilinx of entity mult_gen_v12_0_20.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20_viv [\mult_gen_v12_0_20_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20 [\mult_gen_v12_0_20(c_xdevicefami...]
Compiling architecture mul_11_11_arch of entity xil_defaultlib.mul_11_11 [mul_11_11_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture add_22_22_arch of entity xil_defaultlib.add_22_22 [add_22_22_default]
Compiling module xil_defaultlib.delay_line(N=27,DELAY=3)
Compiling module xil_defaultlib.vis_centroid_circle(IMG_H=960)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.delay_line(DELAY=1)
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.delay_line(DELAY=2)
Compiling module xil_defaultlib.median5x5(H_SIZE=1650)
Compiling module xil_defaultlib.dilation(H_SIZE=1650)
Compiling module xil_defaultlib.erosion5x5(H_SIZE=1650)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
