===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8230 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2908 ( 11.7%)    0.2908 ( 16.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2405 (  9.7%)    0.2405 ( 13.2%)    Parse modules
    0.0471 (  1.9%)    0.0471 (  2.6%)    Verify circuit
    1.7999 ( 72.3%)    1.1329 ( 62.1%)  'firrtl.circuit' Pipeline
    0.1372 (  5.5%)    0.0746 (  4.1%)    'firrtl.module' Pipeline
    0.1237 (  5.0%)    0.0671 (  3.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0134 (  0.5%)    0.0075 (  0.4%)      LowerCHIRRTLPass
    0.0148 (  0.6%)    0.0148 (  0.8%)    InferWidths
    0.0727 (  2.9%)    0.0727 (  4.0%)    InferResets
    0.0059 (  0.2%)    0.0059 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.5%)    0.0113 (  0.6%)    WireDFT
    0.0108 (  0.4%)    0.0108 (  0.6%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0977 (  3.9%)    0.0977 (  5.4%)    LowerFIRRTLTypes
    1.2036 ( 48.3%)    0.6045 ( 33.2%)    'firrtl.module' Pipeline
    0.1605 (  6.4%)    0.0829 (  4.5%)      ExpandWhens
    0.0011 (  0.0%)    0.0006 (  0.0%)      RemoveInvalid
    1.0019 ( 40.2%)    0.5012 ( 27.5%)      Canonicalizer
    0.0401 (  1.6%)    0.0203 (  1.1%)      InferReadWrite
    0.0232 (  0.9%)    0.0232 (  1.3%)    Inliner
    0.0269 (  1.1%)    0.0269 (  1.5%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1512 (  6.1%)    0.1512 (  8.3%)    'firrtl.module' Pipeline
    0.1512 (  6.1%)    0.1512 (  8.3%)      Canonicalizer
    0.0127 (  0.5%)    0.0127 (  0.7%)    RemoveUnusedPorts
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.5%)    0.0113 (  0.6%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1470 (  5.9%)    0.1470 (  8.1%)  LowerFIRRTLToHW
    0.0012 (  0.0%)    0.0012 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1315 (  5.3%)    0.1315 (  7.2%)  'hw.module' Pipeline
    0.0310 (  1.2%)    0.0310 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0883 (  3.5%)    0.0883 (  4.8%)    Canonicalizer
    0.0121 (  0.5%)    0.0121 (  0.7%)    HWCleanup
    0.0172 (  0.7%)    0.0172 (  0.9%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0163 (  0.7%)    0.0163 (  0.9%)    PrettifyVerilog
    0.0982 (  3.9%)    0.0982 (  5.4%)  ExportVerilog
    0.0012 (  0.0%)    0.0012 (  0.1%)  Rest
    2.4901 (100.0%)    1.8230 (100.0%)  Total

{
  totalTime: 1.834,
  maxMemory: 70258688
}
