[2025-09-18 00:37:41] START suite=cs trace=cloud9_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2298166 heartbeat IPC: 4.351 cumulative IPC: 4.351 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4452274 heartbeat IPC: 4.642 cumulative IPC: 4.492 (Simulation time: 00 hr 01 min 00 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4452274 cumulative IPC: 4.492 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4452274 cumulative IPC: 4.492 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15103135 heartbeat IPC: 0.9389 cumulative IPC: 0.9389 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 25961279 heartbeat IPC: 0.921 cumulative IPC: 0.9298 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 36976858 heartbeat IPC: 0.9078 cumulative IPC: 0.9224 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 48100782 heartbeat IPC: 0.899 cumulative IPC: 0.9164 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 59260912 heartbeat IPC: 0.896 cumulative IPC: 0.9123 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 70408805 heartbeat IPC: 0.897 cumulative IPC: 0.9097 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 81581988 heartbeat IPC: 0.895 cumulative IPC: 0.9076 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 92735381 heartbeat IPC: 0.8966 cumulative IPC: 0.9062 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 103359599 heartbeat IPC: 0.9412 cumulative IPC: 0.9099 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 109610043 cumulative IPC: 0.9123 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 109610043 cumulative IPC: 0.9123 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9123 instructions: 100000004 cycles: 109610043
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.635 Average ROB Occupancy at Mispredict: 760.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6317
BRANCH_INDIRECT: 7e-05
BRANCH_CONDITIONAL: 0.00324
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 23626
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 180.18867
REPLAY_LOAD: 85.505264
NON_REPLAY_LOAD: 36.975155

== Total ==
ADDR_TRANS: 9550
REPLAY_LOAD: 8123
NON_REPLAY_LOAD: 5953

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 95
NON_REPLAY_LOAD: 161

cpu0->cpu0_STLB TOTAL        ACCESS:      87984 HIT:      86141 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      87984 HIT:      86141 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 310.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     421359 HIT:     230975 MISS:     190384 MSHR_MERGE:       2495
cpu0->cpu0_L2C LOAD         ACCESS:     174662 HIT:      36439 MISS:     138223 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:       4175 HIT:       1748 MISS:       2427 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     127483 HIT:      81364 MISS:      46119 MSHR_MERGE:       2491
cpu0->cpu0_L2C WRITE        ACCESS:     111376 HIT:     111331 MISS:         45 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3663 HIT:         93 MISS:       3570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      92525 ISSUED:      92525 USEFUL:      39306 USELESS:        636
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12413300 HIT:   12413254 MISS:         46 MSHR_MERGE:         13
cpu0->cpu0_L1I LOAD         ACCESS:   12413300 HIT:   12413254 MISS:         46 MSHR_MERGE:         13
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 132.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19215539 HIT:   18954111 MISS:     261428 MSHR_MERGE:      44003
cpu0->cpu0_L1D LOAD         ACCESS:   12856429 HIT:   12643630 MISS:     212799 MSHR_MERGE:      38170
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     277174 HIT:     241983 MISS:      35191 MSHR_MERGE:        233
cpu0->cpu0_L1D WRITE        ACCESS:    6077959 HIT:    6068200 MISS:       9759 MSHR_MERGE:       5584
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3977 HIT:        298 MISS:       3679 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:     277176 ISSUED:     277174 USEFUL:      34321 USELESS:        640
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10584488 HIT:   10584469 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB LOAD         ACCESS:   10584488 HIT:   10584469 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 149.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18822765 HIT:   18728817 MISS:      93948 MSHR_MERGE:       5980
cpu0->cpu0_DTLB LOAD         ACCESS:   18822765 HIT:   18728817 MISS:      93948 MSHR_MERGE:       5980
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.42 cycles
cpu0->LLC TOTAL        ACCESS:     288155 HIT:     163658 MISS:     124497 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     138219 HIT:      48348 MISS:      89871 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2427 HIT:        503 MISS:       1924 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43628 HIT:      13939 MISS:      29689 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     100311 HIT:     100256 MISS:         55 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3570 HIT:        612 MISS:       2958 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        221
  ROW_BUFFER_MISS:     124220
  AVG DBUS CONGESTED CYCLE: 5.531
Channel 0 WQ ROW_BUFFER_HIT:       3692
  ROW_BUFFER_MISS:      63251
  FULL:          0
Channel 0 REFRESHES ISSUED:       9134

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        27066        14099        24131        23329
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            1          106          501
  STLB miss resolved @ L2C                0            6            2           41          160
  STLB miss resolved @ LLC                0           13            3          183          608
  STLB miss resolved @ MEM                0           18           11          594         2708

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 13            0            0            0            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                1            0            0            0            0
  STLB miss resolved @ MEM                2            0            0            1            7
[2025-09-18 00:50:01] END   suite=cs trace=cloud9_phase4_core3 (rc=0)
