import "primitives/core.futil";
import "primitives/memories/comb.futil";
static<1> component do_add(left: 32, right: 32, @go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    add = std_add(32);
    r = std_reg(32);
  }
  wires {
    static<1> group a {
    }
    r.write_en = go ? 1'd1;
    add.right = go ? right;
    add.left = go ? left;
    r.in = go ? add.out;
  }
  control {}
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = do_add();
  }
  wires {
    static<1> group static_invoke {
      a.go = %0 ? 1'd1;
      a.left = 32'd5;
      a.right = 32'd6;
    }
  }
  control {
    static_invoke;
  }
}
