# RISC-V 32-bit 5-Stage Pipelined CPU with AXI4 Interconnect

## ðŸ“– Overview
This project implements a **32-bit RISC-V processor** with a classical **5-stage pipeline architecture**, integrated with a custom **AXI4 (Advanced eXtensible Interface) bus system**. The design supports **RV32IM** instruction sets (Integer + Multiplication) and features dynamic branch prediction, hazard handling, and a robust memory interface compliant with AMBA AXI4 protocols.

The system is verified using both directed assembly tests (sorting, GCD, etc.) and **JasperGold Verification IP (VIP)** to ensure protocol compliance for the AXI Bridge, Master, and Slave interfaces.

## ðŸš€ Key Features

### Processor Core (CPU)
* **Architecture**: 5-Stage Pipeline (IF, ID, EX, MEM, WB).
* **ISA Support**: RV32I Base Integer Instruction Set + M-Extension (Multiplication).
* **Hazard Handling**:
    * **Forwarding Unit**: Solves data hazards (Read-After-Write) by forwarding data from EX/MEM and MEM/WB stages.
    * **Hazard Detection Unit**: Handles Load-Use hazards (Stall) and Control hazards (Flush).
* **Branch Prediction**:
    * **Dynamic Prediction**: Implemented a **2-bit Saturating Counter** Branch History Table (BHT).
    * Handles branch resolution in the EX stage with auto-flush on misprediction.
* **CSR Support**: Implemented `cycle`, `instret` hardware counters and related CSR instructions (`csrr`, `csrw`).

### AXI4 Interconnect & Memory Subsystem
* **Topology**: 
    * **2 Masters**: Instruction Fetch (Read-only), Load/Store Unit (Read/Write).
    * **2 Slaves**: Instruction Memory (IM), Data Memory (DM).
    * **Default Slave**: Handles address decoding errors (DECERR).
* **Protocol**: AMBA AXI4 (Simplified).
* **Arbitration**: **Round-Robin Arbiter** to manage bus contention between Instruction and Data masters.
* **Burst Mode**:
    * Masters initiate Single transfers.
    * **SRAM Slaves & Bridge support INCR Burst transactions** (Verified via VIP).
    * Supports `WSTRB` (Write Strobe) for Byte/Half-word stores (`SB`, `SH`).

## ðŸ“‚ File Structure

```text
.
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ top.sv                 # Top-level module integrating CPU, AXI, and SRAMs
â”‚   â”œâ”€â”€ CPU.sv                 # 5-stage pipeline integration
â”‚   â”œâ”€â”€ Controller.sv          # Main control unit (Opcode decoder)
â”‚   â”œâ”€â”€ Instruction_Decoder.sv # Decoder for ALU control, ImmGen, and CSRs
â”‚   â”œâ”€â”€ ALU.sv                 # Arithmetic Logic Unit (includes M-extension)
â”‚   â”œâ”€â”€ BranchPredictor.sv     # 2-bit saturating counter predictor
â”‚   â”œâ”€â”€ Hazard.sv              # Hazard detection unit
â”‚   â”œâ”€â”€ Forwarding.sv          # Data forwarding unit
â”‚   â”œâ”€â”€ AXI.sv                 # AXI4 Interconnect (Bridge/Crossbar)
â”‚   â”œâ”€â”€ Arbiter.sv             # Round-Robin Arbiter for AXI masters
â”‚   â”œâ”€â”€ SRAM_wrapper.sv        # AXI-compliant SRAM controller (supports Burst)
â”‚   â””â”€â”€ ...
â”œâ”€â”€ include/
â”‚   â””â”€â”€ AXI_define.svh         # AXI4 parameter definitions
â”œâ”€â”€ sim/                       # Testbenches and test programs
â””â”€â”€ script/                    # Synthesis scripts