/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A0 */
#define A0__0__DR CYREG_GPIO_PRT0_DR
#define A0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define A0__0__HSIOM_MASK 0x0000F000u
#define A0__0__HSIOM_SHIFT 12u
#define A0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A0__0__INTR CYREG_GPIO_PRT0_INTR
#define A0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define A0__0__MASK 0x08u
#define A0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A0__0__PC CYREG_GPIO_PRT0_PC
#define A0__0__PC2 CYREG_GPIO_PRT0_PC2
#define A0__0__PORT 0u
#define A0__0__PS CYREG_GPIO_PRT0_PS
#define A0__0__SHIFT 3u
#define A0__DR CYREG_GPIO_PRT0_DR
#define A0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A0__INTR CYREG_GPIO_PRT0_INTR
#define A0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A0__INTSTAT CYREG_GPIO_PRT0_INTR
#define A0__MASK 0x08u
#define A0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A0__PC CYREG_GPIO_PRT0_PC
#define A0__PC2 CYREG_GPIO_PRT0_PC2
#define A0__PORT 0u
#define A0__PS CYREG_GPIO_PRT0_PS
#define A0__SHIFT 3u

/* A1 */
#define A1__0__DR CYREG_GPIO_PRT0_DR
#define A1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define A1__0__HSIOM_MASK 0x000000F0u
#define A1__0__HSIOM_SHIFT 4u
#define A1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A1__0__INTR CYREG_GPIO_PRT0_INTR
#define A1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define A1__0__MASK 0x02u
#define A1__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A1__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A1__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A1__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A1__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A1__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A1__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A1__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A1__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A1__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A1__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A1__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A1__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A1__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A1__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A1__0__PC CYREG_GPIO_PRT0_PC
#define A1__0__PC2 CYREG_GPIO_PRT0_PC2
#define A1__0__PORT 0u
#define A1__0__PS CYREG_GPIO_PRT0_PS
#define A1__0__SHIFT 1u
#define A1__DR CYREG_GPIO_PRT0_DR
#define A1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A1__INTR CYREG_GPIO_PRT0_INTR
#define A1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A1__INTSTAT CYREG_GPIO_PRT0_INTR
#define A1__MASK 0x02u
#define A1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A1__PC CYREG_GPIO_PRT0_PC
#define A1__PC2 CYREG_GPIO_PRT0_PC2
#define A1__PORT 0u
#define A1__PS CYREG_GPIO_PRT0_PS
#define A1__SHIFT 1u

/* A2 */
#define A2__0__DR CYREG_GPIO_PRT0_DR
#define A2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define A2__0__HSIOM_MASK 0x0000000Fu
#define A2__0__HSIOM_SHIFT 0u
#define A2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A2__0__INTR CYREG_GPIO_PRT0_INTR
#define A2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define A2__0__MASK 0x01u
#define A2__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A2__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A2__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A2__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A2__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A2__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A2__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A2__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A2__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A2__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A2__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A2__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A2__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A2__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A2__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A2__0__PC CYREG_GPIO_PRT0_PC
#define A2__0__PC2 CYREG_GPIO_PRT0_PC2
#define A2__0__PORT 0u
#define A2__0__PS CYREG_GPIO_PRT0_PS
#define A2__0__SHIFT 0u
#define A2__DR CYREG_GPIO_PRT0_DR
#define A2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define A2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define A2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define A2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define A2__INTR CYREG_GPIO_PRT0_INTR
#define A2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define A2__INTSTAT CYREG_GPIO_PRT0_INTR
#define A2__MASK 0x01u
#define A2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define A2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define A2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define A2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define A2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define A2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define A2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define A2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define A2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define A2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define A2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define A2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define A2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define A2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define A2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define A2__PC CYREG_GPIO_PRT0_PC
#define A2__PC2 CYREG_GPIO_PRT0_PC2
#define A2__PORT 0u
#define A2__PS CYREG_GPIO_PRT0_PS
#define A2__SHIFT 0u

/* B0 */
#define B0__0__DR CYREG_GPIO_PRT0_DR
#define B0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define B0__0__HSIOM_MASK 0x00F00000u
#define B0__0__HSIOM_SHIFT 20u
#define B0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B0__0__INTR CYREG_GPIO_PRT0_INTR
#define B0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define B0__0__MASK 0x20u
#define B0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B0__0__PC CYREG_GPIO_PRT0_PC
#define B0__0__PC2 CYREG_GPIO_PRT0_PC2
#define B0__0__PORT 0u
#define B0__0__PS CYREG_GPIO_PRT0_PS
#define B0__0__SHIFT 5u
#define B0__DR CYREG_GPIO_PRT0_DR
#define B0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B0__INTR CYREG_GPIO_PRT0_INTR
#define B0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B0__INTSTAT CYREG_GPIO_PRT0_INTR
#define B0__MASK 0x20u
#define B0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B0__PC CYREG_GPIO_PRT0_PC
#define B0__PC2 CYREG_GPIO_PRT0_PC2
#define B0__PORT 0u
#define B0__PS CYREG_GPIO_PRT0_PS
#define B0__SHIFT 5u

/* B1 */
#define B1__0__DR CYREG_GPIO_PRT0_DR
#define B1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define B1__0__HSIOM_MASK 0x00000F00u
#define B1__0__HSIOM_SHIFT 8u
#define B1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B1__0__INTR CYREG_GPIO_PRT0_INTR
#define B1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define B1__0__MASK 0x04u
#define B1__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B1__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B1__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B1__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B1__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B1__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B1__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B1__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B1__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B1__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B1__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B1__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B1__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B1__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B1__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B1__0__PC CYREG_GPIO_PRT0_PC
#define B1__0__PC2 CYREG_GPIO_PRT0_PC2
#define B1__0__PORT 0u
#define B1__0__PS CYREG_GPIO_PRT0_PS
#define B1__0__SHIFT 2u
#define B1__DR CYREG_GPIO_PRT0_DR
#define B1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B1__INTR CYREG_GPIO_PRT0_INTR
#define B1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B1__INTSTAT CYREG_GPIO_PRT0_INTR
#define B1__MASK 0x04u
#define B1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B1__PC CYREG_GPIO_PRT0_PC
#define B1__PC2 CYREG_GPIO_PRT0_PC2
#define B1__PORT 0u
#define B1__PS CYREG_GPIO_PRT0_PS
#define B1__SHIFT 2u

/* B2 */
#define B2__0__DR CYREG_GPIO_PRT0_DR
#define B2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define B2__0__HSIOM_MASK 0x000F0000u
#define B2__0__HSIOM_SHIFT 16u
#define B2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B2__0__INTR CYREG_GPIO_PRT0_INTR
#define B2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define B2__0__MASK 0x10u
#define B2__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B2__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B2__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B2__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B2__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B2__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B2__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B2__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B2__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B2__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B2__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B2__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B2__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B2__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B2__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B2__0__PC CYREG_GPIO_PRT0_PC
#define B2__0__PC2 CYREG_GPIO_PRT0_PC2
#define B2__0__PORT 0u
#define B2__0__PS CYREG_GPIO_PRT0_PS
#define B2__0__SHIFT 4u
#define B2__DR CYREG_GPIO_PRT0_DR
#define B2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define B2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define B2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define B2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define B2__INTR CYREG_GPIO_PRT0_INTR
#define B2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define B2__INTSTAT CYREG_GPIO_PRT0_INTR
#define B2__MASK 0x10u
#define B2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define B2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define B2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define B2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define B2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define B2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define B2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define B2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define B2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define B2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define B2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define B2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define B2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define B2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define B2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define B2__PC CYREG_GPIO_PRT0_PC
#define B2__PC2 CYREG_GPIO_PRT0_PC2
#define B2__PORT 0u
#define B2__PS CYREG_GPIO_PRT0_PS
#define B2__SHIFT 4u

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000042u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000042u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x20000u
#define ADC_IRQ__INTC_NUMBER 17u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LCD */
#define LCD_LCDPort__0__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_LCDPort__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__0__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__0__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__0__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__0__PORT 11u
#define LCD_LCDPort__0__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__1__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__1__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__1__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_LCDPort__1__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__1__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__1__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__1__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__1__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__1__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__1__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__1__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__1__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__1__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__1__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__1__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__1__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__1__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__1__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__1__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__1__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__1__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__1__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__1__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__1__PORT 11u
#define LCD_LCDPort__1__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__2__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__2__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__2__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_LCDPort__2__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__2__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__2__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__2__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__2__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__2__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__2__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__2__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__2__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__2__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__2__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__2__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__2__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__2__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__2__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__2__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__2__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__2__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__2__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__2__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__2__PORT 11u
#define LCD_LCDPort__2__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__3__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__3__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__3__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_LCDPort__3__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__3__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__3__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__3__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__3__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__3__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__3__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__3__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__3__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__3__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__3__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__3__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__3__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__3__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__3__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__3__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__3__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__3__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__3__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__3__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__3__PORT 11u
#define LCD_LCDPort__3__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__4__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__4__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__4__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_LCDPort__4__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__4__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__4__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__4__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__4__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__4__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__4__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__4__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__4__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__4__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__4__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__4__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__4__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__4__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__4__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__4__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__4__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__4__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__4__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__4__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__4__PORT 11u
#define LCD_LCDPort__4__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__5__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__5__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__5__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_LCDPort__5__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__5__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__5__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__5__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__5__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__5__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__5__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__5__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__5__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__5__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__5__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__5__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__5__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__5__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__5__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__5__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__5__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__5__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__5__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__5__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__5__PORT 11u
#define LCD_LCDPort__5__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__6__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__6__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__6__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL11
#define LCD_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_LCDPort__6__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__6__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__6__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__6__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__6__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__6__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__6__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__6__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__6__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__6__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__6__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__6__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__6__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__6__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__6__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__6__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__6__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__6__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__6__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__6__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__6__PORT 11u
#define LCD_LCDPort__6__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__DR CYREG_GPIO_PRT11_DR
#define LCD_LCDPort__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define LCD_LCDPort__DR_INV CYREG_GPIO_PRT11_DR_INV
#define LCD_LCDPort__DR_SET CYREG_GPIO_PRT11_DR_SET
#define LCD_LCDPort__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__INTR CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define LCD_LCDPort__INTSTAT CYREG_GPIO_PRT11_INTR
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PA__CFG0 CYREG_UDB_PA6_CFG0
#define LCD_LCDPort__PA__CFG1 CYREG_UDB_PA6_CFG1
#define LCD_LCDPort__PA__CFG10 CYREG_UDB_PA6_CFG10
#define LCD_LCDPort__PA__CFG11 CYREG_UDB_PA6_CFG11
#define LCD_LCDPort__PA__CFG12 CYREG_UDB_PA6_CFG12
#define LCD_LCDPort__PA__CFG13 CYREG_UDB_PA6_CFG13
#define LCD_LCDPort__PA__CFG14 CYREG_UDB_PA6_CFG14
#define LCD_LCDPort__PA__CFG2 CYREG_UDB_PA6_CFG2
#define LCD_LCDPort__PA__CFG3 CYREG_UDB_PA6_CFG3
#define LCD_LCDPort__PA__CFG4 CYREG_UDB_PA6_CFG4
#define LCD_LCDPort__PA__CFG5 CYREG_UDB_PA6_CFG5
#define LCD_LCDPort__PA__CFG6 CYREG_UDB_PA6_CFG6
#define LCD_LCDPort__PA__CFG7 CYREG_UDB_PA6_CFG7
#define LCD_LCDPort__PA__CFG8 CYREG_UDB_PA6_CFG8
#define LCD_LCDPort__PA__CFG9 CYREG_UDB_PA6_CFG9
#define LCD_LCDPort__PC CYREG_GPIO_PRT11_PC
#define LCD_LCDPort__PC2 CYREG_GPIO_PRT11_PC2
#define LCD_LCDPort__PORT 11u
#define LCD_LCDPort__PS CYREG_GPIO_PRT11_PS
#define LCD_LCDPort__SHIFT 0u

/* PWM0 */
#define PWM0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT5_CC
#define PWM0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT5_CC_BUFF
#define PWM0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT5_COUNTER
#define PWM0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT5_CTRL
#define PWM0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT5_INTR
#define PWM0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT5_INTR_MASK
#define PWM0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT5_INTR_MASKED
#define PWM0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT5_INTR_SET
#define PWM0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT5_PERIOD
#define PWM0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT5_PERIOD_BUFF
#define PWM0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT5_STATUS
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x20u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 5u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x2000u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 13u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x20000000u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 29u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x200000u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 21u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x20u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 5u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x20u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 5u
#define PWM0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 5u
#define PWM0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT5_TR_CTRL0
#define PWM0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT5_TR_CTRL1
#define PWM0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT5_TR_CTRL2

/* PWM1 */
#define PWM1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM2 */
#define PWM2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL16
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Pot0Pin */
#define Pot0Pin__0__DR CYREG_GPIO_PRT2_DR
#define Pot0Pin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot0Pin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot0Pin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot0Pin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pot0Pin__0__HSIOM_MASK 0x0000000Fu
#define Pot0Pin__0__HSIOM_SHIFT 0u
#define Pot0Pin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot0Pin__0__INTR CYREG_GPIO_PRT2_INTR
#define Pot0Pin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot0Pin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot0Pin__0__MASK 0x01u
#define Pot0Pin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot0Pin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot0Pin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot0Pin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot0Pin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot0Pin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot0Pin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot0Pin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot0Pin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot0Pin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot0Pin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot0Pin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot0Pin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot0Pin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot0Pin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot0Pin__0__PC CYREG_GPIO_PRT2_PC
#define Pot0Pin__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pot0Pin__0__PORT 2u
#define Pot0Pin__0__PS CYREG_GPIO_PRT2_PS
#define Pot0Pin__0__SHIFT 0u
#define Pot0Pin__DR CYREG_GPIO_PRT2_DR
#define Pot0Pin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot0Pin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot0Pin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot0Pin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot0Pin__INTR CYREG_GPIO_PRT2_INTR
#define Pot0Pin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot0Pin__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot0Pin__MASK 0x01u
#define Pot0Pin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot0Pin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot0Pin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot0Pin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot0Pin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot0Pin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot0Pin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot0Pin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot0Pin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot0Pin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot0Pin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot0Pin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot0Pin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot0Pin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot0Pin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot0Pin__PC CYREG_GPIO_PRT2_PC
#define Pot0Pin__PC2 CYREG_GPIO_PRT2_PC2
#define Pot0Pin__PORT 2u
#define Pot0Pin__PS CYREG_GPIO_PRT2_PS
#define Pot0Pin__SHIFT 0u

/* Pot1Pin */
#define Pot1Pin__0__DR CYREG_GPIO_PRT2_DR
#define Pot1Pin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot1Pin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot1Pin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot1Pin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pot1Pin__0__HSIOM_MASK 0x000000F0u
#define Pot1Pin__0__HSIOM_SHIFT 4u
#define Pot1Pin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot1Pin__0__INTR CYREG_GPIO_PRT2_INTR
#define Pot1Pin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot1Pin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot1Pin__0__MASK 0x02u
#define Pot1Pin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot1Pin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot1Pin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot1Pin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot1Pin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot1Pin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot1Pin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot1Pin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot1Pin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot1Pin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot1Pin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot1Pin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot1Pin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot1Pin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot1Pin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot1Pin__0__PC CYREG_GPIO_PRT2_PC
#define Pot1Pin__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pot1Pin__0__PORT 2u
#define Pot1Pin__0__PS CYREG_GPIO_PRT2_PS
#define Pot1Pin__0__SHIFT 1u
#define Pot1Pin__DR CYREG_GPIO_PRT2_DR
#define Pot1Pin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot1Pin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot1Pin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot1Pin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot1Pin__INTR CYREG_GPIO_PRT2_INTR
#define Pot1Pin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot1Pin__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot1Pin__MASK 0x02u
#define Pot1Pin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot1Pin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot1Pin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot1Pin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot1Pin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot1Pin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot1Pin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot1Pin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot1Pin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot1Pin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot1Pin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot1Pin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot1Pin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot1Pin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot1Pin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot1Pin__PC CYREG_GPIO_PRT2_PC
#define Pot1Pin__PC2 CYREG_GPIO_PRT2_PC2
#define Pot1Pin__PORT 2u
#define Pot1Pin__PS CYREG_GPIO_PRT2_PS
#define Pot1Pin__SHIFT 1u

/* Pot2Pin */
#define Pot2Pin__0__DR CYREG_GPIO_PRT2_DR
#define Pot2Pin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot2Pin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot2Pin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot2Pin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pot2Pin__0__HSIOM_MASK 0x00000F00u
#define Pot2Pin__0__HSIOM_SHIFT 8u
#define Pot2Pin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot2Pin__0__INTR CYREG_GPIO_PRT2_INTR
#define Pot2Pin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot2Pin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot2Pin__0__MASK 0x04u
#define Pot2Pin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot2Pin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot2Pin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot2Pin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot2Pin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot2Pin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot2Pin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot2Pin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot2Pin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot2Pin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot2Pin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot2Pin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot2Pin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot2Pin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot2Pin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot2Pin__0__PC CYREG_GPIO_PRT2_PC
#define Pot2Pin__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pot2Pin__0__PORT 2u
#define Pot2Pin__0__PS CYREG_GPIO_PRT2_PS
#define Pot2Pin__0__SHIFT 2u
#define Pot2Pin__DR CYREG_GPIO_PRT2_DR
#define Pot2Pin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pot2Pin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pot2Pin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pot2Pin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot2Pin__INTR CYREG_GPIO_PRT2_INTR
#define Pot2Pin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pot2Pin__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pot2Pin__MASK 0x04u
#define Pot2Pin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pot2Pin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pot2Pin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pot2Pin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pot2Pin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pot2Pin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pot2Pin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pot2Pin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pot2Pin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pot2Pin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pot2Pin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pot2Pin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pot2Pin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pot2Pin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pot2Pin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pot2Pin__PC CYREG_GPIO_PRT2_PC
#define Pot2Pin__PC2 CYREG_GPIO_PRT2_PC2
#define Pot2Pin__PORT 2u
#define Pot2Pin__PS CYREG_GPIO_PRT2_PS
#define Pot2Pin__SHIFT 2u

/* isrLim0 */
#define isrLim0__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrLim0__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrLim0__INTC_MASK 0x01u
#define isrLim0__INTC_NUMBER 0u
#define isrLim0__INTC_PRIOR_MASK 0xC0u
#define isrLim0__INTC_PRIOR_NUM 3u
#define isrLim0__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrLim0__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrLim0__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isrLim1 */
#define isrLim1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrLim1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrLim1__INTC_MASK 0x02u
#define isrLim1__INTC_NUMBER 1u
#define isrLim1__INTC_PRIOR_MASK 0xC000u
#define isrLim1__INTC_PRIOR_NUM 3u
#define isrLim1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrLim1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrLim1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isrLim2 */
#define isrLim2__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isrLim2__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isrLim2__INTC_MASK 0x04u
#define isrLim2__INTC_NUMBER 2u
#define isrLim2__INTC_PRIOR_MASK 0xC00000u
#define isrLim2__INTC_PRIOR_NUM 3u
#define isrLim2__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isrLim2__INTC_SET_EN_REG CYREG_CM0_ISER
#define isrLim2__INTC_SET_PD_REG CYREG_CM0_ISPR

/* QuadDec0 */
#define QuadDec0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define QuadDec0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define QuadDec0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define QuadDec0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define QuadDec0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define QuadDec0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define QuadDec0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define QuadDec0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define QuadDec0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define QuadDec0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define QuadDec0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define QuadDec0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadDec1 */
#define QuadDec1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define QuadDec1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define QuadDec1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define QuadDec1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define QuadDec1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define QuadDec1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define QuadDec1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define QuadDec1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define QuadDec1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define QuadDec1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define QuadDec1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define QuadDec1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* QuadDec2 */
#define QuadDec2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT4_CC
#define QuadDec2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT4_CC_BUFF
#define QuadDec2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT4_COUNTER
#define QuadDec2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT4_CTRL
#define QuadDec2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT4_INTR
#define QuadDec2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT4_INTR_MASK
#define QuadDec2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT4_INTR_MASKED
#define QuadDec2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT4_INTR_SET
#define QuadDec2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT4_PERIOD
#define QuadDec2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT4_PERIOD_BUFF
#define QuadDec2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT4_STATUS
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x10u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 4u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x1000u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 12u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x10000000u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 28u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x100000u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 20u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x10u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 4u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x10u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 4u
#define QuadDec2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 4u
#define QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT4_TR_CTRL0
#define QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT4_TR_CTRL1
#define QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT4_TR_CTRL2

/* LimitPin0 */
#define LimitPin0__0__DR CYREG_GPIO_PRT5_DR
#define LimitPin0__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LimitPin0__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LimitPin0__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LimitPin0__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LimitPin0__0__HSIOM_MASK 0x00F00000u
#define LimitPin0__0__HSIOM_SHIFT 20u
#define LimitPin0__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin0__0__INTR CYREG_GPIO_PRT5_INTR
#define LimitPin0__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin0__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LimitPin0__0__MASK 0x20u
#define LimitPin0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LimitPin0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LimitPin0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LimitPin0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LimitPin0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LimitPin0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LimitPin0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LimitPin0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LimitPin0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LimitPin0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LimitPin0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LimitPin0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LimitPin0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LimitPin0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LimitPin0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LimitPin0__0__PC CYREG_GPIO_PRT5_PC
#define LimitPin0__0__PC2 CYREG_GPIO_PRT5_PC2
#define LimitPin0__0__PORT 5u
#define LimitPin0__0__PS CYREG_GPIO_PRT5_PS
#define LimitPin0__0__SHIFT 5u
#define LimitPin0__DR CYREG_GPIO_PRT5_DR
#define LimitPin0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LimitPin0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LimitPin0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LimitPin0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin0__INTR CYREG_GPIO_PRT5_INTR
#define LimitPin0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LimitPin0__MASK 0x20u
#define LimitPin0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LimitPin0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LimitPin0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LimitPin0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LimitPin0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LimitPin0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LimitPin0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LimitPin0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LimitPin0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LimitPin0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LimitPin0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LimitPin0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LimitPin0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LimitPin0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LimitPin0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LimitPin0__PC CYREG_GPIO_PRT5_PC
#define LimitPin0__PC2 CYREG_GPIO_PRT5_PC2
#define LimitPin0__PORT 5u
#define LimitPin0__PS CYREG_GPIO_PRT5_PS
#define LimitPin0__SHIFT 5u
#define LimitPin0__SNAP CYREG_GPIO_PRT5_INTR

/* LimitPin1 */
#define LimitPin1__0__DR CYREG_GPIO_PRT5_DR
#define LimitPin1__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LimitPin1__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LimitPin1__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LimitPin1__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LimitPin1__0__HSIOM_MASK 0x000F0000u
#define LimitPin1__0__HSIOM_SHIFT 16u
#define LimitPin1__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin1__0__INTR CYREG_GPIO_PRT5_INTR
#define LimitPin1__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin1__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LimitPin1__0__MASK 0x10u
#define LimitPin1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LimitPin1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LimitPin1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LimitPin1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LimitPin1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LimitPin1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LimitPin1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LimitPin1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LimitPin1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LimitPin1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LimitPin1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LimitPin1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LimitPin1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LimitPin1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LimitPin1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LimitPin1__0__PC CYREG_GPIO_PRT5_PC
#define LimitPin1__0__PC2 CYREG_GPIO_PRT5_PC2
#define LimitPin1__0__PORT 5u
#define LimitPin1__0__PS CYREG_GPIO_PRT5_PS
#define LimitPin1__0__SHIFT 4u
#define LimitPin1__DR CYREG_GPIO_PRT5_DR
#define LimitPin1__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LimitPin1__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LimitPin1__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LimitPin1__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin1__INTR CYREG_GPIO_PRT5_INTR
#define LimitPin1__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LimitPin1__INTSTAT CYREG_GPIO_PRT5_INTR
#define LimitPin1__MASK 0x10u
#define LimitPin1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LimitPin1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LimitPin1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LimitPin1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LimitPin1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LimitPin1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LimitPin1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LimitPin1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LimitPin1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LimitPin1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LimitPin1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LimitPin1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LimitPin1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LimitPin1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LimitPin1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LimitPin1__PC CYREG_GPIO_PRT5_PC
#define LimitPin1__PC2 CYREG_GPIO_PRT5_PC2
#define LimitPin1__PORT 5u
#define LimitPin1__PS CYREG_GPIO_PRT5_PS
#define LimitPin1__SHIFT 4u
#define LimitPin1__SNAP CYREG_GPIO_PRT5_INTR

/* LimitPin2 */
#define LimitPin2__0__DR CYREG_GPIO_PRT1_DR
#define LimitPin2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LimitPin2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LimitPin2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LimitPin2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LimitPin2__0__HSIOM_MASK 0x0000F000u
#define LimitPin2__0__HSIOM_SHIFT 12u
#define LimitPin2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LimitPin2__0__INTR CYREG_GPIO_PRT1_INTR
#define LimitPin2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LimitPin2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LimitPin2__0__MASK 0x08u
#define LimitPin2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LimitPin2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LimitPin2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LimitPin2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LimitPin2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LimitPin2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LimitPin2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LimitPin2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LimitPin2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LimitPin2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LimitPin2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LimitPin2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LimitPin2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LimitPin2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LimitPin2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LimitPin2__0__PC CYREG_GPIO_PRT1_PC
#define LimitPin2__0__PC2 CYREG_GPIO_PRT1_PC2
#define LimitPin2__0__PORT 1u
#define LimitPin2__0__PS CYREG_GPIO_PRT1_PS
#define LimitPin2__0__SHIFT 3u
#define LimitPin2__DR CYREG_GPIO_PRT1_DR
#define LimitPin2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LimitPin2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LimitPin2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LimitPin2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LimitPin2__INTR CYREG_GPIO_PRT1_INTR
#define LimitPin2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LimitPin2__INTSTAT CYREG_GPIO_PRT1_INTR
#define LimitPin2__MASK 0x08u
#define LimitPin2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LimitPin2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LimitPin2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LimitPin2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LimitPin2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LimitPin2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LimitPin2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LimitPin2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LimitPin2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LimitPin2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LimitPin2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LimitPin2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LimitPin2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LimitPin2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LimitPin2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LimitPin2__PC CYREG_GPIO_PRT1_PC
#define LimitPin2__PC2 CYREG_GPIO_PRT1_PC2
#define LimitPin2__PORT 1u
#define LimitPin2__PS CYREG_GPIO_PRT1_PS
#define LimitPin2__SHIFT 3u
#define LimitPin2__SNAP CYREG_GPIO_PRT1_INTR

/* QuadClock */
#define QuadClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL15
#define QuadClock__DIV_ID 0x00000041u
#define QuadClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define QuadClock__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "PioneerLSeries"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
