Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 17:15:44 2022
| Host         : Lucas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HPPSO_v6_timing_summary_routed.rpt -pb HPPSO_v6_timing_summary_routed.pb -rpx HPPSO_v6_timing_summary_routed.rpx -warn_on_violation
| Design       : HPPSO_v6
| Device       : 7a100t-fgg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.730        0.000                      0                20221        0.092        0.000                      0                20221        3.900        0.000                       0                  9570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
FSL_Clk  {0.000 4.400}        8.800           113.636         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FSL_Clk             0.730        0.000                      0                20221        0.092        0.000                      0                20221        3.900        0.000                       0                  9570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FSL_Clk
  To Clock:  FSL_Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 fit_part9/opB_mul_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/mul/mul_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.509ns (57.453%)  route 3.339ns (42.547%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 12.397 - 8.800 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.367     4.049    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  fit_part9/opB_mul_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.341     4.390 r  fit_part9/opB_mul_reg[13]/Q
                         net (fo=5, routed)           1.239     5.629    fit_part9/mul/Q[13]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      2.823     8.452 r  fit_part9/mul/multOp/P[18]
                         net (fo=2, routed)           0.701     9.153    fit_part9/mul/multOp_n_87
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.097     9.250 r  fit_part9/mul/mul_out[2]_i_5__15/O
                         net (fo=1, routed)           0.000     9.250    fit_part9/mul/mul_out[2]_i_5__15_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.662 r  fit_part9/mul/mul_out_reg[2]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.662    fit_part9/mul/mul_out_reg[2]_i_2__15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.751 r  fit_part9/mul/mul_out_reg[6]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.751    fit_part9/mul/mul_out_reg[6]_i_2__15_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.840 r  fit_part9/mul/mul_out_reg[10]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.840    fit_part9/mul/mul_out_reg[10]_i_2__15_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.929 r  fit_part9/mul/mul_out_reg[14]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.929    fit_part9/mul/mul_out_reg[14]_i_2__15_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.018 r  fit_part9/mul/mul_out_reg[17]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.018    fit_part9/mul/mul_out_reg[17]_i_2__15_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.177 r  fit_part9/mul/mul_out_reg[21]_i_2__15/O[0]
                         net (fo=25, routed)          1.092    11.269    fit_part9/mul/s_mul_man[37]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.224    11.493 r  fit_part9/mul/mul_out[25]_i_3__15/O
                         net (fo=1, routed)           0.307    11.800    fit_part9/mul/mul_out[25]_i_3__15_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.097    11.897 r  fit_part9/mul/mul_out[25]_i_1__15/O
                         net (fo=1, routed)           0.000    11.897    fit_part9/mul/s_mul_out[25]
    SLICE_X44Y52         FDCE                                         r  fit_part9/mul/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.145    12.397    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X44Y52         FDCE                                         r  fit_part9/mul/mul_out_reg[25]/C
                         clock pessimism              0.235    12.632    
                         clock uncertainty           -0.035    12.597    
    SLICE_X44Y52         FDCE (Setup_fdce_C_D)        0.030    12.627    fit_part9/mul/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 fit_part9/opB_mul_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/mul/mul_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 4.509ns (58.382%)  route 3.214ns (41.618%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 12.397 - 8.800 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.367     4.049    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  fit_part9/opB_mul_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.341     4.390 r  fit_part9/opB_mul_reg[13]/Q
                         net (fo=5, routed)           1.239     5.629    fit_part9/mul/Q[13]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      2.823     8.452 r  fit_part9/mul/multOp/P[18]
                         net (fo=2, routed)           0.701     9.153    fit_part9/mul/multOp_n_87
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.097     9.250 r  fit_part9/mul/mul_out[2]_i_5__15/O
                         net (fo=1, routed)           0.000     9.250    fit_part9/mul/mul_out[2]_i_5__15_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.662 r  fit_part9/mul/mul_out_reg[2]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.662    fit_part9/mul/mul_out_reg[2]_i_2__15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.751 r  fit_part9/mul/mul_out_reg[6]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.751    fit_part9/mul/mul_out_reg[6]_i_2__15_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.840 r  fit_part9/mul/mul_out_reg[10]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.840    fit_part9/mul/mul_out_reg[10]_i_2__15_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.929 r  fit_part9/mul/mul_out_reg[14]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.929    fit_part9/mul/mul_out_reg[14]_i_2__15_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.018 r  fit_part9/mul/mul_out_reg[17]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.018    fit_part9/mul/mul_out_reg[17]_i_2__15_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.177 r  fit_part9/mul/mul_out_reg[21]_i_2__15/O[0]
                         net (fo=25, routed)          1.178    11.355    fit_part9/mul/s_mul_man[37]
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.224    11.579 r  fit_part9/mul/mul_out[22]_i_4__14/O
                         net (fo=1, routed)           0.096    11.675    fit_part9/mul/mul_out[22]_i_4__14_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.097    11.772 r  fit_part9/mul/mul_out[22]_i_1__15/O
                         net (fo=1, routed)           0.000    11.772    fit_part9/mul/s_mul_out[22]
    SLICE_X45Y53         FDCE                                         r  fit_part9/mul/mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.145    12.397    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  fit_part9/mul/mul_out_reg[22]/C
                         clock pessimism              0.235    12.632    
                         clock uncertainty           -0.035    12.597    
    SLICE_X45Y53         FDCE (Setup_fdce_C_D)        0.030    12.627    fit_part9/mul/mul_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 fit_part9/opB_mul_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/mul/mul_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 4.509ns (58.399%)  route 3.212ns (41.601%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 12.397 - 8.800 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.367     4.049    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  fit_part9/opB_mul_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.341     4.390 r  fit_part9/opB_mul_reg[13]/Q
                         net (fo=5, routed)           1.239     5.629    fit_part9/mul/Q[13]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      2.823     8.452 r  fit_part9/mul/multOp/P[18]
                         net (fo=2, routed)           0.701     9.153    fit_part9/mul/multOp_n_87
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.097     9.250 r  fit_part9/mul/mul_out[2]_i_5__15/O
                         net (fo=1, routed)           0.000     9.250    fit_part9/mul/mul_out[2]_i_5__15_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.662 r  fit_part9/mul/mul_out_reg[2]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.662    fit_part9/mul/mul_out_reg[2]_i_2__15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.751 r  fit_part9/mul/mul_out_reg[6]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.751    fit_part9/mul/mul_out_reg[6]_i_2__15_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.840 r  fit_part9/mul/mul_out_reg[10]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.840    fit_part9/mul/mul_out_reg[10]_i_2__15_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.929 r  fit_part9/mul/mul_out_reg[14]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.929    fit_part9/mul/mul_out_reg[14]_i_2__15_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.018 r  fit_part9/mul/mul_out_reg[17]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.018    fit_part9/mul/mul_out_reg[17]_i_2__15_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.177 f  fit_part9/mul/mul_out_reg[21]_i_2__15/O[0]
                         net (fo=25, routed)          1.162    11.339    fit_part9/mul/s_mul_man[37]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.224    11.563 r  fit_part9/mul/mul_out[24]_i_2__14/O
                         net (fo=2, routed)           0.109    11.673    fit_part9/mul/mul_out[24]_i_2__14_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.097    11.770 r  fit_part9/mul/mul_out[23]_i_1__15/O
                         net (fo=1, routed)           0.000    11.770    fit_part9/mul/s_mul_out[23]
    SLICE_X44Y51         FDCE                                         r  fit_part9/mul/mul_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.145    12.397    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X44Y51         FDCE                                         r  fit_part9/mul/mul_out_reg[23]/C
                         clock pessimism              0.235    12.632    
                         clock uncertainty           -0.035    12.597    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)        0.030    12.627    fit_part9/mul/mul_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 fit_part9/opB_mul_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/mul/mul_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 4.509ns (58.401%)  route 3.212ns (41.599%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 12.397 - 8.800 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.367     4.049    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  fit_part9/opB_mul_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.341     4.390 r  fit_part9/opB_mul_reg[13]/Q
                         net (fo=5, routed)           1.239     5.629    fit_part9/mul/Q[13]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      2.823     8.452 r  fit_part9/mul/multOp/P[18]
                         net (fo=2, routed)           0.701     9.153    fit_part9/mul/multOp_n_87
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.097     9.250 r  fit_part9/mul/mul_out[2]_i_5__15/O
                         net (fo=1, routed)           0.000     9.250    fit_part9/mul/mul_out[2]_i_5__15_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.662 r  fit_part9/mul/mul_out_reg[2]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.662    fit_part9/mul/mul_out_reg[2]_i_2__15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.751 r  fit_part9/mul/mul_out_reg[6]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.751    fit_part9/mul/mul_out_reg[6]_i_2__15_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.840 r  fit_part9/mul/mul_out_reg[10]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.840    fit_part9/mul/mul_out_reg[10]_i_2__15_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.929 r  fit_part9/mul/mul_out_reg[14]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.929    fit_part9/mul/mul_out_reg[14]_i_2__15_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.018 r  fit_part9/mul/mul_out_reg[17]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.018    fit_part9/mul/mul_out_reg[17]_i_2__15_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    10.177 f  fit_part9/mul/mul_out_reg[21]_i_2__15/O[0]
                         net (fo=25, routed)          1.162    11.339    fit_part9/mul/s_mul_man[37]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.224    11.563 r  fit_part9/mul/mul_out[24]_i_2__14/O
                         net (fo=2, routed)           0.109    11.673    fit_part9/mul/mul_out[24]_i_2__14_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.097    11.770 r  fit_part9/mul/mul_out[24]_i_1__15/O
                         net (fo=1, routed)           0.000    11.770    fit_part9/mul/s_mul_out[24]
    SLICE_X44Y51         FDCE                                         r  fit_part9/mul/mul_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.145    12.397    fit_part9/mul/FSL_Clk_IBUF_BUFG
    SLICE_X44Y51         FDCE                                         r  fit_part9/mul/mul_out_reg[24]/C
                         clock pessimism              0.235    12.632    
                         clock uncertainty           -0.035    12.597    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)        0.032    12.629    fit_part9/mul/mul_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul2/mul_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 4.509ns (59.013%)  route 3.132ns (40.987%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 12.388 - 8.800 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.370     4.052    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  fit_part10/opB_mul2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.341     4.393 r  fit_part10/opB_mul2_reg[16]/Q
                         net (fo=5, routed)           0.807     5.200    fit_part10/mul2/Q[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      2.823     8.023 r  fit_part10/mul2/multOp/P[18]
                         net (fo=2, routed)           0.729     8.752    fit_part10/mul2/multOp_n_87
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.097     8.849 r  fit_part10/mul2/mul_out[2]_i_5__18/O
                         net (fo=1, routed)           0.000     8.849    fit_part10/mul2/mul_out[2]_i_5__18_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.261 r  fit_part10/mul2/mul_out_reg[2]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.261    fit_part10/mul2/mul_out_reg[2]_i_2__18_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.350 r  fit_part10/mul2/mul_out_reg[6]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.350    fit_part10/mul2/mul_out_reg[6]_i_2__18_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.439 r  fit_part10/mul2/mul_out_reg[10]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.439    fit_part10/mul2/mul_out_reg[10]_i_2__18_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.528 r  fit_part10/mul2/mul_out_reg[14]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.528    fit_part10/mul2/mul_out_reg[14]_i_2__18_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.617 r  fit_part10/mul2/mul_out_reg[17]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.617    fit_part10/mul2/mul_out_reg[17]_i_2__18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.776 r  fit_part10/mul2/mul_out_reg[21]_i_2__18/O[0]
                         net (fo=25, routed)          1.299    11.075    fit_part10/mul2/s_mul_man[37]
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.224    11.299 r  fit_part10/mul2/mul_out[25]_i_3__18/O
                         net (fo=1, routed)           0.297    11.596    fit_part10/mul2/mul_out[25]_i_3__18_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.097    11.693 r  fit_part10/mul2/mul_out[25]_i_1__18/O
                         net (fo=1, routed)           0.000    11.693    fit_part10/mul2/s_mul_out[25]
    SLICE_X55Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.136    12.388    fit_part10/mul2/FSL_Clk_IBUF_BUFG
    SLICE_X55Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[25]/C
                         clock pessimism              0.235    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X55Y57         FDCE (Setup_fdce_C_D)        0.030    12.618    fit_part10/mul2/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul2/mul_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.509ns (59.246%)  route 3.102ns (40.754%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 12.391 - 8.800 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.370     4.052    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  fit_part10/opB_mul2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.341     4.393 r  fit_part10/opB_mul2_reg[16]/Q
                         net (fo=5, routed)           0.807     5.200    fit_part10/mul2/Q[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      2.823     8.023 r  fit_part10/mul2/multOp/P[18]
                         net (fo=2, routed)           0.729     8.752    fit_part10/mul2/multOp_n_87
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.097     8.849 r  fit_part10/mul2/mul_out[2]_i_5__18/O
                         net (fo=1, routed)           0.000     8.849    fit_part10/mul2/mul_out[2]_i_5__18_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.261 r  fit_part10/mul2/mul_out_reg[2]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.261    fit_part10/mul2/mul_out_reg[2]_i_2__18_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.350 r  fit_part10/mul2/mul_out_reg[6]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.350    fit_part10/mul2/mul_out_reg[6]_i_2__18_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.439 r  fit_part10/mul2/mul_out_reg[10]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.439    fit_part10/mul2/mul_out_reg[10]_i_2__18_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.528 r  fit_part10/mul2/mul_out_reg[14]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.528    fit_part10/mul2/mul_out_reg[14]_i_2__18_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.617 r  fit_part10/mul2/mul_out_reg[17]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.617    fit_part10/mul2/mul_out_reg[17]_i_2__18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.776 f  fit_part10/mul2/mul_out_reg[21]_i_2__18/O[0]
                         net (fo=25, routed)          1.453    11.229    fit_part10/mul2/s_mul_man[37]
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.224    11.453 r  fit_part10/mul2/mul_out[24]_i_2__17/O
                         net (fo=2, routed)           0.113    11.565    fit_part10/mul2/mul_out[24]_i_2__17_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.097    11.662 r  fit_part10/mul2/mul_out[23]_i_1__18/O
                         net (fo=1, routed)           0.000    11.662    fit_part10/mul2/s_mul_out[23]
    SLICE_X56Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.139    12.391    fit_part10/mul2/FSL_Clk_IBUF_BUFG
    SLICE_X56Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[23]/C
                         clock pessimism              0.235    12.626    
                         clock uncertainty           -0.035    12.591    
    SLICE_X56Y57         FDCE (Setup_fdce_C_D)        0.069    12.660    fit_part10/mul2/mul_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul2/mul_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 4.509ns (59.269%)  route 3.099ns (40.731%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 12.391 - 8.800 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.370     4.052    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  fit_part10/opB_mul2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.341     4.393 r  fit_part10/opB_mul2_reg[16]/Q
                         net (fo=5, routed)           0.807     5.200    fit_part10/mul2/Q[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      2.823     8.023 r  fit_part10/mul2/multOp/P[18]
                         net (fo=2, routed)           0.729     8.752    fit_part10/mul2/multOp_n_87
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.097     8.849 r  fit_part10/mul2/mul_out[2]_i_5__18/O
                         net (fo=1, routed)           0.000     8.849    fit_part10/mul2/mul_out[2]_i_5__18_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.261 r  fit_part10/mul2/mul_out_reg[2]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.261    fit_part10/mul2/mul_out_reg[2]_i_2__18_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.350 r  fit_part10/mul2/mul_out_reg[6]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.350    fit_part10/mul2/mul_out_reg[6]_i_2__18_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.439 r  fit_part10/mul2/mul_out_reg[10]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.439    fit_part10/mul2/mul_out_reg[10]_i_2__18_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.528 r  fit_part10/mul2/mul_out_reg[14]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.528    fit_part10/mul2/mul_out_reg[14]_i_2__18_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.617 r  fit_part10/mul2/mul_out_reg[17]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.617    fit_part10/mul2/mul_out_reg[17]_i_2__18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.776 f  fit_part10/mul2/mul_out_reg[21]_i_2__18/O[0]
                         net (fo=25, routed)          1.453    11.229    fit_part10/mul2/s_mul_man[37]
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.224    11.453 r  fit_part10/mul2/mul_out[24]_i_2__17/O
                         net (fo=2, routed)           0.110    11.562    fit_part10/mul2/mul_out[24]_i_2__17_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I3_O)        0.097    11.659 r  fit_part10/mul2/mul_out[24]_i_1__18/O
                         net (fo=1, routed)           0.000    11.659    fit_part10/mul2/s_mul_out[24]
    SLICE_X56Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.139    12.391    fit_part10/mul2/FSL_Clk_IBUF_BUFG
    SLICE_X56Y57         FDCE                                         r  fit_part10/mul2/mul_out_reg[24]/C
                         clock pessimism              0.235    12.626    
                         clock uncertainty           -0.035    12.591    
    SLICE_X56Y57         FDCE (Setup_fdce_C_D)        0.072    12.663    fit_part10/mul2/mul_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul/mul_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 4.471ns (59.191%)  route 3.083ns (40.809%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 12.395 - 8.800 ) 
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.367     4.049    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  fit_part10/opB_mul_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.341     4.390 r  fit_part10/opB_mul_reg[16]/Q
                         net (fo=5, routed)           0.894     5.284    fit_part10/mul/Q[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.823     8.107 r  fit_part10/mul/multOp/P[17]
                         net (fo=2, routed)           0.825     8.932    fit_part10/mul/multOp_n_88
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.097     9.029 r  fit_part10/mul/mul_out[2]_i_6__17/O
                         net (fo=1, routed)           0.000     9.029    fit_part10/mul/mul_out[2]_i_6__17_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     9.408 r  fit_part10/mul/mul_out_reg[2]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     9.408    fit_part10/mul/mul_out_reg[2]_i_2__17_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.500 r  fit_part10/mul/mul_out_reg[6]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     9.500    fit_part10/mul/mul_out_reg[6]_i_2__17_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.592 r  fit_part10/mul/mul_out_reg[10]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     9.592    fit_part10/mul/mul_out_reg[10]_i_2__17_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.684 r  fit_part10/mul/mul_out_reg[14]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     9.684    fit_part10/mul/mul_out_reg[14]_i_2__17_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.776 r  fit_part10/mul/mul_out_reg[17]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     9.776    fit_part10/mul/mul_out_reg[17]_i_2__17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.933 f  fit_part10/mul/mul_out_reg[21]_i_2__17/O[0]
                         net (fo=25, routed)          1.017    10.950    fit_part10/mul/s_mul_man[37]
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.209    11.159 r  fit_part10/mul/mul_out[24]_i_2__16/O
                         net (fo=2, routed)           0.347    11.505    fit_part10/mul/mul_out[24]_i_2__16_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.097    11.602 r  fit_part10/mul/mul_out[23]_i_1__17/O
                         net (fo=1, routed)           0.000    11.602    fit_part10/mul/s_mul_out[23]
    SLICE_X64Y56         FDCE                                         r  fit_part10/mul/mul_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.143    12.395    fit_part10/mul/FSL_Clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  fit_part10/mul/mul_out_reg[23]/C
                         clock pessimism              0.235    12.630    
                         clock uncertainty           -0.035    12.595    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.032    12.627    fit_part10/mul/mul_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul2/mul_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 4.509ns (60.089%)  route 2.995ns (39.911%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 12.390 - 8.800 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.370     4.052    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  fit_part10/opB_mul2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.341     4.393 r  fit_part10/opB_mul2_reg[16]/Q
                         net (fo=5, routed)           0.807     5.200    fit_part10/mul2/Q[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      2.823     8.023 r  fit_part10/mul2/multOp/P[18]
                         net (fo=2, routed)           0.729     8.752    fit_part10/mul2/multOp_n_87
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.097     8.849 r  fit_part10/mul2/mul_out[2]_i_5__18/O
                         net (fo=1, routed)           0.000     8.849    fit_part10/mul2/mul_out[2]_i_5__18_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.261 r  fit_part10/mul2/mul_out_reg[2]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.261    fit_part10/mul2/mul_out_reg[2]_i_2__18_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.350 r  fit_part10/mul2/mul_out_reg[6]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.350    fit_part10/mul2/mul_out_reg[6]_i_2__18_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.439 r  fit_part10/mul2/mul_out_reg[10]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.439    fit_part10/mul2/mul_out_reg[10]_i_2__18_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.528 r  fit_part10/mul2/mul_out_reg[14]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.528    fit_part10/mul2/mul_out_reg[14]_i_2__18_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.617 r  fit_part10/mul2/mul_out_reg[17]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.617    fit_part10/mul2/mul_out_reg[17]_i_2__18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.776 r  fit_part10/mul2/mul_out_reg[21]_i_2__18/O[0]
                         net (fo=25, routed)          1.357    11.133    fit_part10/mul2/s_mul_man[37]
    SLICE_X56Y58         LUT5 (Prop_lut5_I0_O)        0.224    11.357 r  fit_part10/mul2/mul_out[22]_i_4__17/O
                         net (fo=1, routed)           0.101    11.459    fit_part10/mul2/mul_out[22]_i_4__17_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.097    11.556 r  fit_part10/mul2/mul_out[22]_i_1__18/O
                         net (fo=1, routed)           0.000    11.556    fit_part10/mul2/s_mul_out[22]
    SLICE_X56Y58         FDCE                                         r  fit_part10/mul2/mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.138    12.390    fit_part10/mul2/FSL_Clk_IBUF_BUFG
    SLICE_X56Y58         FDCE                                         r  fit_part10/mul2/mul_out_reg[22]/C
                         clock pessimism              0.235    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X56Y58         FDCE (Setup_fdce_C_D)        0.072    12.662    fit_part10/mul2/mul_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 fit_part10/opB_mul2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part10/mul2/mul_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.800ns  (FSL_Clk rise@8.800ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 4.412ns (59.399%)  route 3.016ns (40.601%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 12.390 - 8.800 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.838     0.838 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.768     2.606    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.682 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.370     4.052    fit_part10/FSL_Clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  fit_part10/opB_mul2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.341     4.393 r  fit_part10/opB_mul2_reg[16]/Q
                         net (fo=5, routed)           0.807     5.200    fit_part10/mul2/Q[16]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      2.823     8.023 r  fit_part10/mul2/multOp/P[18]
                         net (fo=2, routed)           0.729     8.752    fit_part10/mul2/multOp_n_87
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.097     8.849 r  fit_part10/mul2/mul_out[2]_i_5__18/O
                         net (fo=1, routed)           0.000     8.849    fit_part10/mul2/mul_out[2]_i_5__18_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.261 r  fit_part10/mul2/mul_out_reg[2]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.261    fit_part10/mul2/mul_out_reg[2]_i_2__18_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.350 r  fit_part10/mul2/mul_out_reg[6]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.350    fit_part10/mul2/mul_out_reg[6]_i_2__18_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.439 r  fit_part10/mul2/mul_out_reg[10]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.439    fit_part10/mul2/mul_out_reg[10]_i_2__18_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.528 r  fit_part10/mul2/mul_out_reg[14]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.528    fit_part10/mul2/mul_out_reg[14]_i_2__18_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.617 r  fit_part10/mul2/mul_out_reg[17]_i_2__18/CO[3]
                         net (fo=1, routed)           0.000     9.617    fit_part10/mul2/mul_out_reg[17]_i_2__18_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.776 r  fit_part10/mul2/mul_out_reg[21]_i_2__18/O[0]
                         net (fo=25, routed)          1.480    11.256    fit_part10/mul2/s_mul_man[37]
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.224    11.480 r  fit_part10/mul2/mul_out[19]_i_1__18/O
                         net (fo=1, routed)           0.000    11.480    fit_part10/mul2/s_mul_out[19]
    SLICE_X57Y58         FDCE                                         r  fit_part10/mul2/mul_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    8.800     8.800 r  
    Y22                                               0.000     8.800 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     8.800    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.706     9.506 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.674    11.180    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.252 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        1.138    12.390    fit_part10/mul2/FSL_Clk_IBUF_BUFG
    SLICE_X57Y58         FDCE                                         r  fit_part10/mul2/mul_out_reg[19]/C
                         clock pessimism              0.235    12.625    
                         clock uncertainty           -0.035    12.590    
    SLICE_X57Y58         FDCE (Setup_fdce_C_D)        0.030    12.620    fit_part10/mul2/mul_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fit_part9/vdim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part9/vdim_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.438%)  route 0.263ns (58.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.560     1.596    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  fit_part9/vdim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  fit_part9/vdim_reg[1]/Q
                         net (fo=36, routed)          0.263     2.000    fit_part9/vdim_reg[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I2_O)        0.045     2.045 r  fit_part9/vdim[3]_i_2__7/O
                         net (fo=1, routed)           0.000     2.045    fit_part9/p_0_in__0[3]
    SLICE_X51Y61         FDRE                                         r  fit_part9/vdim_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.831     2.121    fit_part9/FSL_Clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  fit_part9/vdim_reg[3]/C
                         clock pessimism             -0.259     1.862    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.091     1.953    fit_part9/vdim_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fit_part1/vnew_pos_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            s_y1_reg[128]/D
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.633%)  route 0.244ns (63.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.654     1.690    fit_part1/FSL_Clk_IBUF_BUFG
    SLICE_X81Y49         FDRE                                         r  fit_part1/vnew_pos_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  fit_part1/vnew_pos_reg[128]/Q
                         net (fo=3, routed)           0.244     2.075    s_nx1[128]
    SLICE_X81Y50         FDSE                                         r  s_y1_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.873     2.163    FSL_Clk_IBUF_BUFG
    SLICE_X81Y50         FDSE                                         r  s_y1_reg[128]/C
                         clock pessimism             -0.259     1.904    
    SLICE_X81Y50         FDSE (Hold_fdse_C_D)         0.072     1.976    s_y1_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_fy_p1_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            compsoc/key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.226ns (48.953%)  route 0.236ns (51.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.628     1.664    FSL_Clk_IBUF_BUFG
    SLICE_X53Y44         FDSE                                         r  s_fy_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDSE (Prop_fdse_C_Q)         0.128     1.792 r  s_fy_p1_reg[6]/Q
                         net (fo=5, routed)           0.236     2.028    compsoc/key_reg[25]_0[6]
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.098     2.126 r  compsoc/key[6]_i_1/O
                         net (fo=1, routed)           0.000     2.126    compsoc/key[6]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  compsoc/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.905     2.195    compsoc/FSL_Clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  compsoc/key_reg[6]/C
                         clock pessimism             -0.263     1.932    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.092     2.024    compsoc/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fit_part2/acc_v_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part2/opB_as_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.346%)  route 0.275ns (59.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.623     1.659    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  fit_part2/acc_v_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.800 r  fit_part2/acc_v_reg[23]/Q
                         net (fo=1, routed)           0.275     2.075    fit_part2/mul2/opB_as_reg[26][22]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.120 r  fit_part2/mul2/opB_as[23]_i_1__0/O
                         net (fo=1, routed)           0.000     2.120    fit_part2/mul2_n_22
    SLICE_X52Y17         FDRE                                         r  fit_part2/opB_as_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.894     2.184    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  fit_part2/opB_as_reg[23]/C
                         clock pessimism             -0.263     1.921    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.092     2.013    fit_part2/opB_as_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fit_part5/opA_mul_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part5/mul/mul_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.496%)  route 0.353ns (65.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.571     1.607    fit_part5/FSL_Clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  fit_part5/opA_mul_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  fit_part5/opA_mul_reg[26]/Q
                         net (fo=1, routed)           0.353     2.101    fit_part5/mul/mul_out_reg[26]_1[26]
    SLICE_X24Y48         LUT4 (Prop_lut4_I1_O)        0.045     2.146 r  fit_part5/mul/mul_out[26]_i_2__7/O
                         net (fo=1, routed)           0.000     2.146    fit_part5/mul/s_mul_out[26]
    SLICE_X24Y48         FDCE                                         r  fit_part5/mul/mul_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.914     2.204    fit_part5/mul/FSL_Clk_IBUF_BUFG
    SLICE_X24Y48         FDCE                                         r  fit_part5/mul/mul_out_reg[26]/C
                         clock pessimism             -0.259     1.945    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)         0.092     2.037    fit_part5/mul/mul_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fit_part1/vnew_pos_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            s_y1_reg[107]/D
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.599%)  route 0.224ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.654     1.690    fit_part1/FSL_Clk_IBUF_BUFG
    SLICE_X77Y49         FDRE                                         r  fit_part1/vnew_pos_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  fit_part1/vnew_pos_reg[107]/Q
                         net (fo=3, routed)           0.224     2.056    s_nx1[107]
    SLICE_X77Y52         FDSE                                         r  s_y1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.869     2.159    FSL_Clk_IBUF_BUFG
    SLICE_X77Y52         FDSE                                         r  s_y1_reg[107]/C
                         clock pessimism             -0.259     1.900    
    SLICE_X77Y52         FDSE (Hold_fdse_C_D)         0.046     1.946    s_y1_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fit_part2/adsb/addsub_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part2/opB_mul_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.114%)  route 0.265ns (55.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.629     1.665    fit_part2/adsb/FSL_Clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  fit_part2/adsb/addsub_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.829 r  fit_part2/adsb/addsub_out_reg[17]/Q
                         net (fo=8, routed)           0.265     2.094    fit_part2/adsb/out_as[17]
    SLICE_X57Y9          LUT5 (Prop_lut5_I1_O)        0.045     2.139 r  fit_part2/adsb/opB_mul[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.139    fit_part2/adsb_n_13
    SLICE_X57Y9          FDRE                                         r  fit_part2/opB_mul_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.902     2.192    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  fit_part2/opB_mul_reg[17]/C
                         clock pessimism             -0.263     1.929    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.091     2.020    fit_part2/opB_mul_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fit_part2/opA_as_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            fit_part2/s_lv_reg[5][24]/D
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.227%)  route 0.302ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.616     1.652    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  fit_part2/opA_as_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.816 r  fit_part2/opA_as_reg[24]/Q
                         net (fo=20, routed)          0.302     2.118    fit_part2/opA_as_reg_n_0_[24]
    SLICE_X49Y14         FDSE                                         r  fit_part2/s_lv_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.900     2.190    fit_part2/FSL_Clk_IBUF_BUFG
    SLICE_X49Y14         FDSE                                         r  fit_part2/s_lv_reg[5][24]/C
                         clock pessimism             -0.263     1.927    
    SLICE_X49Y14         FDSE (Hold_fdse_C_D)         0.070     1.997    fit_part2/s_lv_reg[5][24]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 compsoc/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            compsoc/key_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.000%)  route 0.341ns (62.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.564     1.600    compsoc/FSL_Clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  compsoc/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.764 r  compsoc/FSM_onehot_state_reg[11]/Q
                         net (fo=33, routed)          0.341     2.105    compsoc/FSM_onehot_state_reg_n_0_[11]
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.150 r  compsoc/key[7]_i_1/O
                         net (fo=1, routed)           0.000     2.150    compsoc/key[7]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  compsoc/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.905     2.195    compsoc/FSL_Clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  compsoc/key_reg[7]/C
                         clock pessimism             -0.259     1.936    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.092     2.028    compsoc/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fit_part8/f_out_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Destination:            s_fy_p8_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by FSL_Clk  {rise@0.000ns fall@4.400ns period=8.800ns})
  Path Group:             FSL_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSL_Clk rise@0.000ns - FSL_Clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.152%)  route 0.239ns (62.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.010    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.036 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.633     1.669    fit_part8/FSL_Clk_IBUF_BUFG
    SLICE_X43Y49         FDSE                                         r  fit_part8/f_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDSE (Prop_fdse_C_Q)         0.141     1.810 r  fit_part8/f_out_reg[21]/Q
                         net (fo=3, routed)           0.239     2.049    s_fout_p8[21]
    SLICE_X45Y50         FDSE                                         r  s_fy_p8_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSL_Clk rise edge)    0.000     0.000 r  
    Y22                                               0.000     0.000 r  FSL_Clk (IN)
                         net (fo=0)                   0.000     0.000    FSL_Clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  FSL_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.262    FSL_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.291 r  FSL_Clk_IBUF_BUFG_inst/O
                         net (fo=9589, routed)        0.837     2.127    FSL_Clk_IBUF_BUFG
    SLICE_X45Y50         FDSE                                         r  s_fy_p8_reg[21]/C
                         clock pessimism             -0.259     1.868    
    SLICE_X45Y50         FDSE (Hold_fdse_C_D)         0.057     1.925    s_fy_p8_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSL_Clk
Waveform(ns):       { 0.000 4.400 }
Period(ns):         8.800
Sources:            { FSL_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.800       7.208      BUFGCTRL_X0Y0  FSL_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.800       7.800      SLICE_X47Y58   FSM_onehot_state_pso_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X47Y58   FSM_onehot_state_pso_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X47Y58   FSM_onehot_state_pso_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X47Y59   FSM_onehot_state_pso_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X47Y59   FSM_onehot_state_pso_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.800       7.800      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.800       7.800      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.800       7.800      SLICE_X62Y53   fit_part1/mul2/ready_mul_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X80Y38   fit_part4/mul2/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X80Y38   fit_part4/mul2/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X36Y32   fit_part6/mul2/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X36Y32   fit_part6/mul2/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X54Y26   fit_part2/opA_as_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X52Y25   fit_part3/opA_as_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X55Y25   fit_part4/opA_as_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X27Y27   fit_part6/opA_as_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X55Y24   fit_part2/opA_as_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X54Y23   fit_part2/opA_as_reg[17]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.400       3.900      SLICE_X47Y58   FSM_onehot_state_pso_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X47Y58   FSM_onehot_state_pso_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X47Y58   FSM_onehot_state_pso_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X47Y59   FSM_onehot_state_pso_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X47Y59   FSM_onehot_state_pso_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.400       3.900      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.400       3.900      SLICE_X33Y9    calc_inertia/calc_add_inertia/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X62Y53   fit_part1/mul2/ready_mul_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.400       3.900      SLICE_X63Y50   fit_part1/mul2/state_reg[0]/C



