23:24:30
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sat Sep 28 23:24:37 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
@E: CG103 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":115:10:115:12|Expecting expression
1 error parsing file C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd
1 error parsing file C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd
@E: CG103 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":40:10:40:12|Expecting expression
2 errors parsing file C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd
@E: CD255 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":146:25:146:25|No identifier "uart_rx" in scope
3 errors parsing file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd
@E: Parse errors encountered - exiting
# Sat Sep 28 23:24:37 2024

###########################################################]
@E::VHDL compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:24:37 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "anda_plis_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 38 seconds
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name anda_plis


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	531
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	560
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	160
        LUT, DFF and CARRY	:	29
    Combinational LogicCells
        Only LUT         	:	297
        CARRY Only       	:	20
        LUT with CARRY   	:	74
    LogicCells                  :	580/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.9 (sec)

Final Design Statistics
    Number of LUTs      	:	560
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	580/3520
    PLBs                        :	108/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 77.33 MHz | Target: 60.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 44.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2098
used logic cells: 580
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2098
used logic cells: 580
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 691 
I1212: Iteration  1 :    96 unrouted : 3 seconds
I1212: Iteration  2 :    12 unrouted : 2 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Unrecognizable name anda_plis


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2098
used logic cells: 580
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	531
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	560
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	160
        LUT, DFF and CARRY	:	29
    Combinational LogicCells
        Only LUT         	:	297
        CARRY Only       	:	20
        LUT with CARRY   	:	74
    LogicCells                  :	580/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 46.8 (sec)

Final Design Statistics
    Number of LUTs      	:	560
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	580/3520
    PLBs                        :	108/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 74.43 MHz | Target: 60.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 52.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2274
used logic cells: 580
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2274
used logic cells: 580
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 691 
I1212: Iteration  1 :    99 unrouted : 3 seconds
I1212: Iteration  2 :    19 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sat Sep 28 23:43:01 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sat Sep 28 23:43:02 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sat Sep 28 23:43:02 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sat Sep 28 23:43:04 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sat Sep 28 23:43:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:43:05 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:43:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:43:06 2024

###########################################################]
# Sat Sep 28 23:43:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.4 MHz     8.980         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:43:08 2024

###########################################################]
# Sat Sep 28 23:43:09 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 166MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.10ns		 510 /       179
   2		0h:00m:03s		    -4.10ns		 503 /       179
   3		0h:00m:03s		    -3.48ns		 505 /       179
   4		0h:00m:03s		    -3.48ns		 507 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:03s		    -3.03ns		 534 /       182
   6		0h:00m:03s		    -2.73ns		 535 /       182
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:04s		    -1.80ns		 537 /       183
   8		0h:00m:04s		    -1.33ns		 537 /       183
   9		0h:00m:04s		    -1.33ns		 544 /       183
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_o2_1_0_a3_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_46_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_0[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_2_3_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_62_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_2_3_1_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_o2_1_0_a3_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_46_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_0[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_2_3_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_62_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_2_3_1_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 167MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 185 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   185        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 140MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 170MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 17.32ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:43:16 2024
#


Top view:               anda_plis
Requested Frequency:    57.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.056

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      57.7 MHz      49.1 MHz      17.318        20.374        -3.056     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  17.318      -3.056  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un38_fifo_dir_o         0.540       -3.056
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.916
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.776
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.701
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.652
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.636
b2v_inst.indice_FIFO[1]          anda_plis|clk     SB_DFFER     Q       un12lto1                0.540       -1.585
b2v_inst.indice_FIFO[2]          anda_plis|clk     SB_DFFER     Q       un12lto2                0.540       -1.445
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -0.986
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.879
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               17.213       -3.056
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     17.213       -2.071
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     17.213       -1.930
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               17.213       -1.727
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               17.213       -1.587
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     17.213       -1.510
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      17.213       -0.601
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      17.213       -0.461
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 17.213       0.445 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_46_i_0                   17.318       0.599 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.318
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.213

    - Propagation time:                      20.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.056

    Number of logic level(s):                16
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.894       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.714       -         
un38_fifo_dir_o_cry_4_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           3         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      I1       In      -         7.834       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      O        Out     0.400     8.234       -         
un38_fifo_dir_o_cry_8_c_RNI3FAE4               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      I2       In      -         9.605       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      O        Out     0.379     9.984       -         
un38_fifo_dir_o_cry_10_c_RNISR0L6              Net          -        -       1.371     -           1         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      I0       In      -         11.355      -         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      O        Out     0.386     11.741      -         
un14_1[8]                                      Net          -        -       1.371     -           6         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         13.111      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.490      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.395      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.624      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      I3       In      -         15.010      -         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      O        Out     0.316     15.326      -         
FIFO_dir_o_RNO_5[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I1       In      -         16.697      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.379     17.075      -         
FIFO_dir_o_RNO_2[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.446      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     18.762      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.269      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.374 is 5.332(26.2%) logic and 15.042(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.318
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.213

    - Propagation time:                      20.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.026

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                     SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                  Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_0_c                 SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c                 SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c                 SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                 SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                 SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                 SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                 SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                 SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                 SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                 SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                            Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH         SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH         SB_LUT4      O        Out     0.316     2.894       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                  Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22        SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22        SB_LUT4      O        Out     0.449     4.714       -         
un38_fifo_dir_o_cry_4_c_RNIL8G22                 Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2        SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2        SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                           Net          -        -       1.371     -           3         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4_0      SB_LUT4      I1       In      -         7.834       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4_0      SB_LUT4      O        Out     0.400     8.234       -         
FIFO_dir_o_0_sqmuxa_5_0_a3_sx                    Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6_0     SB_LUT4      I1       In      -         9.605       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6_0     SB_LUT4      O        Out     0.400     10.005      -         
FIFO_dir_o_0_sqmuxa_5                            Net          -        -       1.371     -           8         
b2v_inst.indice_FIFO_RNIK26JB[1]                 SB_LUT4      I2       In      -         11.376      -         
b2v_inst.indice_FIFO_RNIK26JB[1]                 SB_LUT4      O        Out     0.379     11.755      -         
un1_indice_FIFO_2_s_1_sf                         Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIPIQ1G[1]                 SB_LUT4      I1       In      -         13.126      -         
b2v_inst.indice_FIFO_RNIPIQ1G[1]                 SB_LUT4      O        Out     0.400     13.525      -         
indice_FIFO_RNIPIQ1G[1]                          Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_5[1]                     SB_LUT4      I1       In      -         14.896      -         
b2v_inst.FIFO_dir_o_RNO_5[1]                     SB_LUT4      O        Out     0.400     15.296      -         
FIFO_dir_o_RNO_5[1]                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                     SB_LUT4      I1       In      -         16.667      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                     SB_LUT4      O        Out     0.379     17.046      -         
FIFO_dir_o_RNO_2[1]                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                       SB_LUT4      I3       In      -         18.417      -         
b2v_inst.FIFO_dir_o_RNO[1]                       SB_LUT4      O        Out     0.316     18.732      -         
FIFO_dir_o_0                                     Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                           SB_DFF       D        In      -         20.239      -         
===============================================================================================================
Total path delay (propagation time + setup) of 20.344 is 5.222(25.7%) logic and 15.122(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.318
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.213

    - Propagation time:                      20.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.916

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.754       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      I0       In      -         4.125       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.574       -         
un38_fifo_dir_o_cry_4_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         5.944       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.323       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           3         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      I1       In      -         7.694       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      O        Out     0.400     8.094       -         
un38_fifo_dir_o_cry_8_c_RNI3FAE4               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      I2       In      -         9.465       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      O        Out     0.379     9.844       -         
un38_fifo_dir_o_cry_10_c_RNISR0L6              Net          -        -       1.371     -           1         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      I0       In      -         11.215      -         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      O        Out     0.386     11.600      -         
un14_1[8]                                      Net          -        -       1.371     -           6         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.971      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.350      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.255      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.484      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      I3       In      -         14.870      -         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      O        Out     0.316     15.185      -         
FIFO_dir_o_RNO_5[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I1       In      -         16.557      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.379     16.935      -         
FIFO_dir_o_RNO_2[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.306      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     18.622      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.129      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.234 is 5.206(25.7%) logic and 15.028(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.318
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.213

    - Propagation time:                      20.099
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.886

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                     SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                              Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_1_c                 SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                 SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                 SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                 SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                 SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                 SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                            Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                 SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                 SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                            Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH         SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH         SB_LUT4      O        Out     0.316     2.754       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                  Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22        SB_LUT4      I0       In      -         4.125       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22        SB_LUT4      O        Out     0.449     4.574       -         
un38_fifo_dir_o_cry_4_c_RNIL8G22                 Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2        SB_LUT4      I2       In      -         5.944       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2        SB_LUT4      O        Out     0.379     6.323       -         
un1_fifo_dir_o_1lt11_0                           Net          -        -       1.371     -           3         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4_0      SB_LUT4      I1       In      -         7.694       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4_0      SB_LUT4      O        Out     0.400     8.094       -         
FIFO_dir_o_0_sqmuxa_5_0_a3_sx                    Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6_0     SB_LUT4      I1       In      -         9.465       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6_0     SB_LUT4      O        Out     0.400     9.865       -         
FIFO_dir_o_0_sqmuxa_5                            Net          -        -       1.371     -           8         
b2v_inst.indice_FIFO_RNIK26JB[1]                 SB_LUT4      I2       In      -         11.236      -         
b2v_inst.indice_FIFO_RNIK26JB[1]                 SB_LUT4      O        Out     0.379     11.614      -         
un1_indice_FIFO_2_s_1_sf                         Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIPIQ1G[1]                 SB_LUT4      I1       In      -         12.985      -         
b2v_inst.indice_FIFO_RNIPIQ1G[1]                 SB_LUT4      O        Out     0.400     13.385      -         
indice_FIFO_RNIPIQ1G[1]                          Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_5[1]                     SB_LUT4      I1       In      -         14.756      -         
b2v_inst.FIFO_dir_o_RNO_5[1]                     SB_LUT4      O        Out     0.400     15.156      -         
FIFO_dir_o_RNO_5[1]                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                     SB_LUT4      I1       In      -         16.527      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                     SB_LUT4      O        Out     0.379     16.905      -         
FIFO_dir_o_RNO_2[1]                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                       SB_LUT4      I3       In      -         18.276      -         
b2v_inst.FIFO_dir_o_RNO[1]                       SB_LUT4      O        Out     0.316     18.592      -         
FIFO_dir_o_0                                     Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                           SB_DFF       D        In      -         20.099      -         
===============================================================================================================
Total path delay (propagation time + setup) of 20.204 is 5.096(25.2%) logic and 15.108(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.318
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.213

    - Propagation time:                      20.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.867

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c_RNI3GAH       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un38_fifo_dir_o_cry_3_c_RNI3GAH       SB_LUT4      O        Out     0.316     2.754       -         
un38_fifo_dir_o_cry_3_c_RNI3GAH                Net          -        -       1.371     -           5         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      I1       In      -         4.125       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNIL8G22      SB_LUT4      O        Out     0.400     4.524       -         
un38_fifo_dir_o_cry_4_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         5.895       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.274       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           3         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      I1       In      -         7.645       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNI3FAE4      SB_LUT4      O        Out     0.400     8.045       -         
un38_fifo_dir_o_cry_8_c_RNI3FAE4               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      I2       In      -         9.416       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNISR0L6     SB_LUT4      O        Out     0.379     9.794       -         
un38_fifo_dir_o_cry_10_c_RNISR0L6              Net          -        -       1.371     -           1         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      I0       In      -         11.166      -         
b2v_inst.state_RNI9CN7B[7]                     SB_LUT4      O        Out     0.386     11.551      -         
un14_1[8]                                      Net          -        -       1.371     -           6         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.922      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.301      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.206      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.435      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      I3       In      -         14.821      -         
b2v_inst.FIFO_dir_o_RNO_5[1]                   SB_LUT4      O        Out     0.316     15.136      -         
FIFO_dir_o_RNO_5[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I1       In      -         16.507      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.379     16.886      -         
FIFO_dir_o_RNO_2[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.257      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     18.573      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.080      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.185 is 5.157(25.5%) logic and 15.028(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 170MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        116 uses
SB_DFF          23 uses
SB_DFFE         13 uses
SB_DFFER        73 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         41 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         523 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 185

@S |Mapping Summary:
Total  LUTs: 523 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 523 = 523 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 28MB peak: 170MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Sat Sep 28 23:43:16 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name anda_plis


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	523
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	544
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	146
        LUT, DFF and CARRY	:	37
    Combinational LogicCells
        Only LUT         	:	308
        CARRY Only       	:	26
        LUT with CARRY   	:	53
    LogicCells                  :	570/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 107.8 (sec)

Final Design Statistics
    Number of LUTs      	:	544
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	570/3520
    PLBs                        :	103/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 73.90 MHz | Target: 57.74 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 114.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2087
used logic cells: 570
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2087
used logic cells: 570
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 21
I1209: Started routing
I1223: Total Nets : 677 
I1212: Iteration  1 :    96 unrouted : 4 seconds
I1212: Iteration  2 :     8 unrouted : 2 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 29 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sat Sep 28 23:51:14 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sat Sep 28 23:51:15 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sat Sep 28 23:51:15 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sat Sep 28 23:51:18 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sat Sep 28 23:51:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:51:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Sep 28 23:51:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:51:20 2024

###########################################################]
# Sat Sep 28 23:51:21 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:51:23 2024

###########################################################]
# Sat Sep 28 23:51:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.28ns		 517 /       179
   2		0h:00m:04s		    -4.28ns		 510 /       179
   3		0h:00m:05s		    -3.53ns		 511 /       179
   4		0h:00m:05s		    -3.53ns		 511 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   5		0h:00m:07s		    -3.53ns		 547 /       186

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[7] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[8] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[11] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[10] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   6		0h:00m:07s		    -2.32ns		 567 /       198
   7		0h:00m:07s		    -2.32ns		 569 /       198
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_9_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_60 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_334_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_299_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i_a3_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_9_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_60 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_334_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_299_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i_a3_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_582_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_577_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 167MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 168MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 200 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   200        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 139MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 165MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 17.49ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:51:35 2024
#


Top view:               anda_plis
Requested Frequency:    57.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.086

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      57.2 MHz      48.6 MHz      17.487        20.573        -3.086     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  17.487      -3.086  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -3.086
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -3.037
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       un12lto2_fast           0.540       -3.016
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -2.988
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -2.939
b2v_inst.indice_FIFO_5_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_5_rep1      0.540       -2.918
b2v_inst.indice_FIFO_fast[6]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[6]     0.540       -2.855
b2v_inst.indice_FIFO_3_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_3_rep1      0.540       -1.252
b2v_inst.indice_FIFO_4_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_4_rep1      0.540       -1.203
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -1.182
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                            Required           
Instance                       Reference         Type          Pin     Net                         Time         Slack 
                               Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0                17.382       -3.086
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                  17.382       -2.665
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1                17.382       -1.476
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFFE       D       N_35                        17.382       -1.196
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_0_i_3[3]     17.382       -1.056
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFFE       D       N_84                        17.382       -0.822
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]       17.382       -0.070
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]       17.382       0.070 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_334_i_0                   17.487       0.579 
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     E       N_334_i_0                   17.487       0.579 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.487
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.382

    - Propagation time:                      20.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.086

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO_fast[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]             SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[3]                      Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      O        Out     0.449     2.588       -         
un36_fifo_dir_o_c3                       Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      O        Out     0.449     4.408       -         
indice_FIFO_RNIT0AB1[8]                  Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      I0       In      -         5.779       -         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      O        Out     0.449     6.227       -         
un1_indice_FIFO_0_o2_1_2_1[6]            Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      I2       In      -         7.598       -         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      O        Out     0.351     7.949       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           12        
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      I2       In      -         9.320       -         
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      O        Out     0.379     9.699       -         
N_467                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      I1       In      -         11.070      -         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      O        Out     0.400     11.469      -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      I1       In      -         12.840      -         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      O        Out     0.400     13.240      -         
indice_FIFO_RNIKHH69[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         14.145      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     14.403      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         14.417      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     14.543      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         14.557      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     14.683      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         14.697      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     14.823      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      I3       In      -         15.209      -         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      O        Out     0.316     15.525      -         
FIFO_dir_o_RNO_4[5]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      I3       In      -         16.896      -         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      O        Out     0.316     17.211      -         
N_510                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      I1       In      -         18.582      -         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      O        Out     0.379     18.961      -         
FIFO_dir_o_0                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                   SB_DFF       D        In      -         20.468      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.573 is 5.166(25.1%) logic and 15.407(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.487
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.382

    - Propagation time:                      20.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.037

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO_fast[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[4]             SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[4]                      Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      O        Out     0.400     2.539       -         
un36_fifo_dir_o_c3                       Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      O        Out     0.449     4.359       -         
indice_FIFO_RNIT0AB1[8]                  Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      I0       In      -         5.729       -         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      O        Out     0.449     6.178       -         
un1_indice_FIFO_0_o2_1_2_1[6]            Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      I2       In      -         7.549       -         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      O        Out     0.351     7.900       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           12        
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      I2       In      -         9.271       -         
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      O        Out     0.379     9.650       -         
N_467                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      I1       In      -         11.021      -         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      O        Out     0.400     11.420      -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      I1       In      -         12.791      -         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      O        Out     0.400     13.191      -         
indice_FIFO_RNIKHH69[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         14.096      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     14.354      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         14.368      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     14.494      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         14.508      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     14.634      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         14.648      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     14.774      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      I3       In      -         15.160      -         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      O        Out     0.316     15.476      -         
FIFO_dir_o_RNO_4[5]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      I3       In      -         16.847      -         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      O        Out     0.316     17.162      -         
N_510                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      I1       In      -         18.533      -         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      O        Out     0.379     18.912      -         
FIFO_dir_o_0                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                   SB_DFF       D        In      -         20.419      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.524 is 5.117(24.9%) logic and 15.407(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.487
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.382

    - Propagation time:                      20.398
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.016

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]             SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2_fast                            Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIKQ1A[2]     SB_LUT4      O        Out     0.379     2.518       -         
un36_fifo_dir_o_c3                       Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      I0       In      -         3.889       -         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      O        Out     0.449     4.338       -         
indice_FIFO_RNIT0AB1[8]                  Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      I0       In      -         5.708       -         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      O        Out     0.449     6.157       -         
un1_indice_FIFO_0_o2_1_2_1[6]            Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      I2       In      -         7.528       -         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      O        Out     0.351     7.879       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           12        
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      I2       In      -         9.250       -         
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      O        Out     0.379     9.629       -         
N_467                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      I1       In      -         11.000      -         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      O        Out     0.400     11.399      -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      I1       In      -         12.770      -         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      O        Out     0.400     13.170      -         
indice_FIFO_RNIKHH69[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         14.075      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     14.333      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         14.347      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     14.473      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         14.487      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     14.613      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         14.627      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     14.753      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      I3       In      -         15.139      -         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      O        Out     0.316     15.455      -         
FIFO_dir_o_RNO_4[5]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      I3       In      -         16.826      -         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      O        Out     0.316     17.141      -         
N_510                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      I1       In      -         18.512      -         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      O        Out     0.379     18.891      -         
FIFO_dir_o_0                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                   SB_DFF       D        In      -         20.398      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.503 is 5.096(24.9%) logic and 15.407(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.487
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.382

    - Propagation time:                      20.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.988

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO[7] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[7]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[7]                           Net          -        -       1.599     -           9         
b2v_inst.indice_FIFO_fast_RNIL65R[6]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIL65R[6]     SB_LUT4      O        Out     0.449     2.588       -         
indice_FIFO_fast_RNIL65R[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      I2       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      O        Out     0.351     4.309       -         
indice_FIFO_RNIT0AB1[8]                  Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      I0       In      -         5.680       -         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      O        Out     0.449     6.129       -         
un1_indice_FIFO_0_o2_1_2_1[6]            Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      I2       In      -         7.500       -         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      O        Out     0.351     7.851       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           12        
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      I2       In      -         9.222       -         
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      O        Out     0.379     9.601       -         
N_467                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      I1       In      -         10.972      -         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      O        Out     0.400     11.371      -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      I1       In      -         12.742      -         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      O        Out     0.400     13.142      -         
indice_FIFO_RNIKHH69[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         14.047      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     14.304      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         14.318      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     14.445      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         14.459      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     14.585      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         14.599      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     14.725      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      I3       In      -         15.111      -         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      O        Out     0.316     15.427      -         
FIFO_dir_o_RNO_4[5]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      I3       In      -         16.798      -         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      O        Out     0.316     17.113      -         
N_510                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      I1       In      -         18.484      -         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      O        Out     0.379     18.863      -         
FIFO_dir_o_0                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                   SB_DFF       D        In      -         20.370      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.475 is 5.068(24.8%) logic and 15.407(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.487
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.382

    - Propagation time:                      20.321
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.939

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO[8] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[8]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[8]                           Net          -        -       1.599     -           9         
b2v_inst.indice_FIFO_fast_RNIL65R[6]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIL65R[6]     SB_LUT4      O        Out     0.400     2.539       -         
indice_FIFO_fast_RNIL65R[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIT0AB1[8]         SB_LUT4      O        Out     0.351     4.260       -         
indice_FIFO_RNIT0AB1[8]                  Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      I0       In      -         5.631       -         
b2v_inst.indice_FIFO_RNI7VPF2[7]         SB_LUT4      O        Out     0.449     6.080       -         
un1_indice_FIFO_0_o2_1_2_1[6]            Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      I2       In      -         7.451       -         
b2v_inst.indice_FIFO_RNIHKQ34[9]         SB_LUT4      O        Out     0.351     7.802       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           12        
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      I2       In      -         9.173       -         
b2v_inst.indice_FIFO_RNIG7ES7[10]        SB_LUT4      O        Out     0.379     9.551       -         
N_467                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      I1       In      -         10.922      -         
b2v_inst.indice_FIFO_RNIL0KQ8[1]         SB_LUT4      O        Out     0.400     11.322      -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      I1       In      -         12.693      -         
b2v_inst.indice_FIFO_RNIKHH69[1]         SB_LUT4      O        Out     0.400     13.093      -         
indice_FIFO_RNIKHH69[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         13.998      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     14.255      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         14.269      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     14.396      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         14.410      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     14.536      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         14.550      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     14.676      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      I3       In      -         15.062      -         
b2v_inst.FIFO_dir_o_RNO_4[5]             SB_LUT4      O        Out     0.316     15.378      -         
FIFO_dir_o_RNO_4[5]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      I3       In      -         16.749      -         
b2v_inst.FIFO_dir_o_RNO_0[5]             SB_LUT4      O        Out     0.316     17.064      -         
N_510                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      I1       In      -         18.435      -         
b2v_inst.FIFO_dir_o_RNO[5]               SB_LUT4      O        Out     0.379     18.814      -         
FIFO_dir_o_0                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                   SB_DFF       D        In      -         20.321      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.426 is 5.019(24.6%) logic and 15.407(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        115 uses
SB_DFF          24 uses
SB_DFFE         12 uses
SB_DFFER        84 uses
SB_DFFES        2 uses
SB_DFFESR       10 uses
SB_DFFR         45 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         564 uses

I/O Register bits:                  0
Register bits not including I/Os:   198 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 200

@S |Mapping Summary:
Total  LUTs: 564 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 564 = 564 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 29MB peak: 169MB)

Process took 0h:00m:12s realtime, 0h:00m:09s cputime
# Sat Sep 28 23:51:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 29 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	564
    Number of DFFs      	:	198
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	585
    Number of DFFs      	:	198
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	163
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	330
        CARRY Only       	:	23
        LUT with CARRY   	:	57
    LogicCells                  :	608/3520
    PLBs                        :	88/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 2.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 57.6 (sec)

Final Design Statistics
    Number of LUTs      	:	585
    Number of DFFs      	:	198
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	608/3520
    PLBs                        :	108/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 74.13 MHz | Target: 57.18 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2180
used logic cells: 608
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2180
used logic cells: 608
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 723 
I1212: Iteration  1 :   105 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sat Sep 28 23:57:10 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sat Sep 28 23:57:10 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sat Sep 28 23:57:11 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sat Sep 28 23:57:12 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sat Sep 28 23:57:12 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:57:12 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:57:12 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 23:57:14 2024

###########################################################]
# Sat Sep 28 23:57:14 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 23:57:15 2024

###########################################################]
# Sat Sep 28 23:57:15 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.74ns		 526 /       179
   2		0h:00m:03s		    -4.74ns		 517 /       179
   3		0h:00m:03s		    -3.65ns		 518 /       179
   4		0h:00m:03s		    -3.65ns		 519 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 13 LUTs via timing driven replication

   5		0h:00m:04s		    -1.94ns		 631 /       192
   6		0h:00m:04s		    -1.94ns		 631 /       192


   7		0h:00m:05s		    -1.94ns		 631 /       192
   8		0h:00m:05s		    -1.77ns		 631 /       192
   9		0h:00m:05s		    -1.49ns		 632 /       192
  10		0h:00m:05s		    -1.49ns		 637 /       192
  11		0h:00m:05s		    -1.30ns		 637 /       192
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m29_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_299_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_60 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_rn[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_334_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.g0_i_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.g0_i_0_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m29_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_299_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_60 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_rn[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_334_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.g0_i_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.g0_i_0_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_582_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1021 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_577_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 178MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 194 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   194        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 148MB peak: 178MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 174MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 175MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 178MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 14.59ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 23:57:22 2024
#


Top view:               anda_plis
Requested Frequency:    68.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.575

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      68.5 MHz      58.3 MHz      14.590        17.165        -2.575     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  14.590      -2.575  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -2.575
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.554
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -2.526
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.505
b2v_inst.indice_FIFO_fast[6]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[6]     0.540       -2.505
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -2.484
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       un12lto2_fast           0.540       -2.472
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -2.421
b2v_inst.indice_FIFO[10]         anda_plis|clk     SB_DFFER     Q       indice_FIFO[10]         0.540       -2.371
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.341
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                            Required           
Instance                       Reference         Type          Pin     Net                         Time         Slack 
                               Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1                14.485       -2.575
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0                14.485       -2.434
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFFE       D       N_35                        14.485       -2.294
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_0_i_3[3]     14.485       -2.154
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                  14.485       -2.014
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFFE       D       N_84                        14.485       -1.921
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]       14.485       -1.169
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]       14.485       -1.028
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_0_i_3[0]     14.485       -0.715
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_334_i_0                   14.590       -0.659
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.590
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.485

    - Propagation time:                      17.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.575

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO[7] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[7]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[7]                           Net          -        -       1.599     -           12        
b2v_inst.indice_FIFO_fast_RNI6AHF[6]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNI6AHF[6]     SB_LUT4      O        Out     0.449     2.588       -         
un36_fifo_dir_o_ac0_11_0                 Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      I1       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      O        Out     0.400     4.359       -         
indice_FIFO_RNIDG131[9]                  Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      I0       In      -         5.729       -         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      O        Out     0.449     6.178       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      I2       In      -         7.549       -         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      O        Out     0.351     7.900       -         
N_395                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      I1       In      -         9.271       -         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      O        Out     0.400     9.671       -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      I1       In      -         11.042      -         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      O        Out     0.400     11.441      -         
indice_FIFO_RNINKAJ7[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         12.346      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     12.604      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         12.618      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     12.744      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         12.758      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     12.884      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         12.898      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     13.024      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CI       In      -         13.038      -         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CO       Out     0.126     13.165      -         
un1_indice_FIFO_3_cry_5                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I3       In      -         13.551      -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.316     13.866      -         
FIFO_dir_o_RNO_3[6]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I3       In      -         15.237      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.316     15.553      -         
FIFO_dir_o_1                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFF       D        In      -         17.060      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.165 is 4.486(26.1%) logic and 12.679(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.590
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.485

    - Propagation time:                      17.039
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.554

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO_fast[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]             SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[3]                      Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_fast_RNII5DD[5]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNII5DD[5]     SB_LUT4      O        Out     0.449     2.588       -         
un36_fifo_dir_o_c4                       Net          -        -       1.371     -           8         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      I2       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      O        Out     0.379     4.338       -         
indice_FIFO_RNIDG131[9]                  Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      I0       In      -         5.708       -         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      O        Out     0.449     6.157       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      I2       In      -         7.528       -         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      O        Out     0.351     7.879       -         
N_395                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      I1       In      -         9.250       -         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      O        Out     0.400     9.650       -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      I1       In      -         11.021      -         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      O        Out     0.400     11.420      -         
indice_FIFO_RNINKAJ7[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         12.325      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     12.583      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         12.597      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     12.723      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         12.737      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     12.863      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         12.877      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     13.003      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CI       In      -         13.017      -         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CO       Out     0.126     13.144      -         
un1_indice_FIFO_3_cry_5                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I3       In      -         13.530      -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.316     13.845      -         
FIFO_dir_o_RNO_3[6]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I3       In      -         15.216      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.316     15.532      -         
FIFO_dir_o_1                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFF       D        In      -         17.039      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.144 is 4.465(26.0%) logic and 12.679(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.590
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.485

    - Propagation time:                      17.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.540

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO_fast[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]             SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[3]                      Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_fast_RNIPIM6[3]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIPIM6[3]     SB_LUT4      O        Out     0.449     2.588       -         
un1_indice_FIFO_i_o2_0_a0_0[5]           Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_5_rep1_RNI4UT41     SB_LUT4      I2       In      -         3.959       -         
b2v_inst.indice_FIFO_5_rep1_RNI4UT41     SB_LUT4      O        Out     0.379     4.338       -         
N_382                                    Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIE8PG2[10]        SB_LUT4      I0       In      -         5.708       -         
b2v_inst.indice_FIFO_RNIE8PG2[10]        SB_LUT4      O        Out     0.386     6.094       -         
un1_FIFO_dir_o_iv_i_o2_0_out             Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      I1       In      -         7.465       -         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      O        Out     0.400     7.865       -         
N_395                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      I1       In      -         9.236       -         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      O        Out     0.400     9.636       -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      I1       In      -         11.007      -         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      O        Out     0.400     11.406      -         
indice_FIFO_RNINKAJ7[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         12.311      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     12.569      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         12.583      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     12.709      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         12.723      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     12.849      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         12.863      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     12.989      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CI       In      -         13.003      -         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CO       Out     0.126     13.130      -         
un1_indice_FIFO_3_cry_5                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I3       In      -         13.516      -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.316     13.831      -         
FIFO_dir_o_RNO_3[6]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I3       In      -         15.202      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.316     15.518      -         
FIFO_dir_o_1                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFF       D        In      -         17.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.130 is 4.451(26.0%) logic and 12.679(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.590
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.485

    - Propagation time:                      17.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.526

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO[8] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[8]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[8]                           Net          -        -       1.599     -           12        
b2v_inst.indice_FIFO_fast_RNI6AHF[6]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNI6AHF[6]     SB_LUT4      O        Out     0.400     2.539       -         
un36_fifo_dir_o_ac0_11_0                 Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      O        Out     0.400     4.309       -         
indice_FIFO_RNIDG131[9]                  Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      I0       In      -         5.680       -         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      O        Out     0.449     6.129       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      I2       In      -         7.500       -         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      O        Out     0.351     7.851       -         
N_395                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      I1       In      -         9.222       -         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      O        Out     0.400     9.621       -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      I1       In      -         10.993      -         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      O        Out     0.400     11.392      -         
indice_FIFO_RNINKAJ7[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         12.297      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     12.555      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         12.569      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     12.695      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         12.709      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     12.835      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         12.849      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     12.975      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CI       In      -         12.989      -         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CO       Out     0.126     13.116      -         
un1_indice_FIFO_3_cry_5                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I3       In      -         13.502      -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.316     13.817      -         
FIFO_dir_o_RNO_3[6]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I3       In      -         15.188      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.316     15.504      -         
FIFO_dir_o_1                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFF       D        In      -         17.011      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.116 is 4.437(25.9%) logic and 12.679(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.590
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.485

    - Propagation time:                      16.990
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.505

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO_fast[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[4]             SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[4]                      Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_fast_RNII5DD[5]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNII5DD[5]     SB_LUT4      O        Out     0.400     2.539       -         
un36_fifo_dir_o_c4                       Net          -        -       1.371     -           8         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIDG131[9]         SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_RNIDG131[9]                  Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      I0       In      -         5.659       -         
b2v_inst.indice_FIFO_RNI1CO33[7]         SB_LUT4      O        Out     0.449     6.108       -         
un1_indice_FIFO_0_o2_1_2[6]              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      I2       In      -         7.479       -         
b2v_inst.indice_FIFO_RNIJA796[10]        SB_LUT4      O        Out     0.351     7.830       -         
N_395                                    Net          -        -       1.371     -           5         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      I1       In      -         9.201       -         
b2v_inst.indice_FIFO_RNIO3D77[1]         SB_LUT4      O        Out     0.400     9.601       -         
un1_indice_FIFO_3_s_1_sf                 Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      I1       In      -         10.972      -         
b2v_inst.indice_FIFO_RNINKAJ7[1]         SB_LUT4      O        Out     0.400     11.371      -         
indice_FIFO_RNINKAJ7[1]                  Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     I0       In      -         12.276      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c       SB_CARRY     CO       Out     0.258     12.534      -         
un1_indice_FIFO_3_cry_1                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CI       In      -         12.548      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c       SB_CARRY     CO       Out     0.126     12.674      -         
un1_indice_FIFO_3_cry_2                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CI       In      -         12.688      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c       SB_CARRY     CO       Out     0.126     12.814      -         
un1_indice_FIFO_3_cry_3                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CI       In      -         12.828      -         
b2v_inst.un1_indice_FIFO_3_cry_4_c       SB_CARRY     CO       Out     0.126     12.954      -         
un1_indice_FIFO_3_cry_4                  Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CI       In      -         12.968      -         
b2v_inst.un1_indice_FIFO_3_cry_5_c       SB_CARRY     CO       Out     0.126     13.095      -         
un1_indice_FIFO_3_cry_5                  Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I3       In      -         13.480      -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.316     13.796      -         
FIFO_dir_o_RNO_3[6]                      Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I3       In      -         15.167      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.316     15.483      -         
FIFO_dir_o_1                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFF       D        In      -         16.990      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.095 is 4.416(25.8%) logic and 12.679(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 178MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        115 uses
SB_DFF          24 uses
SB_DFFE         12 uses
SB_DFFER        80 uses
SB_DFFES        4 uses
SB_DFFESR       10 uses
SB_DFFR         40 uses
SB_DFFS         2 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         634 uses

I/O Register bits:                  0
Register bits not including I/Os:   192 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 194

@S |Mapping Summary:
Total  LUTs: 634 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 634 = 634 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 178MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Sep 28 23:57:23 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	634
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	656
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	162
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	404
        CARRY Only       	:	25
        LUT with CARRY   	:	60
    LogicCells                  :	681/3520
    PLBs                        :	99/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 43.9 (sec)

Final Design Statistics
    Number of LUTs      	:	656
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	681/3520
    PLBs                        :	116/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 77.77 MHz | Target: 68.54 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2609
used logic cells: 681
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2609
used logic cells: 681
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 804 
I1212: Iteration  1 :   124 unrouted : 4 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:02:29 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:02:29 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:02:30 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:02:32 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:02:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:02:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 00:02:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:02:35 2024

###########################################################]
# Sun Sep 29 00:02:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.0 MHz     8.932         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:02:36 2024

###########################################################]
# Sun Sep 29 00:02:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.22ns		 492 /       179
   2		0h:00m:03s		    -4.22ns		 485 /       179
   3		0h:00m:03s		    -3.49ns		 485 /       179
   4		0h:00m:03s		    -2.99ns		 486 /       179
   5		0h:00m:03s		    -2.99ns		 486 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:03s		    -2.66ns		 499 /       181
   7		0h:00m:04s		    -2.49ns		 500 /       181
   8		0h:00m:04s		    -2.49ns		 501 /       181


   9		0h:00m:04s		    -1.26ns		 506 /       181
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_0_1_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_144_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_0_2[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_54 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_170_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_0_1_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_144_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_0_2[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_54 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_170_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 164MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 164MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 183 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   183        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 137MB peak: 164MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 164MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 163MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 165MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 17.70ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:02:41 2024
#


Top view:               anda_plis
Requested Frequency:    56.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.124

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      56.5 MHz      48.0 MHz      17.704        20.828        -3.124     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  17.704      -3.124  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]          anda_plis|clk     SB_DFFES     Q       un13lto0                0.540       -3.124
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.984
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.844
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.704
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.563
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.423
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -2.283
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -2.208
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -2.159
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -2.143
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               17.599       -3.124
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     17.599       -2.092
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     17.599       -1.952
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               17.599       -1.811
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               17.599       -1.671
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     17.599       -1.531
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      17.599       -0.686
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      17.599       -0.545
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 17.599       2.146 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_144_i_0                  17.704       2.237 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.704
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.599

    - Propagation time:                      20.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.124

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFES     Q        Out     0.540     0.540       -         
un13lto0                                       Net          -        -       0.834     -           11        
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_5                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_6                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CI       In      -         2.487       -         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CO       Out     0.126     2.613       -         
un38_fifo_dir_o_cry_7                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CI       In      -         2.627       -         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CO       Out     0.126     2.753       -         
un38_fifo_dir_o_cry_8                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      I3       In      -         3.139       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      O        Out     0.316     3.455       -         
un38_fifo_dir_o_cry_8_c_RNIDVFH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      I0       In      -         4.826       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      O        Out     0.449     5.274       -         
un38_fifo_dir_o_cry_10_c_RNI2MG32              Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      I1       In      -         6.646       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      O        Out     0.400     7.045       -         
FIFO_dir_o_0_sqmuxa_4_0_o2_3                   Net          -        -       1.371     -           6         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      I2       In      -         8.416       -         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      O        Out     0.379     8.795       -         
un15_iv_i_a2_0_sx[4]                           Net          -        -       1.371     -           1         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      I3       In      -         10.166      -         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      O        Out     0.316     10.482      -         
N_75                                           Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      I0       In      -         11.852      -         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      O        Out     0.449     12.301      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      I1       In      -         13.672      -         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      O        Out     0.400     14.072      -         
indice_FIFO_RNIG23LO[1]                        Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      I1       In      -         15.443      -         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      O        Out     0.400     15.843      -         
FIFO_dir_o_RNO_8[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I3       In      -         17.214      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.316     17.529      -         
un1_indice_FIFO_2_m[1]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.900      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     19.216      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.723      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.828 is 5.650(27.1%) logic and 15.178(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.704
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.599

    - Propagation time:                      20.583
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.984

    Number of logic level(s):                18
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_5                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_6                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_7                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CI       In      -         2.487       -         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CO       Out     0.126     2.613       -         
un38_fifo_dir_o_cry_8                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      I3       In      -         2.999       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      O        Out     0.316     3.314       -         
un38_fifo_dir_o_cry_8_c_RNIDVFH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      I0       In      -         4.686       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      O        Out     0.449     5.134       -         
un38_fifo_dir_o_cry_10_c_RNI2MG32              Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      I1       In      -         6.505       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      O        Out     0.400     6.905       -         
FIFO_dir_o_0_sqmuxa_4_0_o2_3                   Net          -        -       1.371     -           6         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      I2       In      -         8.276       -         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      O        Out     0.379     8.655       -         
un15_iv_i_a2_0_sx[4]                           Net          -        -       1.371     -           1         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      I3       In      -         10.026      -         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      O        Out     0.316     10.341      -         
N_75                                           Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      I0       In      -         11.712      -         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      O        Out     0.449     12.161      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      I1       In      -         13.532      -         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      O        Out     0.400     13.932      -         
indice_FIFO_RNIG23LO[1]                        Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      I1       In      -         15.303      -         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      O        Out     0.400     15.703      -         
FIFO_dir_o_RNO_8[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I3       In      -         17.073      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.316     17.389      -         
un1_indice_FIFO_2_m[1]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.760      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     19.076      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.583      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.688 is 5.524(26.7%) logic and 15.164(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.704
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.599

    - Propagation time:                      20.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.935

    Number of logic level(s):                18
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFES     Q        Out     0.540     0.540       -         
un13lto0                                       Net          -        -       0.834     -           11        
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_5                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_6                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CI       In      -         2.487       -         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CO       Out     0.126     2.613       -         
un38_fifo_dir_o_cry_7                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNIBSEH       SB_LUT4      I3       In      -         2.999       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNIBSEH       SB_LUT4      O        Out     0.316     3.314       -         
un38_fifo_dir_o_cry_7_c_RNIBSEH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      I1       In      -         4.686       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      O        Out     0.400     5.085       -         
un38_fifo_dir_o_cry_10_c_RNI2MG32              Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      I1       In      -         6.456       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      O        Out     0.400     6.856       -         
FIFO_dir_o_0_sqmuxa_4_0_o2_3                   Net          -        -       1.371     -           6         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      I2       In      -         8.227       -         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      O        Out     0.379     8.606       -         
un15_iv_i_a2_0_sx[4]                           Net          -        -       1.371     -           1         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      I3       In      -         9.977       -         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      O        Out     0.316     10.292      -         
N_75                                           Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      I0       In      -         11.663      -         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      O        Out     0.449     12.112      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      I1       In      -         13.483      -         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      O        Out     0.400     13.883      -         
indice_FIFO_RNIG23LO[1]                        Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      I1       In      -         15.254      -         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      O        Out     0.400     15.653      -         
FIFO_dir_o_RNO_8[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I3       In      -         17.024      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.316     17.340      -         
un1_indice_FIFO_2_m[1]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.711      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     19.027      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.534      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.639 is 5.475(26.5%) logic and 15.164(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.704
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.599

    - Propagation time:                      20.442
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.844

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                            Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_5                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_6                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_7                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_8_c               SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_8                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      I3       In      -         2.859       -         
b2v_inst.un38_fifo_dir_o_cry_8_c_RNIDVFH       SB_LUT4      O        Out     0.316     3.174       -         
un38_fifo_dir_o_cry_8_c_RNIDVFH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      I0       In      -         4.545       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      O        Out     0.449     4.994       -         
un38_fifo_dir_o_cry_10_c_RNI2MG32              Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      I1       In      -         6.365       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      O        Out     0.400     6.765       -         
FIFO_dir_o_0_sqmuxa_4_0_o2_3                   Net          -        -       1.371     -           6         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      I2       In      -         8.136       -         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      O        Out     0.379     8.515       -         
un15_iv_i_a2_0_sx[4]                           Net          -        -       1.371     -           1         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      I3       In      -         9.886       -         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      O        Out     0.316     10.201      -         
N_75                                           Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      I0       In      -         11.572      -         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      O        Out     0.449     12.021      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      I1       In      -         13.392      -         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      O        Out     0.400     13.792      -         
indice_FIFO_RNIG23LO[1]                        Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      I1       In      -         15.163      -         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      O        Out     0.400     15.562      -         
FIFO_dir_o_RNO_8[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I3       In      -         16.933      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.316     17.249      -         
un1_indice_FIFO_2_m[1]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.620      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     18.936      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.442      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.548 is 5.398(26.3%) logic and 15.150(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.704
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.599

    - Propagation time:                      20.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.795

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_5_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_5                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_6_c               SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_6                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_7_c               SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_7                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNIBSEH       SB_LUT4      I3       In      -         2.859       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNIBSEH       SB_LUT4      O        Out     0.316     3.174       -         
un38_fifo_dir_o_cry_7_c_RNIBSEH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      I1       In      -         4.545       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNI2MG32     SB_LUT4      O        Out     0.400     4.945       -         
un38_fifo_dir_o_cry_10_c_RNI2MG32              Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      I1       In      -         6.316       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIOGON2     SB_LUT4      O        Out     0.400     6.716       -         
FIFO_dir_o_0_sqmuxa_4_0_o2_3                   Net          -        -       1.371     -           6         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      I2       In      -         8.087       -         
b2v_inst.flag_ignorar_1_RNIAEE36               SB_LUT4      O        Out     0.379     8.465       -         
un15_iv_i_a2_0_sx[4]                           Net          -        -       1.371     -           1         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      I3       In      -         9.836       -         
b2v_inst.state_RNITFOEA[7]                     SB_LUT4      O        Out     0.316     10.152      -         
N_75                                           Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      I0       In      -         11.523      -         
b2v_inst.indice_FIFO_RNIELHOG[1]               SB_LUT4      O        Out     0.449     11.972      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      I1       In      -         13.343      -         
b2v_inst.indice_FIFO_RNIG23LO[1]               SB_LUT4      O        Out     0.400     13.743      -         
indice_FIFO_RNIG23LO[1]                        Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      I1       In      -         15.114      -         
b2v_inst.FIFO_dir_o_RNO_8[1]                   SB_LUT4      O        Out     0.400     15.513      -         
FIFO_dir_o_RNO_8[1]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      I3       In      -         16.884      -         
b2v_inst.FIFO_dir_o_RNO_2[1]                   SB_LUT4      O        Out     0.316     17.200      -         
un1_indice_FIFO_2_m[1]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      I3       In      -         18.571      -         
b2v_inst.FIFO_dir_o_RNO[1]                     SB_LUT4      O        Out     0.316     18.886      -         
FIFO_dir_o_0                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[1]                         SB_DFF       D        In      -         20.393      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.499 is 5.349(26.1%) logic and 15.150(73.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 165MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        114 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        71 uses
SB_DFFES        3 uses
SB_DFFESR       10 uses
SB_DFFR         39 uses
SB_DFFS         2 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         504 uses

I/O Register bits:                  0
Register bits not including I/Os:   181 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 183

@S |Mapping Summary:
Total  LUTs: 504 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 504 = 504 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 165MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sun Sep 29 00:02:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	504
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	525
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	149
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	281
        CARRY Only       	:	19
        LUT with CARRY   	:	63
    LogicCells                  :	544/3520
    PLBs                        :	79/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.0 (sec)

Final Design Statistics
    Number of LUTs      	:	525
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	544/3520
    PLBs                        :	105/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 71.60 MHz | Target: 56.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 53.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1822
used logic cells: 544
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1822
used logic cells: 544
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 646 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :     9 unrouted : 2 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:06:45 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:06:45 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:06:46 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:06:49 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:06:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:06:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 00:06:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:06:52 2024

###########################################################]
# Sun Sep 29 00:06:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.4 MHz     8.980         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:06:54 2024

###########################################################]
# Sun Sep 29 00:06:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.90ns		 473 /       179
   2		0h:00m:04s		    -3.90ns		 472 /       179
   3		0h:00m:04s		    -3.04ns		 472 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:06s		    -2.39ns		 509 /       182
   5		0h:00m:06s		    -2.39ns		 509 /       182


   6		0h:00m:06s		    -1.94ns		 510 /       182
   7		0h:00m:06s		    -1.44ns		 513 /       182
   8		0h:00m:06s		    -1.27ns		 513 /       182
   9		0h:00m:07s		    -1.27ns		 513 /       182
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_45 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_0_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_45 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_0_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 184 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   184        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 137MB peak: 165MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 162MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 164MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 162MB peak: 166MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 16.59ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:07:05 2024
#


Top view:               anda_plis
Requested Frequency:    60.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.928

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      60.3 MHz      51.2 MHz      16.593        19.522        -2.928     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  16.594      -2.928  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]          anda_plis|clk     SB_DFFER     Q       un12lto0                0.540       -2.928
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.788
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.648
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.573
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.524
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.508
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -0.823
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.572
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -0.522
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -0.501
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     16.488       -2.928
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     16.488       -2.788
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               16.488       -2.585
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               16.488       -2.445
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     16.488       -2.368
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               16.488       -2.164
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      16.488       -1.459
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      16.488       -1.319
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 16.488       -0.364
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_293_0_0                  16.593       -0.287
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.593
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.488

    - Propagation time:                      19.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.928

    Number of logic level(s):                20
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto0                                       Net          -        -       0.834     -           10        
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI66NF                Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIPKUR1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           2         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      I1       In      -         7.834       -         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      O        Out     0.400     8.234       -         
flag_ignorar_1_RNITB1Q3                        Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      I2       In      -         9.605       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      O        Out     0.379     9.984       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      I0       In      -         11.355      -         
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      O        Out     0.449     11.804      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         13.175      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     13.623      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.528      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.757      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.771      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.898      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.912      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     15.038      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         15.052      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.178      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.192      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.318      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         15.332      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     15.458      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.844      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     16.160      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.531      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.910      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.417      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.522 is 5.781(29.6%) logic and 13.741(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.593
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.488

    - Propagation time:                      19.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.788

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           6         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      O        Out     0.316     2.754       -         
un39_fifo_dir_o_cry_4_c_RNI66NF                Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      I0       In      -         4.125       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      O        Out     0.449     4.574       -         
un39_fifo_dir_o_cry_1_c_RNIPKUR1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      I2       In      -         5.944       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      O        Out     0.379     6.323       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           2         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      I1       In      -         7.694       -         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      O        Out     0.400     8.094       -         
flag_ignorar_1_RNITB1Q3                        Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      I2       In      -         9.465       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      O        Out     0.379     9.844       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      I0       In      -         11.215      -         
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      O        Out     0.449     11.663      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         13.034      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     13.483      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.388      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.617      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.631      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.757      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.771      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.898      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.912      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.038      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.052      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.178      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         15.192      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     15.318      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.704      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     16.020      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.391      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.769      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.276      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.382 is 5.655(29.2%) logic and 13.727(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.593
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.488

    - Propagation time:                      19.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.788

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto0                                       Net          -        -       0.834     -           10        
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI66NF                Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIPKUR1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           2         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      I1       In      -         7.834       -         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      O        Out     0.400     8.234       -         
flag_ignorar_1_RNITB1Q3                        Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      I2       In      -         9.605       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      O        Out     0.379     9.984       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      I0       In      -         11.355      -         
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      O        Out     0.449     11.804      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         13.175      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     13.623      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.528      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.757      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.771      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.898      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.912      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     15.038      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         15.052      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.178      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.192      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.318      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[5]                   SB_LUT4      I3       In      -         15.704      -         
b2v_inst.FIFO_dir_o_RNO_1[5]                   SB_LUT4      O        Out     0.316     16.020      -         
FIFO_dir_o_RNO_1[5]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]                     SB_LUT4      I2       In      -         17.391      -         
b2v_inst.FIFO_dir_o_RNO[5]                     SB_LUT4      O        Out     0.379     17.769      -         
un1_FIFO_dir_o_iv_0[5]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                         SB_DFFE      D        In      -         19.276      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.382 is 5.655(29.2%) logic and 13.727(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.593
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.488

    - Propagation time:                      19.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.739

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto0                                       Net          -        -       0.834     -           10        
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c_RNI43MF       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un39_fifo_dir_o_cry_3_c_RNI43MF       SB_LUT4      O        Out     0.316     2.754       -         
un39_fifo_dir_o_cry_3_c_RNI43MF                Net          -        -       1.371     -           3         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      I1       In      -         4.125       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      O        Out     0.400     4.524       -         
un39_fifo_dir_o_cry_1_c_RNIPKUR1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      I2       In      -         5.895       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      O        Out     0.379     6.274       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           2         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      I1       In      -         7.645       -         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      O        Out     0.400     8.045       -         
flag_ignorar_1_RNITB1Q3                        Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      I2       In      -         9.416       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      O        Out     0.379     9.794       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      I0       In      -         11.166      -         
b2v_inst.un69_fifo_dir_o_cry_9_c_RNI26II9      SB_LUT4      O        Out     0.449     11.614      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         12.985      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     13.434      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.339      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.568      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.582      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.708      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.722      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.848      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.862      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     14.989      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.003      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.129      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         15.143      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     15.269      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.655      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.971      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.342      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.720      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.227      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.333 is 5.605(29.0%) logic and 13.727(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.593
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.488

    - Propagation time:                      19.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.698

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[0]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto0                                       Net          -        -       0.834     -           10        
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI66NF       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI66NF                Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIPKUR1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIPKUR1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNI1UMB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           2         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      I1       In      -         7.834       -         
b2v_inst.flag_ignorar_1_RNITB1Q3               SB_LUT4      O        Out     0.400     8.234       -         
flag_ignorar_1_RNITB1Q3                        Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      I2       In      -         9.605       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNICAJE5     SB_LUT4      O        Out     0.379     9.984       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.indice_FIFO_RNI872EA[1]               SB_LUT4      I2       In      -         11.355      -         
b2v_inst.indice_FIFO_RNI872EA[1]               SB_LUT4      O        Out     0.379     11.733      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHD0UE[1]               SB_LUT4      I1       In      -         13.105      -         
b2v_inst.indice_FIFO_RNIHD0UE[1]               SB_LUT4      O        Out     0.400     13.504      -         
indice_FIFO_RNIHD0UE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     I0       In      -         14.409      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.258     14.667      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.681      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.807      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.821      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     14.947      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         14.961      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.087      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         15.101      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     15.227      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.614      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.929      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.300      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.679      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.186      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.291 is 5.564(28.8%) logic and 13.727(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 163MB peak: 166MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 163MB peak: 166MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        113 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         41 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         504 uses

I/O Register bits:                  0
Register bits not including I/Os:   182 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 184

@S |Mapping Summary:
Total  LUTs: 504 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 504 = 504 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 29MB peak: 166MB)

Process took 0h:00m:11s realtime, 0h:00m:09s cputime
# Sun Sep 29 00:07:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	504
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	528
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	155
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	279
        CARRY Only       	:	19
        LUT with CARRY   	:	67
    LogicCells                  :	547/3520
    PLBs                        :	79/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.3 (sec)

Final Design Statistics
    Number of LUTs      	:	528
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	547/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 76.80 MHz | Target: 60.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 46.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2032
used logic cells: 547
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2032
used logic cells: 547
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 648 
I1212: Iteration  1 :    78 unrouted : 2 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:10:58 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:10:58 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:10:59 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:11:01 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:11:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:11:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 00:11:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:11:04 2024

###########################################################]
# Sun Sep 29 00:11:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:11:06 2024

###########################################################]
# Sun Sep 29 00:11:06 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.83ns		 510 /       179
   2		0h:00m:05s		    -3.83ns		 505 /       179
   3		0h:00m:05s		    -3.43ns		 504 /       179
   4		0h:00m:05s		    -3.43ns		 503 /       179
   5		0h:00m:05s		    -3.43ns		 504 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 13 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   6		0h:00m:07s		    -3.43ns		 535 /       182
   7		0h:00m:07s		    -2.96ns		 538 /       182
   8		0h:00m:07s		    -2.31ns		 539 /       182
   9		0h:00m:07s		    -2.03ns		 539 /       182
  10		0h:00m:07s		    -2.03ns		 544 /       182

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[12] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[11] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

  11		0h:00m:07s		    -1.64ns		 560 /       188
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_42_sx which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_5_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_4[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_42_sx which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_5_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_4[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_53.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 190 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   190        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 139MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 165MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 14.35ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:11:18 2024
#


Top view:               anda_plis
Requested Frequency:    69.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.533

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      69.7 MHz      59.2 MHz      14.352        16.884        -2.533     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  14.352      -2.533  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       un12lto2_fast           0.540       -2.533
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.483
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.462
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.449
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.399
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -0.825
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.741
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -0.692
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -0.671
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -0.468
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               14.246       -2.533
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               14.246       -2.392
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               14.246       -2.140
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     14.246       -1.091
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     14.246       -0.951
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     14.246       -0.594
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 14.246       -0.354
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      14.246       0.315 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      14.246       0.455 
b2v_inst.state[13]             anda_plis|clk     SB_DFFR       D       N_245_0                    14.246       1.214 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.533

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2_fast                                  Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      O        Out     0.400     2.539       -         
indice_FIFO_fast_RNILEM6[1]                    Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.449     4.359       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.729       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.108       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.479       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.858       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.229       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.608       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.513      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.742      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.756      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.882      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.896      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     11.022      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         11.036      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.162      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.548      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.864      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.235      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.522      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.893      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.272      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.779      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.884 is 4.219(25.0%) logic and 12.665(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.730
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.484

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[3]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[3]                            Net          -        -       1.599     -           6         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNIIUSB       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNIIUSB       SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_1_c_RNIIUSB                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.400     4.309       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.680       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.059       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.430       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.809       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.180       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.559       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.464      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.692      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.706      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.833      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.847      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.973      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.987      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.113      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.499      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.815      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.186      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.473      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.844      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.223      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.730      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.835 is 4.170(24.8%) logic and 12.665(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.474

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2_fast                                  Net          -        -       0.834     -           2         
b2v_inst.un97_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un97_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un97_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un97_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un97_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un97_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un97_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME       SB_LUT4      I3       In      -         2.298       -         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME       SB_LUT4      O        Out     0.316     2.614       -         
un97_fifo_dir_o_cry_3_c_RNI9MME                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I3       In      -         3.985       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.316     4.300       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.671       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.050       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.421       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.800       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.171       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.549       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.454      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.683      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.697      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.823      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.837      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.964      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.977      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.104      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.490      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.805      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.176      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.464      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.835      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.214      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.721      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.826 is 4.512(26.8%) logic and 12.314(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.463

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[4]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[4]                            Net          -        -       1.599     -           5         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB       SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_2_c_RNIK1UB                Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.659       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.038       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.409       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.788       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.159       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.537       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.443      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.671      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.685      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.812      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.826      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.952      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.966      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.092      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.478      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.794      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.165      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.452      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.823      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.202      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.709      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.814 is 4.149(24.7%) logic and 12.665(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.352
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.246

    - Propagation time:                      16.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.449

    Number of logic level(s):                12
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       1.599     -           2         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      I3       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]           SB_LUT4      O        Out     0.316     2.455       -         
indice_FIFO_fast_RNILEM6[1]                    Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      I0       In      -         3.826       -         
b2v_inst.indice_FIFO_fast_RNI458D1[1]          SB_LUT4      O        Out     0.449     4.274       -         
indice_FIFO_fast_RNI458D1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      I2       In      -         5.645       -         
b2v_inst.un97_fifo_dir_o_cry_4_c_RNIFUVR1      SB_LUT4      O        Out     0.379     6.024       -         
FIFO_dir_o_0_sqmuxa_6_i_1                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      I1       In      -         7.395       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIN6V94      SB_LUT4      O        Out     0.379     7.774       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         9.145       -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     9.524       -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         10.429      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     10.657      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CI       In      -         10.671      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c             SB_CARRY     CO       Out     0.126     10.798      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CI       In      -         10.812      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c             SB_CARRY     CO       Out     0.126     10.938      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CI       In      -         10.952      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c             SB_CARRY     CO       Out     0.126     11.078      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      I3       In      -         11.464      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                   SB_LUT4      O        Out     0.316     11.780      -         
FIFO_dir_o_RNO_4[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      I3       In      -         13.151      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                   SB_LUT4      O        Out     0.287     13.438      -         
FIFO_dir_o_RNO_0[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I2       In      -         14.809      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.379     15.188      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         16.695      -         
=============================================================================================================
Total path delay (propagation time + setup) of 16.800 is 4.135(24.6%) logic and 12.665(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        112 uses
SB_DFF          24 uses
SB_DFFE         12 uses
SB_DFFER        77 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         42 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         545 uses

I/O Register bits:                  0
Register bits not including I/Os:   188 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 190

@S |Mapping Summary:
Total  LUTs: 545 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 545 = 545 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 30MB peak: 169MB)

Process took 0h:00m:11s realtime, 0h:00m:10s cputime
# Sun Sep 29 00:11:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	545
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	19
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	565
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	150
        LUT, DFF and CARRY	:	38
    Combinational LogicCells
        Only LUT         	:	322
        CARRY Only       	:	19
        LUT with CARRY   	:	55
    LogicCells                  :	584/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.8 (sec)

Final Design Statistics
    Number of LUTs      	:	565
    Number of DFFs      	:	188
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	584/3520
    PLBs                        :	111/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 88.59 MHz | Target: 69.69 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 584
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 584
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 694 
I1212: Iteration  1 :    88 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 2 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:17:27 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:17:28 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:28 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:17:29 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:30 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:17:39 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:17:40 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:40 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:17:40 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:41 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:17:57 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:17:57 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:57 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:17:57 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:17:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:58 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:17:58 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synlog\anda_plis_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
00:18:12
