{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/1586/top.sv:1.1-42.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$add$designs/1586/top.sv:33$24": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "designs/1586/top.sv:33.31-33.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6 ],
            "B": [ 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13 ],
            "Y": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 7 ]
          }
        },
        "$mul$designs/1586/top.sv:21$1": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000011011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000011011"
          },
          "attributes": {
            "src": "designs/1586/top.sv:21.33-21.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "1" ],
            "B": [ 2, 3, 4, 5, 6 ],
            "Y": [ 8, 9, 10, 11, 12, 13, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
          }
        }
      },
      "netnames": {
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "designs/1586/top.sv:2.17-2.27"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "designs/1586/top.sv:3.18-3.29"
          }
        },
        "temp_0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "designs/1586/top.sv:6.18-6.24",
            "unused_bits": "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "temp_10": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 7, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "designs/1586/top.sv:16.18-16.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9"
          }
        }
      }
    }
  }
}
