{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623984046065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623984046066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 22:40:45 2021 " "Processing started: Thu Jun 17 22:40:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623984046066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623984046066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ANSITerm1 -c ANSITerm1 " "Command: quartus_sta ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623984046066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623984046210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623984046540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623984046540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984046606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984046606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1623984046902 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623984046985 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623984046985 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623984046985 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1623984046985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ANSITerm1.sdc " "Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623984046993 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984047000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984047000 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984047000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984047000 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] is being clocked by IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984047000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984047000 "|ANSITerm1|IOP16:IOP16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4v04:auto_generated|altsyncram_qg13:altsyncram1|ram_block3a8~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bufferedUART:UART\|dataOut\[0\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Register bufferedUART:UART\|dataOut\[0\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984047000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984047000 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984047000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984047000 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984047007 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984047007 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1623984047007 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623984047007 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623984047019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.523 " "Worst-case setup slack is 45.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.523               0.000 altera_reserved_tck  " "   45.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984047046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984047053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.777 " "Worst-case recovery slack is 96.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.777               0.000 altera_reserved_tck  " "   96.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984047060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.637 " "Worst-case removal slack is 1.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 altera_reserved_tck  " "    1.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984047066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.405 " "Worst-case minimum pulse width slack is 49.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.405               0.000 altera_reserved_tck  " "   49.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984047071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984047071 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.142 ns " "Worst Case Available Settling Time: 343.142 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984047127 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623984047127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623984047132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623984047170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623984047829 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048077 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048077 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] is being clocked by IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048077 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048077 "|ANSITerm1|IOP16:IOP16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4v04:auto_generated|altsyncram_qg13:altsyncram1|ram_block3a8~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bufferedUART:UART\|dataOut\[0\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Register bufferedUART:UART\|dataOut\[0\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048078 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048078 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984048080 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984048080 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1623984048080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.888 " "Worst-case setup slack is 45.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.888               0.000 altera_reserved_tck  " "   45.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.999 " "Worst-case recovery slack is 96.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.999               0.000 altera_reserved_tck  " "   96.999               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.473 " "Worst-case removal slack is 1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 altera_reserved_tck  " "    1.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.252 " "Worst-case minimum pulse width slack is 49.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.252               0.000 altera_reserved_tck  " "   49.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.713 ns " "Worst Case Available Settling Time: 343.713 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623984048183 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623984048189 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 i_CLOCK_50 " "Register ANSIDisplayVGA:ANSIDisplay\|videoR0 is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048405 "|ANSITerm1|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\] " "Register ANSIDisplayVGA:ANSIDisplay\|dispByteLatch\[4\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048405 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Node: IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0 " "Latch IOP16:IOP16\|RegFile8x8:RegFile\|o_DataOut\[4\] is being clocked by IOP16:IOP16\|IOP_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_4v04:auto_generated\|altsyncram_qg13:altsyncram1\|ram_block3a8~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048406 "|ANSITerm1|IOP16:IOP16|IOP_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4v04:auto_generated|altsyncram_qg13:altsyncram1|ram_block3a8~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Node: IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bufferedUART:UART\|dataOut\[0\] IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\] " "Register bufferedUART:UART\|dataOut\[0\] is being clocked by IOP16:IOP16\|GrayCounter:greyLow\|Currstate\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048406 "|ANSITerm1|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Node: Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Register Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|ps2_word\[1\] is being clocked by Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623984048406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1623984048406 "|ANSITerm1|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984048408 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1623984048408 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1623984048408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.288 " "Worst-case setup slack is 48.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.288               0.000 altera_reserved_tck  " "   48.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.476 " "Worst-case recovery slack is 98.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.476               0.000 altera_reserved_tck  " "   98.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.680 " "Worst-case removal slack is 0.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 altera_reserved_tck  " "    0.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.292 " "Worst-case minimum pulse width slack is 49.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.292               0.000 altera_reserved_tck  " "   49.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623984048493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623984048493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.450 ns " "Worst Case Available Settling Time: 347.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623984048550 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623984048550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623984049018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623984049018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623984049138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 22:40:49 2021 " "Processing ended: Thu Jun 17 22:40:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623984049138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623984049138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623984049138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623984049138 ""}
