{"William D. Strecker": [0, ["Computer Structures: What Have We Learned from the PDP-11?", ["Gordon Bell", "William D. Strecker"], "https://doi.org/10.1145/800110.803541", 14, "isca", 1976], ["Cache Memories for PDP-11 Family Computers", ["William D. Strecker"], "https://doi.org/10.1145/800110.803574", 4, "isca", 1976]], "Werner Beyerle": [0, ["A PMS Level Language for Performance Evaluation Modelling (V-PMS)", ["Helmut Kerner", "Werner Beyerle"], "https://doi.org/10.1145/800110.803542", 5, "isca", 1976]], "Marianthi Zachariades": [0, ["A Design Tool for the Multilevel Description and Simulation of Systems of Interconnected Modules", ["M. Moalla", "Gabriele Saucier", "Joseph Sifakis", "Marianthi Zachariades"], "https://doi.org/10.1145/800110.803543", 8, "isca", 1976]], "Jonathan Allen": [0, ["A Course in Computer Structures", ["Jonathan Allen"], "https://doi.org/10.1145/800110.803544", 5, "isca", 1976]], "George E. Rossmann": [0, ["The IEEE Computer Society Task Force on Computer Architecture", ["George E. Rossmann"], "https://doi.org/10.1145/800110.803545", 0, "isca", 1976]], "Lawrence C. Widdoes Jr.": [0, ["The Minerva Multi-Micropocessor", ["Lawrence C. Widdoes Jr."], "https://doi.org/10.1145/800110.803546", 6, "isca", 1976]], "R. G. Arnold": [0, ["A Hierarchical, Restructurable Multi-Microprocessor Architecture", ["R. G. Arnold"], "https://doi.org/10.1145/800110.803547", 6, "isca", 1976]], "John Steinhoff": [0, ["A Multimicroprocessor Approach to Numerical Analysis: An Application to Gaming Problems", ["Robert McGill", "John Steinhoff"], "https://doi.org/10.1145/800110.803548", 6, "isca", 1976]], "Jean-Loup Baer": [0, ["A Model of Interference in a Shared Resource Multiprocessor", ["John E. Jensen", "Jean-Loup Baer"], "https://doi.org/10.1145/800110.803549", 6, "isca", 1976]], "Jack B. Dennis": [0, ["A Computer Simulation Facility for Packet Communication Architecture", ["C. Leung", "David Misunas", "A. Neczwid", "Jack B. Dennis"], "https://doi.org/10.1145/800110.803550", 6, "isca", 1976]], "Satish L. Rege": [0, ["Cost, Performance and Size Tradeoffs for Different Levels in a Memory Hierarchy", ["Satish L. Rege"], "https://doi.org/10.1145/800110.803551", 4, "isca", 1976]], "Alice C. Parker": [0, ["An Input Interface for Real-Time Digital Sound Generation System", ["Paul E. Dworak", "Alice C. Parker"], "https://doi.org/10.1145/800110.803552", 6, "isca", 1976], ["The Design of a User-Programmable Digital Interface", ["James W. Gault", "Alice C. Parker"], "https://doi.org/10.1145/800110.803563", 0, "isca", 1976]], "Patrick P. Fasang": [0, ["A Microprocessor Oriented Data Acquisition and Control System for Power System Control", ["Michael C. Mulder", "Patrick P. Fasang"], "https://doi.org/10.1145/800110.803553", 5, "isca", 1976]], "Gerd Hochweller": [0, ["Multiprogramming for Real-Time Applications", ["H. M. Gladney", "Gerd Hochweller"], "https://doi.org/10.1145/800110.803554", 7, "isca", 1976]], "Theodore H. Kehl": [0, ["Basil Architecture - An HLL Minicomputer", ["Theodore H. Kehl"], "https://doi.org/10.1145/800110.803555", 7, "isca", 1976]], "Harold W. Lawson Jr.": [0, ["Function Distribution in Computer System Architectures", ["Harold W. Lawson Jr."], "https://doi.org/10.1145/800110.803556", 5, "isca", 1976]], "Chris A. Vissers": [0, ["Interface, A Dispersed Architecture", ["Chris A. Vissers"], "https://doi.org/10.1145/800110.803557", 7, "isca", 1976]], "Algirdas Avizienis": [0, ["A Design Study of a Shared Resource Computing System", ["Alexander Thomasian", "Algirdas Avizienis"], "https://doi.org/10.1145/800110.803558", 8, "isca", 1976]], "V. Carl Hamacher": [0, ["Hardware Support for Inter-Process Communication and Processor Sharing", ["Warwick S. Ford", "V. Carl Hamacher"], "https://doi.org/10.1145/800110.803559", 6, "isca", 1976]], "Georg Hyla": [0, ["A Taxonomy of Display Processors", ["Ulrich Trambacz", "Georg Hyla"], "https://doi.org/10.1145/800110.803560", 2, "isca", 1976]], "Werner E. Kluge": [0, ["Traversing Binary Tree Structures with Shift Register Memories", ["Werner E. Kluge"], "https://doi.org/10.1145/800110.803561", 0, "isca", 1976]], "Charles D. Coleman": [0, ["Architecture Support for System Protection", ["Eduardo B. Fernandez", "Rita C. Summers", "Charles D. Coleman"], "https://doi.org/10.1145/800110.803562", 0, "isca", 1976]], "Frederic J. Mowle": [0, ["Selection Schemes for Dynamically Microcoding Fortran Programs", ["Philip S. Liu", "Frederic J. Mowle"], "https://doi.org/10.1145/800110.803566", 0, "isca", 1976]], "Ming T. Liu": [0, ["System Design of a Grammar-Programmable High-Level Language Machine", ["Serge Fournier", "Ming T. Liu"], "https://doi.org/10.1145/800110.803564", 0, "isca", 1976], ["Design and Simulation of the Distributed Loop Computer Network (DLCN)", ["Cecil C. Reames", "Ming T. Liu"], "https://doi.org/10.1145/800110.803568", 6, "isca", 1976]], "H. Kopp": [0, ["SMS 101 - A Structured Multimicroprocessor System with Deadlock-Free Operation Scheme", ["Ch. Kuznia", "R. Kober", "H. Kopp"], "https://doi.org/10.1145/800110.803565", 0, "isca", 1976]], "Richard J. Swan": [0, ["The Design of a Multi-Micro-Computer System", ["Samuel H. Fuller", "Daniel P. Siewiorek", "Richard J. Swan"], "https://doi.org/10.1145/800110.803567", 0, "isca", 1976]], "Paolo Franchi": [0, ["Distribution of Functions and Control in RPCNET", ["Paolo Franchi"], "https://doi.org/10.1145/800110.803569", 6, "isca", 1976]], "Larry D. Wittie": [0, ["Efficient Message Routing in Mega-Micro-Computer Networks", ["Larry D. Wittie"], "https://doi.org/10.1145/800110.803570", 5, "isca", 1976]], "Terry A. Welch": [0, ["An Investigation of Descriptor Oriented Architecture", ["Terry A. Welch"], "https://doi.org/10.1145/800110.803571", 6, "isca", 1976]], "Edward A. Feustel": [0, ["Tagged Architecture and the Semantics of Programming Languages: Extensible Types", ["Edward A. Feustel"], "https://doi.org/10.1145/800110.803572", 4, "isca", 1976]], "John P. Kearns": [0, ["Design Data for Algol-60 Machines", ["Alan P. Batson", "Robert E. Brundage", "John P. Kearns"], "https://doi.org/10.1145/800110.803573", 4, "isca", 1976]], "Edward S. Davidson": [0, ["Improving the Throughput of a Pipeline by Insertion of Delays", ["Janak H. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/800110.803575", 6, "isca", 1976]], "Laird H. Moffett": [0, ["On-Line Architecture Tuning Using Microcapture", ["A. M. Abd-Alla", "Laird H. Moffett"], "https://doi.org/10.1145/800110.803576", 7, "isca", 1976]], "Leonard D. Healy": [0, ["A Character-Oriented Context-Addressed Segment Sequential Storage", ["Leonard D. Healy"], "https://doi.org/10.1145/800110.803577", 6, "isca", 1976]], "S. J. Ackerman": [0, ["Some Implementations of Segment Sequential Functions", ["J. A. Bush", "G. Jack Lipovski", "Stanley Y. W. Su", "J. K. Watson", "S. J. Ackerman"], "https://doi.org/10.1145/800110.803578", 8, "isca", 1976]], "J. K. Watson": [0, ["A Self-Managing Secondary Memory System", ["M. DeMartinis", "G. Jack Lipovski", "Stanley Y. W. Su", "J. K. Watson"], "https://doi.org/10.1145/800110.803579", 9, "isca", 1976]], "Samuel H. Fuller": [0, ["Price/Performance Comparison of C.mmp and the PDP-10", ["Samuel H. Fuller"], "https://doi.org/10.1145/800110.803580", 8, "isca", 1976]]}