INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/Verilog/project_1/project_1.srcs/sources_1/new/lab3_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/Verilog/project_1/project_1.srcs/sim_1/new/lab3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
