# ğŸ§  FPGA-Based Dual-Level IÂ²C Address Translator  
**Author:** Chiliveri Sannidh  
**Task Assigned By:** Vicharak  
**Date:** October 2025  

---

## ğŸ” Project Highlights

| Feature | Description |
|----------|-------------|
| **Project Type** | RTL Design & FPGA Implementation |
| **Protocol** | IÂ²C Dual-Level Address Translation |
| **Language Used** | Verilog HDL |
| **Tool Used** | Xilinx Vivado 2023.1 |
| **Status** | RTL Implementation Verified âœ… |
| **Testbench** | Under Development ğŸ”§ |
| **Submitted To** | Vicharak |

---

## ğŸ§¾ 1. Abstract

The **IÂ²C Address Translator** is a digital communication bridge designed to resolve address conflicts between multiple IÂ²C slave devices sharing the same physical address.  
In a standard IÂ²C system, multiple devices with identical addresses cannot coexist on the same bus.  
This project overcomes that limitation by introducing an **FPGA-based translation layer** that maps unique *virtual addresses* to a *common physical address*.

The translator acts as:
- **IÂ²C Slave** to the external master (e.g., microcontroller or processor).  
- **IÂ²C Master** to two target slave devices.

This allows seamless and transparent read/write communication between the external master and the target slaves through address translation logic.

---

## ğŸ§© 2. Introduction

The **IÂ²C (Inter-Integrated Circuit)** protocol is a widely used two-wire serial communication standard that enables multiple devices to share a common bus.  
However, when two or more devices have identical slave addresses, only one can communicate at a time â€” a serious limitation in multi-sensor or modular systems.

This project implements a **Dual-Level IÂ²C Address Translator** using Verilog HDL on an FPGA platform to eliminate address conflicts.  
It introduces a layer that translates **virtual addresses (0x49, 0x4A)** into a **common physical address (0x48)**, allowing two identical devices to function simultaneously under a single master.

### ğŸ”§ Key Applications
- Multi-sensor systems using identical IÂ²C devices.  
- Industrial control setups with repeated device types.  
- Redundant communication systems requiring mirrored sensors.

---

## âš™ï¸ 3. System Overview

The translator monitors transactions from the external master, decodes the 7-bit address, and determines which target device to communicate with.  

| Virtual Address | Physical Address | Target |
|-----------------|------------------|--------|
| 0x49 | 0x48 | Target 1 |
| 0x4A | 0x48 | Target 2 |

This address mapping ensures that each device appears unique to the master, even if they share the same internal hardware address.

---

## ğŸ§± 4. System Architecture

