<stg><name>Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v559, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i20 0, i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %i25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.inc210:0 %indvar_flatten19_load = load i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc210:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc210:2 %icmp_ln525 = icmp_eq  i20 %indvar_flatten19_load, i20 589824

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc210:3 %add_ln525_1 = add i20 %indvar_flatten19_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln525_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc210:4 %br_ln525 = br i1 %icmp_ln525, void %for.inc213, void %l_S_k_4_k3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc213:0 %j25_load = load i10 %j25

]]></Node>
<StgValue><ssdm name="j25_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc213:1 %i25_load = load i10 %i25

]]></Node>
<StgValue><ssdm name="i25_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:2 %add_ln525 = add i10 %i25_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:5 %icmp_ln526 = icmp_eq  i10 %j25_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln526"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:6 %select_ln525 = select i1 %icmp_ln526, i10 0, i10 %j25_load

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:7 %select_ln525_2 = select i1 %icmp_ln526, i10 %add_ln525, i10 %i25_load

]]></Node>
<StgValue><ssdm name="select_ln525_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:63 %add_ln526 = add i10 %select_ln525, i10 1

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:64 %store_ln526 = store i20 %add_ln525_1, i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:65 %store_ln526 = store i10 %select_ln525_2, i10 %i25

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:66 %store_ln526 = store i10 %add_ln526, i10 %j25

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:9 %p_shl9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln525_2, i10 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
for.inc213:10 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln525_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="18">
<![CDATA[
for.inc213:11 %zext_ln527 = zext i18 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln527"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc213:12 %sub_ln527 = sub i20 %p_shl9, i20 %zext_ln527

]]></Node>
<StgValue><ssdm name="sub_ln527"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="10">
<![CDATA[
for.inc213:16 %zext_ln527_1 = zext i10 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln527_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc213:17 %add_ln527 = add i20 %sub_ln527, i20 %zext_ln527_1

]]></Node>
<StgValue><ssdm name="add_ln527"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="20">
<![CDATA[
for.inc213:18 %zext_ln527_2 = zext i20 %add_ln527

]]></Node>
<StgValue><ssdm name="zext_ln527_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:19 %v559_addr = getelementptr i32 %v559, i64 0, i64 %zext_ln527_2

]]></Node>
<StgValue><ssdm name="v559_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="20">
<![CDATA[
for.inc213:22 %v559_load = load i20 %v559_addr

]]></Node>
<StgValue><ssdm name="v559_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="20">
<![CDATA[
for.inc213:22 %v559_load = load i20 %v559_addr

]]></Node>
<StgValue><ssdm name="v559_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc213:23 %v310 = bitcast i32 %v559_load

]]></Node>
<StgValue><ssdm name="v310"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v311 = fmul i32 %v310, i32 2047

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v311 = fmul i32 %v310, i32 2047

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc213:8 %zext_ln525 = zext i10 %select_ln525_2

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:13 %max_W1_addr = getelementptr i32 %max_W1, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="max_W1_addr"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc213:14 %max_W1_load = load i10 %max_W1_addr

]]></Node>
<StgValue><ssdm name="max_W1_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v311 = fmul i32 %v310, i32 2047

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc213:14 %max_W1_load = load i10 %max_W1_addr

]]></Node>
<StgValue><ssdm name="max_W1_load"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v311 = fmul i32 %v310, i32 2047

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="76" st_id="13" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="80" st_id="17" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="81" st_id="18" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="82" st_id="19" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="84" st_id="21" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="85" st_id="22" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="86" st_id="23" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="87" st_id="24" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v313 = fdiv i32 %v311, i32 %max_W1_load

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="88" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc213:26 %reg = bitcast i32 %v313

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="89" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="32">
<![CDATA[
for.inc213:27 %trunc_ln278 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="90" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc213:28 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="91" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc213:29 %exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="92" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
for.inc213:30 %zext_ln283 = zext i8 %exp

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="93" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:32 %v314_V = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="v314_V"/></StgValue>
</operation>

<operation id="94" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc213:34 %icmp_ln295 = icmp_eq  i31 %trunc_ln278, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="95" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:35 %sh_amt = sub i9 150, i9 %zext_ln283

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="96" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc213:37 %icmp_ln299 = icmp_eq  i8 %exp, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="97" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
for.inc213:31 %trunc_ln287 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln287"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.inc213:33 %zext_ln304_4_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287

]]></Node>
<StgValue><ssdm name="zext_ln304_4_cast"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.inc213:36 %sext_ln298 = sext i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="100" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:38 %icmp_ln301 = icmp_sgt  i9 %sh_amt, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="101" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:39 %icmp_ln302 = icmp_slt  i9 %sh_amt, i9 25

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="102" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:40 %sh_amt_8 = sub i9 0, i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="103" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:42 %icmp_ln320 = icmp_slt  i9 %sh_amt_8, i9 12

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="104" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="24">
<![CDATA[
for.inc213:43 %zext_ln304 = zext i24 %zext_ln304_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="105" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:44 %lshr_ln304 = lshr i32 %zext_ln304, i32 %sext_ln298

]]></Node>
<StgValue><ssdm name="lshr_ln304"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:45 %v314_V_1 = trunc i32 %lshr_ln304

]]></Node>
<StgValue><ssdm name="v314_V_1"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:48 %or_ln299 = or i1 %icmp_ln295, i1 %icmp_ln299

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:49 %xor_ln299 = xor i1 %or_ln299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln299"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:50 %and_ln302 = and i1 %icmp_ln302, i1 %xor_ln299

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="110" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:51 %and_ln302_8 = and i1 %and_ln302, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="and_ln302_8"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:52 %v314_V_3 = select i1 %and_ln302_8, i12 %v314_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v314_V_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
for.inc213:41 %sext_ln298_8 = sext i9 %sh_amt_8

]]></Node>
<StgValue><ssdm name="sext_ln298_8"/></StgValue>
</operation>

<operation id="113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:46 %sext_ln298_8cast = trunc i32 %sext_ln298_8

]]></Node>
<StgValue><ssdm name="sext_ln298_8cast"/></StgValue>
</operation>

<operation id="114" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc213:47 %shl_ln322 = shl i12 %v314_V, i12 %sext_ln298_8cast

]]></Node>
<StgValue><ssdm name="shl_ln322"/></StgValue>
</operation>

<operation id="115" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:53 %or_ln301 = or i1 %or_ln299, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="or_ln301"/></StgValue>
</operation>

<operation id="116" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:54 %xor_ln301 = xor i1 %or_ln301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln301"/></StgValue>
</operation>

<operation id="117" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:55 %and_ln320 = and i1 %icmp_ln320, i1 %xor_ln301

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="118" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:56 %v314_V_4 = select i1 %and_ln320, i12 %shl_ln322, i12 %v314_V_3

]]></Node>
<StgValue><ssdm name="v314_V_4"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:57 %xor_ln295 = xor i1 %icmp_ln295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:58 %and_ln299 = and i1 %icmp_ln299, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:59 %v314_V_5 = select i1 %and_ln299, i12 %v314_V, i12 %v314_V_4

]]></Node>
<StgValue><ssdm name="v314_V_5"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc213:60 %v314_V_6 = sub i12 0, i12 %v314_V_5

]]></Node>
<StgValue><ssdm name="v314_V_6"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:61 %v314_V_7 = select i1 %p_Result_s, i12 %v314_V_6, i12 %v314_V_5

]]></Node>
<StgValue><ssdm name="v314_V_7"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
l_S_k_4_k3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc213:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_W_to_int_i25_l_j25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc213:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc213:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:20 %q_W1_V_addr = getelementptr i12 %q_W1_V, i64 0, i64 %zext_ln527_2

]]></Node>
<StgValue><ssdm name="q_W1_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc213:21 %specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64

]]></Node>
<StgValue><ssdm name="specloopname_ln526"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="12" op_1_bw="20">
<![CDATA[
for.inc213:62 %store_ln532 = store i12 %v314_V_7, i20 %q_W1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
for.inc213:67 %br_ln526 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
