// Seed: 54087037
module module_0 (
    output wor  id_0,
    output tri  id_1,
    output wor  id_2
    , id_5,
    input  tri0 id_3
);
  for (id_6 = id_3; 1; id_6 = id_3) begin : LABEL_0
    logic id_7;
    ;
  end
  assign module_1.id_18 = 0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    output wire id_0,
    inout supply1 id_1,
    output logic id_2,
    input tri _id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6,
    output wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15,
    output uwire id_16,
    input uwire id_17,
    output wor id_18,
    output wor id_19,
    input uwire id_20
);
  always #1 id_2 = (id_11 - 1);
  wire ['b0 : id_3] id_22;
  parameter id_23 = 1;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_1,
      id_11
  );
  assign id_8 = id_11;
endmodule
