{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753392478079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753392478079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 18:27:57 2025 " "Processing started: Thu Jul 24 18:27:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753392478079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392478079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tentar -c tentar " "Command: quartus_map --read_settings_files=on --write_settings_files=off tentar -c tentar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392478079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753392478797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753392478797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_processor " "Found entity 1: tb_mips_processor" {  } { { "tb_mips_processor.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/tb_mips_processor.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490162 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d_mem_corrigida.v " "Can't analyze file -- file d_mem_corrigida.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753392490171 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ctrl_corrigido.v " "Can't analyze file -- file ctrl_corrigido.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753392490177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_CTRL " "Found entity 1: ULA_CTRL" {  } { { "ULA_CTRL.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392490186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_processor " "Elaborating entity \"mips_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753392490383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_unit " "Elaborating entity \"PC\" for hierarchy \"PC:pc_unit\"" {  } { { "mips_processor.v" "pc_unit" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memory " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memory\"" {  } { { "mips_processor.v" "instruction_memory" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490516 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(22) " "Net \"memoria_ROM.data_a\" at i_mem.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753392490540 "|mips_processor|i_mem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(22) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753392490540 "|mips_processor|i_mem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(22) " "Net \"memoria_ROM.we_a\" at i_mem.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753392490540 "|mips_processor|i_mem:instruction_memory"}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.v 1 1 " "Using design file ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753392490644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:control_unit " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:control_unit\"" {  } { { "mips_processor.v" "control_unit" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490649 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl.v(28) " "Verilog HDL Case Statement warning at ctrl.v(28): incomplete case statement has no default case item" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1753392490659 "|mips_processor|ctrl:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:reg_dest_mux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:reg_dest_mux\"" {  } { { "mips_processor.v" "reg_dest_mux" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "mips_processor.v" "register_file" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:sign_extender " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:sign_extender\"" {  } { { "mips_processor.v" "sign_extender" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_CTRL ULA_CTRL:ula_control " "Elaborating entity \"ULA_CTRL\" for hierarchy \"ULA_CTRL:ula_control\"" {  } { { "mips_processor.v" "ula_control" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu\"" {  } { { "mips_processor.v" "alu" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(20) " "Verilog HDL warning at d_mem.v(20): extended using \"x\" or \"z\"" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1753392490802 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_mem.v 1 1 " "Using design file d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753392490802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753392490802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:data_memory " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:data_memory\"" {  } { { "mips_processor.v" "data_memory" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mips_processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392490811 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "d_mem:data_memory\|ram_memory " "RAM logic \"d_mem:data_memory\|ram_memory\" is uninferred due to asynchronous read logic" {  } { { "d_mem.v" "ram_memory" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1753392492263 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:instruction_memory\|memoria_ROM " "RAM logic \"i_mem:instruction_memory\|memoria_ROM\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "memoria_ROM" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1753392492263 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753392492263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753392510607 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[0\] write_back_data\[0\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[0\]\" to the node \"write_back_data\[0\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[1\] write_back_data\[1\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[1\]\" to the node \"write_back_data\[1\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[2\] write_back_data\[2\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[2\]\" to the node \"write_back_data\[2\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[3\] write_back_data\[3\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[3\]\" to the node \"write_back_data\[3\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[4\] write_back_data\[4\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[4\]\" to the node \"write_back_data\[4\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[5\] write_back_data\[5\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[5\]\" to the node \"write_back_data\[5\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[6\] write_back_data\[6\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[6\]\" to the node \"write_back_data\[6\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[7\] write_back_data\[7\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[7\]\" to the node \"write_back_data\[7\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[8\] write_back_data\[8\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[8\]\" to the node \"write_back_data\[8\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[9\] write_back_data\[9\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[9\]\" to the node \"write_back_data\[9\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[10\] write_back_data\[10\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[10\]\" to the node \"write_back_data\[10\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[11\] write_back_data\[11\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[11\]\" to the node \"write_back_data\[11\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[12\] write_back_data\[12\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[12\]\" to the node \"write_back_data\[12\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[13\] write_back_data\[13\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[13\]\" to the node \"write_back_data\[13\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[14\] write_back_data\[14\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[14\]\" to the node \"write_back_data\[14\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[15\] write_back_data\[15\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[15\]\" to the node \"write_back_data\[15\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[16\] write_back_data\[16\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[16\]\" to the node \"write_back_data\[16\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[17\] write_back_data\[17\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[17\]\" to the node \"write_back_data\[17\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[18\] write_back_data\[18\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[18\]\" to the node \"write_back_data\[18\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[19\] write_back_data\[19\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[19\]\" to the node \"write_back_data\[19\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[20\] write_back_data\[20\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[20\]\" to the node \"write_back_data\[20\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[21\] write_back_data\[21\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[21\]\" to the node \"write_back_data\[21\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[22\] write_back_data\[22\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[22\]\" to the node \"write_back_data\[22\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[23\] write_back_data\[23\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[23\]\" to the node \"write_back_data\[23\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[24\] write_back_data\[24\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[24\]\" to the node \"write_back_data\[24\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[25\] write_back_data\[25\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[25\]\" to the node \"write_back_data\[25\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[26\] write_back_data\[26\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[26\]\" to the node \"write_back_data\[26\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[27\] write_back_data\[27\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[27\]\" to the node \"write_back_data\[27\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[28\] write_back_data\[28\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[28\]\" to the node \"write_back_data\[28\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[29\] write_back_data\[29\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[29\]\" to the node \"write_back_data\[29\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[30\] write_back_data\[30\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[30\]\" to the node \"write_back_data\[30\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:data_memory\|ReadData\[31\] write_back_data\[31\] " "Converted the fan-out from the tri-state buffer \"d_mem:data_memory\|ReadData\[31\]\" to the node \"write_back_data\[31\]\" into an OR gate" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1753392510778 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1753392510778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753392528544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/output_files/tentar.map.smsg " "Generated suppressed messages file C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/output_files/tentar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392542954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753392543264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753392543264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5521 " "Implemented 5521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753392543639 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753392543639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5423 " "Implemented 5423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753392543639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753392543639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753392543655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 18:29:03 2025 " "Processing ended: Thu Jul 24 18:29:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753392543655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753392543655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753392543655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753392543655 ""}
