=====
SETUP
-18.872
40.690
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIL_3_s0
38.199
39.231
CPU/u0/Regs/RegsL_RegsL_0_0_s0
40.690
=====
SETUP
-18.837
40.298
21.460
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1349_s18
34.436
35.061
CPU/u0/n1349_s7
35.480
36.541
CPU/u0/n1349_s2
36.960
38.059
CPU/u0/n1830_s0
39.199
40.298
CPU/u0/IncDecZ_s1
40.298
=====
SETUP
-18.809
40.626
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIL_7_s0
38.289
39.321
CPU/u0/Regs/RegsL_RegsL_0_1_s0
40.626
=====
SETUP
-18.798
40.615
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIL_7_s0
38.289
39.321
CPU/u0/Regs/RegsL_RegsL_0_1_s1
40.615
=====
SETUP
-18.719
40.536
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIL_3_s0
38.199
39.231
CPU/u0/Regs/RegsL_RegsL_0_0_s1
40.536
=====
SETUP
-18.674
40.491
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIH_3_s0
38.199
39.021
CPU/u0/Regs/RegsH_RegsH_0_0_s1
40.491
=====
SETUP
-18.668
40.485
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIH_3_s0
38.199
39.021
CPU/u0/Regs/RegsH_RegsH_0_0_s0
40.485
=====
SETUP
-18.509
40.326
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIH_3_s0
38.199
39.021
CPU/u0/Regs/RegsH_RegsH_0_0_s
40.326
=====
SETUP
-18.504
40.322
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.553
CPU/u0/n1349_s34
30.640
31.672
CPU/u0/n1375_s8
31.688
32.720
CPU/u0/n1375_s4
32.726
33.548
CPU/u0/n1375_s2
33.553
34.585
CPU/u0/RegDIH_5_s2
36.715
37.814
CPU/u0/RegDIH_5_s4
38.304
39.336
CPU/u0/Regs/RegsH_RegsH_0_1_s0
40.322
=====
SETUP
-18.334
40.151
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.553
CPU/u0/n1349_s34
30.640
31.672
CPU/u0/n1375_s8
31.688
32.720
CPU/u0/n1375_s4
32.726
33.548
CPU/u0/n1375_s2
33.553
34.585
CPU/u0/RegDIH_5_s2
36.715
37.814
CPU/u0/RegDIH_5_s4
38.304
39.336
CPU/u0/Regs/RegsH_RegsH_0_1_s1
40.151
=====
SETUP
-18.334
40.151
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.553
CPU/u0/n1349_s34
30.640
31.672
CPU/u0/n1375_s8
31.688
32.720
CPU/u0/n1375_s4
32.726
33.548
CPU/u0/n1375_s2
33.553
34.585
CPU/u0/RegDIH_5_s2
36.715
37.814
CPU/u0/RegDIH_5_s4
38.304
39.336
CPU/u0/Regs/RegsH_RegsH_0_1_s
40.151
=====
SETUP
-18.325
40.142
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIL_7_s0
38.289
39.321
CPU/u0/Regs/RegsL_RegsL_0_1_s
40.142
=====
SETUP
-18.235
40.052
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.535
CPU/u0/n1488_s29
28.771
29.870
CPU/u0/n1488_s22
29.876
30.501
CPU/u0/n1488_s14
30.920
31.742
CPU/u0/n1488_s9
31.758
32.580
CPU/u0/n1377_s4
33.396
34.218
CPU/u0/n1377_s5
34.223
34.849
CPU/u0/RegDIH_3_s2
36.974
37.776
CPU/u0/RegDIL_3_s0
38.199
39.231
CPU/u0/Regs/RegsL_RegsL_0_0_s
40.052
=====
SETUP
-18.217
39.678
21.460
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/n1373_s2
35.901
36.933
CPU/u0/n1476_s4
38.579
39.678
CPU/u0/SP_7_s1
39.678
=====
SETUP
-18.053
39.513
21.460
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/n1373_s2
35.901
36.933
CPU/u0/n1452_s3
38.887
39.513
CPU/u0/ACC_7_s1
39.513
=====
SETUP
-18.033
39.494
21.460
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1349_s18
34.436
35.061
CPU/u0/n1349_s7
35.480
36.541
CPU/u0/n1349_s2
36.960
38.059
CPU/u0/n1349_s1
38.868
39.494
CPU/u0/F_6_s1
39.494
=====
SETUP
-18.016
39.833
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIH_7_s0
37.974
39.006
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.833
=====
SETUP
-17.999
39.816
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIH_7_s0
37.974
39.006
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.816
=====
SETUP
-17.999
39.816
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/RegDIH_7_s1
35.901
37.000
CPU/u0/RegDIH_7_s0
37.974
39.006
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.816
=====
SETUP
-17.744
39.205
21.460
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.047
CPU/u0/alu/Q_v_6_s
27.047
27.104
CPU/u0/n1484_s20
30.115
30.937
CPU/u0/n1484_s23
30.943
31.975
CPU/u0/n1484_s14
31.980
32.802
CPU/u0/n1373_s15
33.617
34.439
CPU/u0/n1373_s7
34.444
35.070
CPU/u0/n1373_s2
35.901
36.933
CPU/u0/n1468_s4
38.579
39.205
CPU/u0/SP_15_s1
39.205
=====
SETUP
-17.577
39.394
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
27.496
CPU/u0/n1349_s35
30.083
31.182
CPU/u0/n1376_s11
32.012
32.814
CPU/u0/n1376_s5
33.233
34.055
CPU/u0/n1376_s1
34.061
34.687
CPU/u0/RegDIH_4_s1
35.998
36.820
CPU/u0/RegDIL_4_s0
36.831
37.930
CPU/u0/Regs/RegsL_RegsL_0_1_s1
39.394
=====
SETUP
-17.577
39.394
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
27.496
CPU/u0/n1349_s35
30.083
31.182
CPU/u0/n1376_s11
32.012
32.814
CPU/u0/n1376_s5
33.233
34.055
CPU/u0/n1376_s1
34.061
34.687
CPU/u0/RegDIH_4_s1
35.998
36.820
CPU/u0/RegDIH_4_s0
36.831
37.930
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.394
=====
SETUP
-17.571
39.389
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
26.990
CPU/u0/alu/Q_v_5_s
26.990
27.553
CPU/u0/n1349_s34
30.640
31.672
CPU/u0/n1375_s8
31.688
32.720
CPU/u0/n1375_s4
32.726
33.548
CPU/u0/n1375_s2
33.553
34.585
CPU/u0/RegDIL_5_s2
36.077
36.879
CPU/u0/RegDIL_5_s3
37.298
37.924
CPU/u0/Regs/RegsL_RegsL_0_1_s1
39.389
=====
SETUP
-17.412
39.230
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
27.496
CPU/u0/n1349_s35
30.083
31.182
CPU/u0/n1376_s11
32.012
32.814
CPU/u0/n1376_s5
33.233
34.055
CPU/u0/n1376_s1
34.061
34.687
CPU/u0/RegDIH_4_s1
35.998
36.820
CPU/u0/RegDIH_4_s0
36.831
37.930
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.230
=====
SETUP
-17.263
39.080
21.817
CPU/u0/Read_To_Reg_r_3_s25
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.777
7.599
CPU/u0/mcode/Set_BusB_To_Z_0_s14
9.058
10.084
CPU/u0/mcode/Set_BusB_To_Z_0_s3
10.506
11.538
CPU/u0/mcode/Set_BusB_To_Z_0_s1
12.343
12.969
CPU/u0/mcode/Set_BusB_To_Z_0_s15
12.974
13.600
CPU/u0/n2206_s24
15.588
16.214
CPU/u0/n2206_s22
16.214
16.363
CPU/u0/alu/n23_s10
17.826
18.648
CPU/u0/alu/n23_s9
18.654
19.753
CPU/u0/alu/n23_s11
20.568
21.390
CPU/u0/alu/n23_s13
22.863
23.889
CPU/u0/alu/Q_v_0_s
24.308
24.858
CPU/u0/alu/Q_v_1_s
24.858
24.915
CPU/u0/alu/Q_v_2_s
24.915
24.972
CPU/u0/alu/Q_v_3_s
24.972
25.026
CPU/u0/alu/Q_v_4_s
26.933
27.496
CPU/u0/n1349_s35
30.083
31.182
CPU/u0/n1376_s11
32.012
32.814
CPU/u0/n1376_s5
33.233
34.055
CPU/u0/n1376_s1
34.061
34.687
CPU/u0/RegDIH_4_s1
35.998
36.820
CPU/u0/RegDIH_4_s0
36.831
37.930
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.080
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n150_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n556_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n528_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n213_s2
2.030
2.402
VideoGenerator/ViewPortX_0_s0
2.402
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n529_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.710
2.030
1.320
CPU/u0/R_4_s1
1.320
1.654
CPU/u0/n1106_s0
1.658
2.030
CPU/u0/R_4_s1
2.030
=====
HOLD
0.711
2.405
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n141_s2
2.033
2.405
VideoGenerator/Ycounter_0_s0
2.405
=====
HOLD
0.711
2.031
1.320
CPU/u0/TState_2_s1
1.320
1.654
CPU/u0/n2448_s2
1.659
2.031
CPU/u0/TState_2_s1
2.031
=====
HOLD
0.711
2.031
1.320
CPU/u0/R_1_s1
1.320
1.654
CPU/u0/n1109_s0
1.659
2.031
CPU/u0/R_1_s1
2.031
=====
HOLD
0.723
2.043
1.320
CPU/u0/MCycle_1_s0
1.320
1.654
CPU/u0/n2404_s6
1.671
2.043
CPU/u0/MCycle_1_s0
2.043
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n148_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortX_6_s0
1.693
2.027
VideoGenerator/n207_s
2.029
2.423
VideoGenerator/ViewPortX_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VideoGenerator/n144_s
2.029
2.423
VideoGenerator/ViewPortY_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Ycounter_6_s0
1.693
2.027
VideoGenerator/n135_s
2.029
2.423
VideoGenerator/Ycounter_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Xcounter_2_s0
1.693
2.027
VideoGenerator/n124_s
2.029
2.423
VideoGenerator/Xcounter_2_s0
2.423
=====
HOLD
0.731
2.424
1.693
VideoGenerator/Ycounter_8_s0
1.693
2.027
VideoGenerator/n133_s
2.030
2.424
VideoGenerator/Ycounter_8_s0
2.424
=====
HOLD
0.731
2.424
1.693
VideoGenerator/Xcounter_6_s0
1.693
2.027
VideoGenerator/n120_s
2.030
2.424
VideoGenerator/Xcounter_6_s0
2.424
=====
HOLD
0.732
2.426
1.693
VideoGenerator/ViewPortX_2_s0
1.693
2.027
VideoGenerator/n211_s
2.032
2.426
VideoGenerator/ViewPortX_2_s0
2.426
=====
HOLD
0.733
2.427
1.693
VideoGenerator/Ycounter_2_s0
1.693
2.027
VideoGenerator/n139_s
2.033
2.427
VideoGenerator/Ycounter_2_s0
2.427
=====
HOLD
0.733
2.427
1.693
VideoGenerator/Xcounter_8_s0
1.693
2.027
VideoGenerator/n118_s
2.033
2.427
VideoGenerator/Xcounter_8_s0
2.427
=====
HOLD
0.834
2.170
1.335
CPU/u0/CPU_A_14_s35
1.320
1.654
CPU/u0/CPU_A_14_s440
2.170
=====
HOLD
0.834
2.170
1.335
CPU/u0/CPU_A_14_s35
1.320
1.654
CPU/u0/CPU_A_14_s439
2.170
=====
HOLD
0.837
2.172
1.335
CPU/u0/CPU_A_14_s35
1.320
1.654
CPU/u0/CPU_A_14_s445
2.172
=====
HOLD
0.837
2.172
1.335
CPU/u0/CPU_A_14_s35
1.320
1.654
CPU/u0/CPU_A_14_s442
2.172
=====
HOLD
0.837
2.172
1.335
CPU/u0/CPU_A_14_s35
1.320
1.654
CPU/u0/CPU_A_14_s430
2.172
