# TP-OC1-datapath-verilog-implementation

This project's go is to create a data path in verilog that can execute the following RISC-V instructions:
- lh
- sh
- add
- or
- andi
- sll
- bne