ARM GAS  /tmp/cceeScQb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_USART_Enable,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	LL_USART_Enable:
  25              	.LFB126:
  26              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @file    stm32f3xx_ll_usart.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief   Header file of USART LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      without specific prior written permission.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
ARM GAS  /tmp/cceeScQb.s 			page 2


  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifndef __STM32F3xx_LL_USART_H
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __STM32F3xx_LL_USART_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifdef __cplusplus
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** extern "C" {
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #include "stm32f3xx.h"
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined (USART1) || defined (USART2) || defined (USART3) || defined (UART4) || defined (UART5)
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL USART
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Constants USART Private Constants
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private macros ------------------------------------------------------------*/
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Macros USART Private Macros
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported types ------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_ES_INIT USART Exported Init structures
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Init Structure definition
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rat
ARM GAS  /tmp/cceeScQb.s 			page 3


  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or receive
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DATAWI
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_STOPBI
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t Parity;                    /*!< Specifies the parity mode.
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PARITY
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is en
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DIRECT
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enab
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_HWCONT
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_OVERSA
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_InitTypeDef;
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Clock Init Structure definition
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_CLOCK.
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_Disabl
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_POLARI
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PHASE.
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
ARM GAS  /tmp/cceeScQb.s 			page 4


 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the l
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            data bit (MSB) has to be output on the SCLK pin in synch
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_LASTCL
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_ClockInitTypeDef;
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /* USE_FULL_LL_DRIVER */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported constants --------------------------------------------------------*/
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Constants USART Exported Constants
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_WriteReg function
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_PECF                       USART_ICR_PECF                /*!< Parity error fla
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_FECF                       USART_ICR_FECF                /*!< Framing error fl
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_NCF                        USART_ICR_NCF                 /*!< Noise detected f
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_ORECF                      USART_ICR_ORECF               /*!< Overrun error fl
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              /*!< Idle line detect
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_TCCF                       USART_ICR_TCCF                /*!< Transmission com
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               /*!< LIN break detect
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               /*!< CTS flag */
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               /*!< Receiver timeout
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               /*!< End of block fla
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CMCF                       USART_ICR_CMCF                /*!< Character match 
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_WUCF                       USART_ICR_WUCF                /*!< Wakeup from Stop
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_ReadReg function
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_PE                         USART_ISR_PE                  /*!< Parity error fla
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_FE                         USART_ISR_FE                  /*!< Framing error fl
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_NE                         USART_ISR_NE                  /*!< Noise detected f
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ORE                        USART_ISR_ORE                 /*!< Overrun error fl
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_IDLE                       USART_ISR_IDLE                /*!< Idle line detect
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RXNE                       USART_ISR_RXNE                /*!< Read data regist
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TC                         USART_ISR_TC                  /*!< Transmission com
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TXE                        USART_ISR_TXE                 /*!< Transmit data re
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_LBDF                       USART_ISR_LBDF                /*!< LIN break detect
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               /*!< CTS interrupt fl
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTS                        USART_ISR_CTS                 /*!< CTS flag */
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RTOF                       USART_ISR_RTOF                /*!< Receiver timeout
ARM GAS  /tmp/cceeScQb.s 			page 5


 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_EOBF                       USART_ISR_EOBF                /*!< End of block fla
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRE                       USART_ISR_ABRE                /*!< Auto baud rate e
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRF                       USART_ISR_ABRF                /*!< Auto baud rate f
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_BUSY                       USART_ISR_BUSY                /*!< Busy flag */
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CMF                        USART_ISR_CMF                 /*!< Character match 
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_SBKF                       USART_ISR_SBKF                /*!< Send break flag 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RWU                        USART_ISR_RWU                 /*!< Receiver wakeup 
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_WUF                        USART_ISR_WUF                 /*!< Wakeup from Stop
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TEACK                      USART_ISR_TEACK               /*!< Transmit enable 
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_REACK                      USART_ISR_REACK               /*!< Receive enable a
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IT IT Defines
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt e
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              /*!< Read data regist
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission com
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               /*!< Transmit data re
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_CMIE                       USART_CR1_CMIE                /*!< Character match 
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               /*!< Receiver timeout
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               /*!< End of Block int
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detect
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt en
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_WUFIE                      USART_CR3_WUFIE               /*!< Wakeup from Stop
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DIRECTION Communication Direction
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PARITY Parity Control
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity co
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity co
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity co
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP Wakeup
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
ARM GAS  /tmp/cceeScQb.s 			page 6


 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DATAWIDTH Datawidth
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USART_7BITS_SUPPORT)
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            /*!< 7 bits word length : S
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            /*!< 9 bits word length : S
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #else
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M             /*!< 9 bits word length : S
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLOCK Clock Signal
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provid
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided *
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the l
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the l
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PHASE Clock Phase
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transiti
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transit
ARM GAS  /tmp/cceeScQb.s 			page 7


 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_POLARITY Clock Polarity
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCL
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_STOPBITS Stop Bits
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 s
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 s
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXRX TX RX Pins Swap
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_STANDARD                  0x00000000U           /*!< TX/RX pins are used as d
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      /*!< TX and RX pins functions
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           /*!< RX pin signal works usin
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     /*!< RX pin signal values are
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           /*!< TX pin signal works usin
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     /*!< TX pin signal values are
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           /*!< Logical data from the da
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     /*!< Logical data from the da
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 8


 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BITORDER Bit Order
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_LSBFIRST              0x00000000U           /*!< data is transmitted/rece
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    /*!< data is transmitted/rece
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 /*!< Me
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         /*!< Fa
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         /*!< 0x
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_4B              0x00000000U           /*!< 4-bit address detection 
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       /*!< 7-bit address detection 
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_HWCONTROL Hardware Control
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and R
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS outpu
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode 
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and R
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_ADDRESS              0x00000000U                             /*!< Wake u
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1                         /*!< Wake u
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_RXNE                 (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake u
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode *
ARM GAS  /tmp/cceeScQb.s 			page 9


 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection m
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection m
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_HIGH               0x00000000U           /*!< DE signal is active high
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         /*!< DE signal is active low 
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          /*!< Get address of data regis
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          /*!< Get address of data regis
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported macro ------------------------------------------------------------*/
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Macros USART Exported Macros
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write a value in USART register
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be written
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __VALUE__ Value to be written in the register
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read a value in USART register
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
ARM GAS  /tmp/cceeScQb.s 			page 10


 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be read
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Register value
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__) ((((__PERIPHCLK__)*2) + ((__BAUDRATE_
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__) (((__PERIPHCLK__) + ((__BAUDRATE__)/
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported functions --------------------------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Functions USART Exported Functions
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration Configuration functions
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Enable
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Enable
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  27              		.loc 1 544 0
ARM GAS  /tmp/cceeScQb.s 			page 11


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UE);
  43              		.loc 1 545 0
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 1B68     		ldr	r3, [r3]
  46 000c 43F00102 		orr	r2, r3, #1
  47 0010 7B68     		ldr	r3, [r7, #4]
  48 0012 1A60     		str	r2, [r3]
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
  49              		.loc 1 546 0
  50 0014 00BF     		nop
  51 0016 0C37     		adds	r7, r7, #12
  52              	.LCFI3:
  53              		.cfi_def_cfa_offset 4
  54 0018 BD46     		mov	sp, r7
  55              	.LCFI4:
  56              		.cfi_def_cfa_register 13
  57              		@ sp needed
  58 001a 5DF8047B 		ldr	r7, [sp], #4
  59              	.LCFI5:
  60              		.cfi_restore 7
  61              		.cfi_def_cfa_offset 0
  62 001e 7047     		bx	lr
  63              		.cfi_endproc
  64              	.LFE126:
  66              		.section	.text.LL_USART_EnableIT_IDLE,"ax",%progbits
  67              		.align	1
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv4-sp-d16
  73              	LL_USART_EnableIT_IDLE:
  74              	.LFB280:
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Disable (all USART prescalers and outputs are disabled)
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         and current operations are discarded. The configuration of the USART is kept, but all t
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         flags, in the USARTx_ISR are set to their default values.
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Disable
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 12


 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_IsEnabled
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART enabled in STOP Mode.
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is enabled, USART is able to wake up the MCU from Stop mode, provide
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         USART clock selection is HSI or LSE in RCC.
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_EnableInStopMode
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UESM);
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART disabled in STOP Mode.
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is disabled, USART is not able to wake up the MCU from Stop mode
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_DisableInStopMode
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UESM);
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not)
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_IsEnabledInStopMode
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM));
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 13


 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RE);
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Disable
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Enable
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TE);
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Disable
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure simultaneously enabled/disabled states
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         of Transmitter and Receiver
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_SetTransferDirection
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  TransferDirection This parameter can be one of the following values:
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  /tmp/cceeScQb.s 			page 14


 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirectio
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return enabled/disabled states of Transmitter and Receiver
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_GetTransferDirection
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This function selects if hardware parity control (generation and detection) is enabled 
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at th
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (9th or 8th bit depending on data width) and parity is checked on the received data.
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_SetParity\n
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_SetParity
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_GetParity\n
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_GetParity
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 15


 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Wake Up method from Mute mode.
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Method This parameter can be one of the following values:
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Receiver Wake Up method from Mute mode
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_SetDataWidth\n
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_SetDataWidth
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_GetDataWidth\n
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_GetDataWidth
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)
ARM GAS  /tmp/cceeScQb.s 			page 16


 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Allow switch between Mute Mode and Active mode
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_EnableMuteMode
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_MME);
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_DisableMuteMode
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_MME);
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if switch between Mute Mode and Active mode is allowed
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_IsEnabledMuteMode
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME));
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Oversampling to 8-bit or 16-bit mode
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Oversampling mode
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
ARM GAS  /tmp/cceeScQb.s 			page 17


 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LastBitClockPulse This parameter can be one of the following values:
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPul
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Clock pulse of the last data bit output configuration
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Last bit Clock pulse output to the SCLK pin or not)
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPhase This parameter can be one of the following values:
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
ARM GAS  /tmp/cceeScQb.s 			page 18


 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutpu
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CPOL          LL_USART_ConfigClock\n
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LBCL          LL_USART_ConfigClock
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Phase This parameter can be one of the following values:
ARM GAS  /tmp/cceeScQb.s 			page 19


 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LBCPOutput This parameter can be one of the following values:
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity,
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCP
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Clock output on SCLK pin
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Clock output on SCLK pin
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Clock output on SCLK pin is enabled
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN));
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set the length of the stop bits
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
ARM GAS  /tmp/cceeScQb.s 			page 20


1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve the length of the stop bits
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_ConfigCharacter\n
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M0            LL_USART_ConfigCharacter\n
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_ConfigCharacter\n
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigCharacter
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 21


1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t P
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                               uint32_t StopBits)
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX/RX pins swapping setting.
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_SetTXRXSwap
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  SwapConfig This parameter can be one of the following values:
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX/RX pins swapping configuration.
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_GetTXRXSwap
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP));
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure RX pin active level logic
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_SetRXPinLevel
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve RX pin active level logic configuration
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_GetRXPinLevel
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)
ARM GAS  /tmp/cceeScQb.s 			page 22


1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV));
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX pin active level logic
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_SetTXPinLevel
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX pin active level logic configuration
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_GetTXPinLevel
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV));
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Binary data logic.
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Allow to define how Logical data from the data register are send/received :
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_SetBinaryDataLogic
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataLogic This parameter can be one of the following values:
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic);
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Binary data configuration
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_GetBinaryDataLogic
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/cceeScQb.s 			page 23


1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV));
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_SetTransferBitOrder
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BitOrder This parameter can be one of the following values:
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return transfer bit order (either Less or Most Significant Bit First)
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_GetTransferBitOrder
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST));
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Auto Baud-Rate Detection
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_ABREN);
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Auto Baud-Rate Detection
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_DisableAutoBaudRate
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/cceeScQb.s 			page 24


1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN);
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Auto Baud-Rate Detection mechanism is enabled
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_IsEnabledAutoBaud
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN));
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Auto Baud-Rate mode bits
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_SetAutoBaudRateMode
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoBaudRateMode This parameter can be one of the following values:
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Auto Baud-Rate mode
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_GetAutoBaudRateMode
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE));
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 25


1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_DisableRxTimeout
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN);
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Receiver Timeout feature is enabled
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_IsEnabledRxTimeout
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN));
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Address of the USART node.
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with address mark detection.
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (b7-b4 should be set to 0)
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (This is used in multiprocessor communication during Mute mode or Stop mode,
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with 7-bit address mark detection.
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         The MSB of the character sent by the transmitter should be equal to 1.
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         It may also be used for character detection during normal reception,
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Mute mode inactive (for example, end of block detection in ModBus protocol).
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         value and CMF flag is set on match)
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_ConfigNodeAddress\n
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          ADDM7         LL_USART_ConfigNodeAddress
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AddressLen This parameter can be one of the following values:
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  NodeAddress 4 or 7 bit Address of the USART node.
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****              (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 26


1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return 8 bit Address of the USART node as set in ADD field of CR2.
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   If 4-bit Address Detection is selected in ADDM7,
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         If 7-bit Address Detection is selected in ADDM7,
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADDM7         LL_USART_GetNodeAddressLen
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7));
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RTS HW Flow Control
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_RTSE);
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RTS HW Flow Control
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS HW Flow Control
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
ARM GAS  /tmp/cceeScQb.s 			page 27


1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSE);
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS HW Flow Control
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure HW Flow Control mode (both CTS and RTS)
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_SetHWFlowCtrl
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  HardwareFlowControl This parameter can be one of the following values:
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return HW Flow Control configuration (both CTS and RTS)
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_GetHWFlowCtrl
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
ARM GAS  /tmp/cceeScQb.s 			page 28


1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable One bit sampling method
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable One bit sampling method
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if One bit sampling method is enabled
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT));
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Overrun detection
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_EnableOverrunDetect
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Overrun detection
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 29


1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Overrun detection is enabled
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_IsEnabledOverrunDetect
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS);
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_SetWKUPType
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Type This parameter can be one of the following values:
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type);
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_GetWKUPType
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS));
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure USART BRR register for achieving expected Baud Rate value.
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Baud rate value != 0)
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_SetBaudRate
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
ARM GAS  /tmp/cceeScQb.s 			page 30


1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BaudRate Baud Rate
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverS
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                           uint32_t BaudRate)
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrtemp = 0x0U;
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp = usartdiv & 0xFFF0U;
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = brrtemp;
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be ret
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_GetBaudRate
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Baud Rate
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t O
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrresult = 0x0U;
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   usartdiv = USARTx->BRR;
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFF7U) != 0U)
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = (PeriphClk * 2U) / usartdiv;
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFFFU) != 0U)
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = PeriphClk / usartdiv;
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
ARM GAS  /tmp/cceeScQb.s 			page 31


1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (brrresult);
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Time Out Value (expressed in nb of bits duration)
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_SetRxTimeout
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Receiver Time Out Value (expressed in nb of bits duration)
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_GetRxTimeout
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO));
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Block Length value in reception
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_SetBlockLength
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BlockLength Value between Min_Data=0x00 and Max_Data=0xFF
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos);
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Block Length value in reception
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_GetBlockLength
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos);
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 32


1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IrDA mode
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_EnableIrda
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IrDA mode
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_DisableIrda
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if IrDA mode is enabled
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN));
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure IrDA Power Mode (Normal or Low Power)
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PowerMode This parameter can be one of the following values:
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_LOW
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
ARM GAS  /tmp/cceeScQb.s 			page 33


1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Irda prescaler value, used for dividing the USART clock source
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Irda prescaler value, used for dividing the USART clock source
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feat
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard NACK transmission
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  /tmp/cceeScQb.s 			page 34


1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_NACK);
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard NACK transmission
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard NACK transmission is enabled
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK));
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard mode
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard mode
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 35


1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard mode is enabled
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN));
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This bit-field specifies the number of retries in transmit and receive, in Smartcard mo
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In transmission mode, it specifies the number of automatic retransmission retries, befo
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         generating a transmission error (FE bit set).
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In reception mode, it specifies the number or erroneous reception trials, before genera
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         reception error (RXNE and PE bits set)
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_SetSmartcardAutoRetryCount
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoRetryCount Value between Min_Data=0 and Max_Data=7
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryC
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos);
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_GetSmartcardAutoRetryCount
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7)
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos);
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard prescaler value, used for dividing the USART clock
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
ARM GAS  /tmp/cceeScQb.s 			page 36


1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard prescaler value, used for dividing the USART clock
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, GuardTime << USART_GTPR_GT_Pos);
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos);
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex f
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Single Wire Half-Duplex mode
ARM GAS  /tmp/cceeScQb.s 			page 37


1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Single Wire Half-Duplex mode
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Single Wire Half-Duplex mode is enabled
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL));
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set LIN Break Detection Length
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LINBDLength This parameter can be one of the following values:
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
ARM GAS  /tmp/cceeScQb.s 			page 38


2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return LIN Break Detection Length
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN mode
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_EnableLIN
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN mode
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_DisableLIN
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if LIN mode is enabled
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN));
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 39


2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits)
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_SetDEDeassertionTime
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEDT (Driver Enable De-Assertion Time)
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_GetDEDeassertionTime
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_SetDEAssertionTime
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEAT (Driver Enable Assertion Time)
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_GetDEAssertionTime
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
ARM GAS  /tmp/cceeScQb.s 			page 40


2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Driver Enable (DE) Mode
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_EnableDEMode
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DEM);
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Driver Enable (DE) Mode
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_DisableDEMode
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DEM);
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Driver Enable (DE) Mode is enabled
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_IsEnabledDEMode
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM));
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select Driver Enable Polarity
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_SetDESignalPolarity
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
ARM GAS  /tmp/cceeScQb.s 			page 41


2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Driver Enable Polarity
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_GetDESignalPolarity
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP));
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In UART mode, the following bits must be kept cleared:
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Asynchronous Mode
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigAsyncMode\n
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigAsyncMode
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Asynchronous mode, the following bits must be kept cleared:
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, CLKEN bits in the USART_CR2 register,
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
ARM GAS  /tmp/cceeScQb.s 			page 42


2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Synchronous mode, the following bits must be kept cleared:
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the USART in Synchronous mode.
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Synchronous Mode
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSyncMode\n
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigSyncMode\n
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSyncMode
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Synchronous mode, the following bits must be kept cleared:
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Synchronous mode */
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in LIN Mode
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In LIN mode, the following bits must be kept cleared:
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also set the UART/USART in LIN mode.
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
ARM GAS  /tmp/cceeScQb.s 			page 43


2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to LIN Mode
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigLINMode\n
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LINEN         LL_USART_ConfigLINMode\n
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigLINMode\n
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigLINMode\n
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigLINMode
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In LIN mode, the following bits must be kept cleared:
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - STOP and CLKEN bits in the USART_CR2 register,
2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Set the UART/USART in LIN mode */
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Half Duplex mode, the following bits must be kept cleared:
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in Half Duplex mode.
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Half Duplex Mode
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Half Duplex mode, the following bits must be kept cleared:
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and IREN bits in the USART_CR3 register.*/
ARM GAS  /tmp/cceeScQb.s 			page 44


2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Half Duplex mode */
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Smartcard mode, the following bits must be kept cleared:
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also configures Stop bits to 1.5 bits and
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         sets the USART in Smartcard mode (SCEN bit).
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Clock Output is also enabled (CLKEN).
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Smartcard Mode
2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSmartcardMode
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Smartcard mode, the following bits must be kept cleared:
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN and HDSEL bits in the USART_CR3 register.*/
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Configure Stop bits to 1.5 bits */
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Synchronous mode is activated by default */
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Smartcard mode */
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Irda Mode
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In IRDA mode, the following bits must be kept cleared:
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in IRDA mode (IREN bit).
ARM GAS  /tmp/cceeScQb.s 			page 45


2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Irda Mode
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Power mode, ...) should be set using
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigIrdaMode\n
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigIrdaMode
2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In IRDA mode, the following bits must be kept cleared:
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, STOP and CLKEN bits in the USART_CR2 register,
2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and HDSEL bits in the USART_CR3 register.*/
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in IRDA mode */
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (several USARTs connected in a network, one of the USARTs can be the master,
2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         its TX output connected to the RX inputs of the other slaves USARTs).
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In MultiProcessor mode, the following bits must be kept cleared:
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Multi processor Mode
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigMultiProcessMode
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /tmp/cceeScQb.s 			page 46


2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Multi Processor mode, the following bits must be kept cleared:
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Flag is set or not
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE));
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Framing Error Flag is set or not
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE));
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Noise error detected Flag is set or not
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          NF            LL_USART_IsActiveFlag_NE
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE));
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART OverRun Error Flag is set or not
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cceeScQb.s 			page 47


2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE));
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE line detected Flag is set or not
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Read Data Register Not Empty Flag is set or not
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Flag is set or not
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Data Register Empty Flag is set or not
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Flag is set or not
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          LBDF          LL_USART_IsActiveFlag_LBD
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cceeScQb.s 			page 48


2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF));
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS interrupt Flag is set or not
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTSIF         LL_USART_IsActiveFlag_nCTS
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF));
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Flag is set or not
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTS           LL_USART_IsActiveFlag_CTS
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS));
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Time Out Flag is set or not
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RTOF          LL_USART_IsActiveFlag_RTO
2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF));
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Flag is set or not
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          EOBF          LL_USART_IsActiveFlag_EOB
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF));
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 49


2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Error Flag is set or not
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRE          LL_USART_IsActiveFlag_ABRE
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE));
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Flag is set or not
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRF          LL_USART_IsActiveFlag_ABR
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF));
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Busy Flag is set or not
2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          BUSY          LL_USART_IsActiveFlag_BUSY
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY));
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Flag is set or not
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CMF           LL_USART_IsActiveFlag_CM
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF));
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Send Break Flag is set or not
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          SBKF          LL_USART_IsActiveFlag_SBK
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF));
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 50


2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RWU           LL_USART_IsActiveFlag_RWU
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU));
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from stop mode Flag is set or not
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          WUF           LL_USART_IsActiveFlag_WKUP
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF));
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Enable Acknowledge Flag is set or not
2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK));
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Enable Acknowledge Flag is set or not
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK));
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Parity Error Flag
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_PECF);
ARM GAS  /tmp/cceeScQb.s 			page 51


2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Framing Error Flag
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_FECF);
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Noise detected Flag
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_NCF);
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear OverRun Error Flag
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear IDLE line detected Flag
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Transmission Complete Flag
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 52


2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear LIN Break Detection Flag
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          LBDCF         LL_USART_ClearFlag_LBD
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear CTS Interrupt Flag
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CTSCF         LL_USART_ClearFlag_nCTS
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CTSCF);
2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Receiver Time Out Flag
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          RTOCF         LL_USART_ClearFlag_RTO
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_RTOCF);
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear End Of Block Flag
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          EOBCF         LL_USART_ClearFlag_EOB
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_EOBCF);
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Character Match Flag
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CMCF          LL_USART_ClearFlag_CM
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 53


2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CMCF);
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Wake Up from stop mode Flag
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          WUCF          LL_USART_ClearFlag_WKUP
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_WUCF);
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_IT_Management IT_Management
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IDLE Interrupt
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  75              		.loc 1 2927 0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 8
  78              		@ frame_needed = 1, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80 0000 80B4     		push	{r7}
  81              	.LCFI6:
  82              		.cfi_def_cfa_offset 4
  83              		.cfi_offset 7, -4
  84 0002 83B0     		sub	sp, sp, #12
  85              	.LCFI7:
  86              		.cfi_def_cfa_offset 16
  87 0004 00AF     		add	r7, sp, #0
  88              	.LCFI8:
  89              		.cfi_def_cfa_register 7
  90 0006 7860     		str	r0, [r7, #4]
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
  91              		.loc 1 2928 0
  92 0008 7B68     		ldr	r3, [r7, #4]
  93 000a 1B68     		ldr	r3, [r3]
  94 000c 43F01002 		orr	r2, r3, #16
  95 0010 7B68     		ldr	r3, [r7, #4]
  96 0012 1A60     		str	r2, [r3]
ARM GAS  /tmp/cceeScQb.s 			page 54


2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
  97              		.loc 1 2929 0
  98 0014 00BF     		nop
  99 0016 0C37     		adds	r7, r7, #12
 100              	.LCFI9:
 101              		.cfi_def_cfa_offset 4
 102 0018 BD46     		mov	sp, r7
 103              	.LCFI10:
 104              		.cfi_def_cfa_register 13
 105              		@ sp needed
 106 001a 5DF8047B 		ldr	r7, [sp], #4
 107              	.LCFI11:
 108              		.cfi_restore 7
 109              		.cfi_def_cfa_offset 0
 110 001e 7047     		bx	lr
 111              		.cfi_endproc
 112              	.LFE280:
 114              		.section	.text.LL_USART_EnableDMAReq_RX,"ax",%progbits
 115              		.align	1
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu fpv4-sp-d16
 121              	LL_USART_EnableDMAReq_RX:
 122              	.LFB316:
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RX Not Empty Interrupt
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Transmission Complete Interrupt
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TCIE);
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable TX Empty Interrupt
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
ARM GAS  /tmp/cceeScQb.s 			page 55


2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Parity Error Interrupt
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_PEIE);
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Character Match Interrupt
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_EnableIT_CM
2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_CMIE);
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout Interrupt
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable End Of Block Interrupt
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_EnableIT_EOB
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_EOBIE);
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN Break Detection Interrupt
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
ARM GAS  /tmp/cceeScQb.s 			page 56


3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Error Interrupt
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_EIE);
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS Interrupt
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Wake Up from Stop Mode Interrupt
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_EnableIT_WKUP
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_WUFIE);
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IDLE Interrupt
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 57


3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RX Not Empty Interrupt
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Transmission Complete Interrupt
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable TX Empty Interrupt
3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Parity Error Interrupt
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Character Match Interrupt
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_DisableIT_CM
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE);
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout Interrupt
ARM GAS  /tmp/cceeScQb.s 			page 58


3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_DisableIT_RTO
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE);
3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable End Of Block Interrupt
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_DisableIT_EOB
3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE);
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN Break Detection Interrupt
3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Error Interrupt
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS Interrupt
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  /tmp/cceeScQb.s 			page 59


3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
3194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Wake Up from Stop Mode Interrupt
3198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_DisableIT_WKUP
3201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)
3205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE);
3207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE Interrupt  source is enabled or disabled.
3212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
3213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)
3217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
3219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART RX Not Empty Interrupt is enabled or disabled.
3223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
3224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
3228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
3230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Interrupt is enabled or disabled.
3234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
3235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)
3239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
3241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART TX Empty Interrupt is enabled or disabled.
3245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
3246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /tmp/cceeScQb.s 			page 60


3247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)
3250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
3252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Interrupt is enabled or disabled.
3256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
3257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)
3261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE));
3263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Interrupt is enabled or disabled.
3267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_IsEnabledIT_CM
3268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)
3272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE));
3274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Timeout Interrupt is enabled or disabled.
3278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_IsEnabledIT_RTO
3279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)
3283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE));
3285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Interrupt is enabled or disabled.
3289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_IsEnabledIT_EOB
3292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)
3296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE));
3298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Interrupt is enabled or disabled.
3302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
ARM GAS  /tmp/cceeScQb.s 			page 61


3304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_IsEnabledIT_LBD
3305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)
3309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE));
3311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Error Interrupt is enabled or disabled.
3315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
3316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
3320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
3322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Interrupt is enabled or disabled.
3326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_IsEnabledIT_CTS
3329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)
3333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE));
3335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled.
3339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_IsEnabledIT_WKUP
3342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)
3346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE));
3348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
3353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_DMA_Management DMA_Management
3356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
3357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Mode for reception
ARM GAS  /tmp/cceeScQb.s 			page 62


3361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
3362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
3366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 123              		.loc 1 3366 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 1, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128 0000 80B4     		push	{r7}
 129              	.LCFI12:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 7, -4
 132 0002 83B0     		sub	sp, sp, #12
 133              	.LCFI13:
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              	.LCFI14:
 137              		.cfi_def_cfa_register 7
 138 0006 7860     		str	r0, [r7, #4]
3367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 139              		.loc 1 3367 0
 140 0008 7B68     		ldr	r3, [r7, #4]
 141 000a 9B68     		ldr	r3, [r3, #8]
 142 000c 43F04002 		orr	r2, r3, #64
 143 0010 7B68     		ldr	r3, [r7, #4]
 144 0012 9A60     		str	r2, [r3, #8]
3368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 145              		.loc 1 3368 0
 146 0014 00BF     		nop
 147 0016 0C37     		adds	r7, r7, #12
 148              	.LCFI15:
 149              		.cfi_def_cfa_offset 4
 150 0018 BD46     		mov	sp, r7
 151              	.LCFI16:
 152              		.cfi_def_cfa_register 13
 153              		@ sp needed
 154 001a 5DF8047B 		ldr	r7, [sp], #4
 155              	.LCFI17:
 156              		.cfi_restore 7
 157              		.cfi_def_cfa_offset 0
 158 001e 7047     		bx	lr
 159              		.cfi_endproc
 160              	.LFE316:
 162              		.section	.rodata.CHANNEL_OFFSET_TAB,"a",%progbits
 163              		.align	2
 166              	CHANNEL_OFFSET_TAB:
 167 0000 08       		.byte	8
 168 0001 1C       		.byte	28
 169 0002 30       		.byte	48
 170 0003 44       		.byte	68
 171 0004 58       		.byte	88
 172 0005 6C       		.byte	108
 173 0006 80       		.byte	-128
 174              		.section	.text.LL_DMA_EnableChannel,"ax",%progbits
ARM GAS  /tmp/cceeScQb.s 			page 63


 175              		.align	1
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu fpv4-sp-d16
 181              	LL_DMA_EnableChannel:
 182              	.LFB569:
 183              		.file 2 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @file    stm32f3xx_ll_dma.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *      without specific prior written permission.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #ifndef __STM32F3xx_LL_DMA_H
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __STM32F3xx_LL_DMA_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #ifdef __cplusplus
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** extern "C" {
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #include "stm32f3xx.h"
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 64


  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** };
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** typedef struct
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
ARM GAS  /tmp/cceeScQb.s 			page 65


 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         is incremented or not.
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         is incremented or not.
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 66


 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
ARM GAS  /tmp/cceeScQb.s 			page 67


 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000001U /*!< DMA Channel 1 */
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000002U /*!< DMA Channel 2 */
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000003U /*!< DMA Channel 3 */
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000004U /*!< DMA Channel 4 */
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000005U /*!< DMA Channel 5 */
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000006U /*!< DMA Channel 6 */
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000007U /*!< DMA Channel 7 */
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
ARM GAS  /tmp/cceeScQb.s 			page 68


 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
ARM GAS  /tmp/cceeScQb.s 			page 69


 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Write a value in DMA register
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __REG__ Register to be written
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Read a value in DMA register
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __REG__ Register to be read
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Register value
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval DMAx
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(DMA2)
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2)
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
ARM GAS  /tmp/cceeScQb.s 			page 70


 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval DMAx_Channely
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2)
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
ARM GAS  /tmp/cceeScQb.s 			page 71


 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA2_Channel7)
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA1_Channel7)
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA1_Channel7)
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  * @{
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  */
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Enable DMA channel.
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 72


 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 184              		.loc 2 507 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 8
 187              		@ frame_needed = 1, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 189 0000 80B4     		push	{r7}
 190              	.LCFI18:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 7, -4
 193 0002 83B0     		sub	sp, sp, #12
 194              	.LCFI19:
 195              		.cfi_def_cfa_offset 16
 196 0004 00AF     		add	r7, sp, #0
 197              	.LCFI20:
 198              		.cfi_def_cfa_register 7
 199 0006 7860     		str	r0, [r7, #4]
 200 0008 3960     		str	r1, [r7]
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-
 201              		.loc 2 508 0
 202 000a 3B68     		ldr	r3, [r7]
 203 000c 013B     		subs	r3, r3, #1
 204 000e 0B4A     		ldr	r2, .L5
 205 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 206 0012 1A46     		mov	r2, r3
 207 0014 7B68     		ldr	r3, [r7, #4]
 208 0016 1344     		add	r3, r3, r2
 209 0018 1B68     		ldr	r3, [r3]
 210 001a 3A68     		ldr	r2, [r7]
 211 001c 013A     		subs	r2, r2, #1
 212 001e 0749     		ldr	r1, .L5
 213 0020 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 214 0022 1146     		mov	r1, r2
 215 0024 7A68     		ldr	r2, [r7, #4]
 216 0026 0A44     		add	r2, r2, r1
 217 0028 43F00103 		orr	r3, r3, #1
 218 002c 1360     		str	r3, [r2]
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 219              		.loc 2 509 0
 220 002e 00BF     		nop
 221 0030 0C37     		adds	r7, r7, #12
 222              	.LCFI21:
 223              		.cfi_def_cfa_offset 4
 224 0032 BD46     		mov	sp, r7
 225              	.LCFI22:
 226              		.cfi_def_cfa_register 13
 227              		@ sp needed
 228 0034 5DF8047B 		ldr	r7, [sp], #4
 229              	.LCFI23:
 230              		.cfi_restore 7
 231              		.cfi_def_cfa_offset 0
 232 0038 7047     		bx	lr
 233              	.L6:
 234 003a 00BF     		.align	2
 235              	.L5:
 236 003c 00000000 		.word	CHANNEL_OFFSET_TAB
ARM GAS  /tmp/cceeScQb.s 			page 73


 237              		.cfi_endproc
 238              	.LFE569:
 240              		.section	.text.LL_DMA_SetDataLength,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	LL_DMA_SetDataLength:
 248              	.LFB587:
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Disable DMA channel.
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_EN) == (DMA_CCR_EN));
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
ARM GAS  /tmp/cceeScQb.s 			page 74


 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Configuration);
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
ARM GAS  /tmp/cceeScQb.s 			page 75


 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
ARM GAS  /tmp/cceeScQb.s 			page 76


 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_CIRC));
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_PINC));
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 77


 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_MINC));
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Peripheral size.
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
ARM GAS  /tmp/cceeScQb.s 			page 78


 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Peripheral size.
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Memory size.
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 79


 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Memory size.
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Channel priority level.
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Priority);
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel priority level.
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/cceeScQb.s 			page 80


 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_PL));
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This action has no effect if
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         channel is enabled.
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 249              		.loc 2 933 0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 16
 252              		@ frame_needed = 1, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 254 0000 80B4     		push	{r7}
 255              	.LCFI24:
 256              		.cfi_def_cfa_offset 4
 257              		.cfi_offset 7, -4
 258 0002 85B0     		sub	sp, sp, #20
 259              	.LCFI25:
 260              		.cfi_def_cfa_offset 24
 261 0004 00AF     		add	r7, sp, #0
 262              	.LCFI26:
 263              		.cfi_def_cfa_register 7
 264 0006 F860     		str	r0, [r7, #12]
 265 0008 B960     		str	r1, [r7, #8]
 266 000a 7A60     		str	r2, [r7, #4]
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 267              		.loc 2 934 0
 268 000c BB68     		ldr	r3, [r7, #8]
 269 000e 013B     		subs	r3, r3, #1
ARM GAS  /tmp/cceeScQb.s 			page 81


 270 0010 0C4A     		ldr	r2, .L8
 271 0012 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 272 0014 1A46     		mov	r2, r3
 273 0016 FB68     		ldr	r3, [r7, #12]
 274 0018 1344     		add	r3, r3, r2
 275 001a 5B68     		ldr	r3, [r3, #4]
 276 001c 1B0C     		lsrs	r3, r3, #16
 277 001e 1B04     		lsls	r3, r3, #16
 278 0020 BA68     		ldr	r2, [r7, #8]
 279 0022 013A     		subs	r2, r2, #1
 280 0024 0749     		ldr	r1, .L8
 281 0026 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 282 0028 1146     		mov	r1, r2
 283 002a FA68     		ldr	r2, [r7, #12]
 284 002c 0A44     		add	r2, r2, r1
 285 002e 1146     		mov	r1, r2
 286 0030 7A68     		ldr	r2, [r7, #4]
 287 0032 1343     		orrs	r3, r3, r2
 288 0034 4B60     		str	r3, [r1, #4]
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 289              		.loc 2 936 0
 290 0036 00BF     		nop
 291 0038 1437     		adds	r7, r7, #20
 292              	.LCFI27:
 293              		.cfi_def_cfa_offset 4
 294 003a BD46     		mov	sp, r7
 295              	.LCFI28:
 296              		.cfi_def_cfa_register 13
 297              		@ sp needed
 298 003c 5DF8047B 		ldr	r7, [sp], #4
 299              	.LCFI29:
 300              		.cfi_restore 7
 301              		.cfi_def_cfa_offset 0
 302 0040 7047     		bx	lr
 303              	.L9:
 304 0042 00BF     		.align	2
 305              	.L8:
 306 0044 00000000 		.word	CHANNEL_OFFSET_TAB
 307              		.cfi_endproc
 308              	.LFE587:
 310              		.section	.text.LL_DMA_SetMemoryAddress,"ax",%progbits
 311              		.align	1
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv4-sp-d16
 317              	LL_DMA_SetMemoryAddress:
 318              	.LFB590:
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         remaining bytes to be transmitted.
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  /tmp/cceeScQb.s 			page 82


 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CNDTR_NDT));
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRe
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   /* Direction Memory to Periph */
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   {
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   }
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   else
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   {
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   }
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set the Memory address.
ARM GAS  /tmp/cceeScQb.s 			page 83


1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 319              		.loc 2 1018 0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 16
 322              		@ frame_needed = 1, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 324 0000 80B4     		push	{r7}
 325              	.LCFI30:
 326              		.cfi_def_cfa_offset 4
 327              		.cfi_offset 7, -4
 328 0002 85B0     		sub	sp, sp, #20
 329              	.LCFI31:
 330              		.cfi_def_cfa_offset 24
 331 0004 00AF     		add	r7, sp, #0
 332              	.LCFI32:
 333              		.cfi_def_cfa_register 7
 334 0006 F860     		str	r0, [r7, #12]
 335 0008 B960     		str	r1, [r7, #8]
 336 000a 7A60     		str	r2, [r7, #4]
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
 337              		.loc 2 1019 0
 338 000c BB68     		ldr	r3, [r7, #8]
 339 000e 013B     		subs	r3, r3, #1
 340 0010 064A     		ldr	r2, .L11
 341 0012 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 342 0014 1A46     		mov	r2, r3
 343 0016 FB68     		ldr	r3, [r7, #12]
 344 0018 1344     		add	r3, r3, r2
 345 001a 1A46     		mov	r2, r3
 346 001c 7B68     		ldr	r3, [r7, #4]
 347 001e D360     		str	r3, [r2, #12]
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 348              		.loc 2 1020 0
 349 0020 00BF     		nop
 350 0022 1437     		adds	r7, r7, #20
 351              	.LCFI33:
 352              		.cfi_def_cfa_offset 4
 353 0024 BD46     		mov	sp, r7
 354              	.LCFI34:
 355              		.cfi_def_cfa_register 13
 356              		@ sp needed
ARM GAS  /tmp/cceeScQb.s 			page 84


 357 0026 5DF8047B 		ldr	r7, [sp], #4
 358              	.LCFI35:
 359              		.cfi_restore 7
 360              		.cfi_def_cfa_offset 0
 361 002a 7047     		bx	lr
 362              	.L12:
 363              		.align	2
 364              	.L11:
 365 002c 00000000 		.word	CHANNEL_OFFSET_TAB
 366              		.cfi_endproc
 367              	.LFE590:
 369              		.section	.text.LL_DMA_SetPeriphAddress,"ax",%progbits
 370              		.align	1
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 374              		.fpu fpv4-sp-d16
 376              	LL_DMA_SetPeriphAddress:
 377              	.LFB591:
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set the Peripheral address.
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAd
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 378              		.loc 2 1040 0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 16
 381              		@ frame_needed = 1, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 383 0000 80B4     		push	{r7}
 384              	.LCFI36:
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 7, -4
 387 0002 85B0     		sub	sp, sp, #20
 388              	.LCFI37:
 389              		.cfi_def_cfa_offset 24
 390 0004 00AF     		add	r7, sp, #0
 391              	.LCFI38:
 392              		.cfi_def_cfa_register 7
 393 0006 F860     		str	r0, [r7, #12]
 394 0008 B960     		str	r1, [r7, #8]
 395 000a 7A60     		str	r2, [r7, #4]
ARM GAS  /tmp/cceeScQb.s 			page 85


1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
 396              		.loc 2 1041 0
 397 000c BB68     		ldr	r3, [r7, #8]
 398 000e 013B     		subs	r3, r3, #1
 399 0010 064A     		ldr	r2, .L14
 400 0012 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 401 0014 1A46     		mov	r2, r3
 402 0016 FB68     		ldr	r3, [r7, #12]
 403 0018 1344     		add	r3, r3, r2
 404 001a 1A46     		mov	r2, r3
 405 001c 7B68     		ldr	r3, [r7, #4]
 406 001e 9360     		str	r3, [r2, #8]
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 407              		.loc 2 1042 0
 408 0020 00BF     		nop
 409 0022 1437     		adds	r7, r7, #20
 410              	.LCFI39:
 411              		.cfi_def_cfa_offset 4
 412 0024 BD46     		mov	sp, r7
 413              	.LCFI40:
 414              		.cfi_def_cfa_register 13
 415              		@ sp needed
 416 0026 5DF8047B 		ldr	r7, [sp], #4
 417              	.LCFI41:
 418              		.cfi_restore 7
 419              		.cfi_def_cfa_offset 0
 420 002a 7047     		bx	lr
 421              	.L15:
 422              		.align	2
 423              	.L14:
 424 002c 00000000 		.word	CHANNEL_OFFSET_TAB
 425              		.cfi_endproc
 426              	.LFE591:
 428              		.section	.text.LL_DMA_EnableIT_TC,"ax",%progbits
 429              		.align	1
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	LL_DMA_EnableIT_TC:
 436              	.LFB654:
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Memory address.
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 86


1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Peripheral address.
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set the Memory to Memory Source address.
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set the Memory to Memory Destination address.
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/cceeScQb.s 			page 87


1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get the Memory to Memory Source address.
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get the Memory to Memory Destination address.
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 88


1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 1 global interrupt flag.
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1));
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 2 global interrupt flag.
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2));
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 3 global interrupt flag.
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3));
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 4 global interrupt flag.
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4));
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 5 global interrupt flag.
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5));
ARM GAS  /tmp/cceeScQb.s 			page 89


1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 6 global interrupt flag.
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6));
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 7 global interrupt flag.
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7));
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 1 transfer complete flag.
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1));
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 2 transfer complete flag.
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2));
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 3 transfer complete flag.
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3));
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
ARM GAS  /tmp/cceeScQb.s 			page 90


1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 4 transfer complete flag.
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 5 transfer complete flag.
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 6 transfer complete flag.
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 7 transfer complete flag.
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 1 half transfer flag.
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1));
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 2 half transfer flag.
ARM GAS  /tmp/cceeScQb.s 			page 91


1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2));
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 3 half transfer flag.
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3));
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 4 half transfer flag.
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4));
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 5 half transfer flag.
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5));
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 6 half transfer flag.
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 7 half transfer flag.
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
ARM GAS  /tmp/cceeScQb.s 			page 92


1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7));
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 1 transfer error flag.
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1));
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 2 transfer error flag.
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2));
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 3 transfer error flag.
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3));
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 4 transfer error flag.
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4));
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 5 transfer error flag.
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 93


1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5));
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 6 transfer error flag.
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6));
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Channel 7 transfer error flag.
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7));
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 1 global interrupt flag.
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 2 global interrupt flag.
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 3 global interrupt flag.
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
ARM GAS  /tmp/cceeScQb.s 			page 94


1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 4 global interrupt flag.
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 5 global interrupt flag.
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 6 global interrupt flag.
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 7 global interrupt flag.
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7);
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 1  transfer complete flag.
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
ARM GAS  /tmp/cceeScQb.s 			page 95


1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 2  transfer complete flag.
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 3  transfer complete flag.
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF3        LL_DMA_ClearFlag_TC3
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 4  transfer complete flag.
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 5  transfer complete flag.
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF5        LL_DMA_ClearFlag_TC5
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 6  transfer complete flag.
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
ARM GAS  /tmp/cceeScQb.s 			page 96


1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 7  transfer complete flag.
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 1  half transfer flag.
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF1        LL_DMA_ClearFlag_HT1
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 2  half transfer flag.
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF2        LL_DMA_ClearFlag_HT2
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2);
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 3  half transfer flag.
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF3        LL_DMA_ClearFlag_HT3
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3);
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 4  half transfer flag.
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF4        LL_DMA_ClearFlag_HT4
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4);
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 5  half transfer flag.
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF5        LL_DMA_ClearFlag_HT5
ARM GAS  /tmp/cceeScQb.s 			page 97


1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5);
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 6  half transfer flag.
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 7  half transfer flag.
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CHTIF7        LL_DMA_ClearFlag_HT7
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7);
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 1 transfer error flag.
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 2 transfer error flag.
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 3 transfer error flag.
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF3        LL_DMA_ClearFlag_TE3
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
ARM GAS  /tmp/cceeScQb.s 			page 98


1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 4 transfer error flag.
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 5 transfer error flag.
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF5        LL_DMA_ClearFlag_TE5
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5);
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 6 transfer error flag.
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF6        LL_DMA_ClearFlag_TE6
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6);
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Clear Channel 7 transfer error flag.
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll IFCR         CTEIF7        LL_DMA_ClearFlag_TE7
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7);
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EF_IT_Management IT_Management
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
ARM GAS  /tmp/cceeScQb.s 			page 99


1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Enable Transfer complete interrupt.
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          TCIE          LL_DMA_EnableIT_TC
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 437              		.loc 2 1815 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 8
 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442 0000 80B4     		push	{r7}
 443              	.LCFI42:
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 83B0     		sub	sp, sp, #12
 447              	.LCFI43:
 448              		.cfi_def_cfa_offset 16
 449 0004 00AF     		add	r7, sp, #0
 450              	.LCFI44:
 451              		.cfi_def_cfa_register 7
 452 0006 7860     		str	r0, [r7, #4]
 453 0008 3960     		str	r1, [r7]
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-
 454              		.loc 2 1816 0
 455 000a 3B68     		ldr	r3, [r7]
 456 000c 013B     		subs	r3, r3, #1
 457 000e 0B4A     		ldr	r2, .L17
 458 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 459 0012 1A46     		mov	r2, r3
 460 0014 7B68     		ldr	r3, [r7, #4]
 461 0016 1344     		add	r3, r3, r2
 462 0018 1B68     		ldr	r3, [r3]
 463 001a 3A68     		ldr	r2, [r7]
 464 001c 013A     		subs	r2, r2, #1
 465 001e 0749     		ldr	r1, .L17
 466 0020 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 467 0022 1146     		mov	r1, r2
 468 0024 7A68     		ldr	r2, [r7, #4]
 469 0026 0A44     		add	r2, r2, r1
 470 0028 43F00203 		orr	r3, r3, #2
 471 002c 1360     		str	r3, [r2]
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 472              		.loc 2 1817 0
 473 002e 00BF     		nop
 474 0030 0C37     		adds	r7, r7, #12
 475              	.LCFI45:
ARM GAS  /tmp/cceeScQb.s 			page 100


 476              		.cfi_def_cfa_offset 4
 477 0032 BD46     		mov	sp, r7
 478              	.LCFI46:
 479              		.cfi_def_cfa_register 13
 480              		@ sp needed
 481 0034 5DF8047B 		ldr	r7, [sp], #4
 482              	.LCFI47:
 483              		.cfi_restore 7
 484              		.cfi_def_cfa_offset 0
 485 0038 7047     		bx	lr
 486              	.L18:
 487 003a 00BF     		.align	2
 488              	.L17:
 489 003c 00000000 		.word	CHANNEL_OFFSET_TAB
 490              		.cfi_endproc
 491              	.LFE654:
 493              		.section	.text.LL_DMA_EnableIT_HT,"ax",%progbits
 494              		.align	1
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	LL_DMA_EnableIT_HT:
 501              	.LFB655:
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Enable Half transfer interrupt.
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          HTIE          LL_DMA_EnableIT_HT
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 502              		.loc 2 1834 0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 8
 505              		@ frame_needed = 1, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 507 0000 80B4     		push	{r7}
 508              	.LCFI48:
 509              		.cfi_def_cfa_offset 4
 510              		.cfi_offset 7, -4
 511 0002 83B0     		sub	sp, sp, #12
 512              	.LCFI49:
 513              		.cfi_def_cfa_offset 16
 514 0004 00AF     		add	r7, sp, #0
 515              	.LCFI50:
 516              		.cfi_def_cfa_register 7
 517 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cceeScQb.s 			page 101


 518 0008 3960     		str	r1, [r7]
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-
 519              		.loc 2 1835 0
 520 000a 3B68     		ldr	r3, [r7]
 521 000c 013B     		subs	r3, r3, #1
 522 000e 0B4A     		ldr	r2, .L20
 523 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 524 0012 1A46     		mov	r2, r3
 525 0014 7B68     		ldr	r3, [r7, #4]
 526 0016 1344     		add	r3, r3, r2
 527 0018 1B68     		ldr	r3, [r3]
 528 001a 3A68     		ldr	r2, [r7]
 529 001c 013A     		subs	r2, r2, #1
 530 001e 0749     		ldr	r1, .L20
 531 0020 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 532 0022 1146     		mov	r1, r2
 533 0024 7A68     		ldr	r2, [r7, #4]
 534 0026 0A44     		add	r2, r2, r1
 535 0028 43F00403 		orr	r3, r3, #4
 536 002c 1360     		str	r3, [r2]
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 537              		.loc 2 1836 0
 538 002e 00BF     		nop
 539 0030 0C37     		adds	r7, r7, #12
 540              	.LCFI51:
 541              		.cfi_def_cfa_offset 4
 542 0032 BD46     		mov	sp, r7
 543              	.LCFI52:
 544              		.cfi_def_cfa_register 13
 545              		@ sp needed
 546 0034 5DF8047B 		ldr	r7, [sp], #4
 547              	.LCFI53:
 548              		.cfi_restore 7
 549              		.cfi_def_cfa_offset 0
 550 0038 7047     		bx	lr
 551              	.L21:
 552 003a 00BF     		.align	2
 553              	.L20:
 554 003c 00000000 		.word	CHANNEL_OFFSET_TAB
 555              		.cfi_endproc
 556              	.LFE655:
 558              		.comm	odometry,48,4
 559              		.comm	sum_goal,4,4
 560              		.comm	diff_goal,4,4
 561              		.comm	pid_sum,32,4
 562              		.comm	pid_diff,32,4
 563              		.section	.text.HAL_WWDG_EarlyWakeupCallback,"ax",%progbits
 564              		.align	1
 565              		.global	HAL_WWDG_EarlyWakeupCallback
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 569              		.fpu fpv4-sp-d16
 571              	HAL_WWDG_EarlyWakeupCallback:
 572              	.LFB728:
 573              		.file 3 "Src/main.c"
   1:Src/main.c    **** 
ARM GAS  /tmp/cceeScQb.s 			page 102


   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   ** This notice applies to any and all portions of this file
   8:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  10:Src/main.c    ****   * inserted by the user or by software development tools
  11:Src/main.c    ****   * are owned by their respective copyright owners.
  12:Src/main.c    ****   *
  13:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/main.c    ****   *
  15:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/main.c    ****   * are permitted provided that the following conditions are met:
  17:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  19:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/main.c    ****   *      and/or other materials provided with the distribution.
  22:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  24:Src/main.c    ****   *      without specific prior written permission.
  25:Src/main.c    ****   *
  26:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/main.c    ****   *
  37:Src/main.c    ****   ******************************************************************************
  38:Src/main.c    ****   */
  39:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  40:Src/main.c    **** #include "main.h"
  41:Src/main.c    **** #include "stm32f3xx_hal.h"
  42:Src/main.c    **** #include "dma.h"
  43:Src/main.c    **** #include "i2c.h"
  44:Src/main.c    **** #include "tim.h"
  45:Src/main.c    **** #include "usart.h"
  46:Src/main.c    **** #include "wwdg.h"
  47:Src/main.c    **** #include "gpio.h"
  48:Src/main.c    **** 
  49:Src/main.c    **** /* USER CODE BEGIN Includes */
  50:Src/main.c    **** #include "motor.h"
  51:Src/main.c    **** #include "odometry.h"
  52:Src/main.c    **** #include "Robotronik_corp_pid.h"
  53:Src/main.c    **** 
  54:Src/main.c    **** #include "robotronik_protocol.h"
  55:Src/main.c    **** #include "robotronik_protocol_stm32f3.h"
  56:Src/main.c    **** #include "remote_call.h"
  57:Src/main.c    **** 
  58:Src/main.c    **** #include "server.h"
ARM GAS  /tmp/cceeScQb.s 			page 103


  59:Src/main.c    **** #include "fsm_master.h"
  60:Src/main.c    **** 
  61:Src/main.c    **** #include "interpol.h"
  62:Src/main.c    **** /* USER CODE END Includes */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  65:Src/main.c    **** 
  66:Src/main.c    **** /* USER CODE BEGIN PV */
  67:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  68:Src/main.c    **** 
  69:Src/main.c    **** Odometry odometry;
  70:Src/main.c    **** volatile int sum_goal,diff_goal;
  71:Src/main.c    **** PID_DATA pid_sum;
  72:Src/main.c    **** PID_DATA pid_diff;
  73:Src/main.c    **** 
  74:Src/main.c    **** extern FSM_Instance *volatile fsm;
  75:Src/main.c    **** extern FSM_Position_Pts fsm_pos_pts;
  76:Src/main.c    **** extern FSM_Position_Pts fsm_pos_abs;
  77:Src/main.c    **** extern volatile int ENCODER_DIST;//distance between encoders
  78:Src/main.c    **** extern volatile int ENCODER_STEP_DIST;//distance for 1 encoder step/2
  79:Src/main.c    **** extern volatile int deltaL;
  80:Src/main.c    **** 
  81:Src/main.c    **** /* USER CODE END PV */
  82:Src/main.c    **** 
  83:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  84:Src/main.c    **** void SystemClock_Config(void);
  85:Src/main.c    **** 
  86:Src/main.c    **** /* USER CODE BEGIN PFP */
  87:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  88:Src/main.c    **** 
  89:Src/main.c    **** /* USER CODE END PFP */
  90:Src/main.c    **** 
  91:Src/main.c    **** /* USER CODE BEGIN 0 */
  92:Src/main.c    **** void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef* p_hwwdg){
 574              		.loc 3 92 0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 1, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 579 0000 80B4     		push	{r7}
 580              	.LCFI54:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 7, -4
 583 0002 83B0     		sub	sp, sp, #12
 584              	.LCFI55:
 585              		.cfi_def_cfa_offset 16
 586 0004 00AF     		add	r7, sp, #0
 587              	.LCFI56:
 588              		.cfi_def_cfa_register 7
 589 0006 7860     		str	r0, [r7, #4]
  93:Src/main.c    ****   if(p_hwwdg == &hwwdg){
  94:Src/main.c    **** 
  95:Src/main.c    ****   }
  96:Src/main.c    **** }
 590              		.loc 3 96 0
 591 0008 00BF     		nop
 592 000a 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/cceeScQb.s 			page 104


 593              	.LCFI57:
 594              		.cfi_def_cfa_offset 4
 595 000c BD46     		mov	sp, r7
 596              	.LCFI58:
 597              		.cfi_def_cfa_register 13
 598              		@ sp needed
 599 000e 5DF8047B 		ldr	r7, [sp], #4
 600              	.LCFI59:
 601              		.cfi_restore 7
 602              		.cfi_def_cfa_offset 0
 603 0012 7047     		bx	lr
 604              		.cfi_endproc
 605              	.LFE728:
 607              		.section	.rodata
 608              		.align	2
 609              	.LC0:
 610 0000 00       		.ascii	"\000"
 611 0001 000000   		.align	2
 612              	.LC1:
 613 0004 66666669 		.ascii	"fffif\000"
 613      6600
 614 000a 0000     		.align	2
 615              	.LC2:
 616 000c 66666666 		.ascii	"ffffffff\000"
 616      66666666 
 616      00
 617 0015 000000   		.align	2
 618              	.LC3:
 619 0018 424200   		.ascii	"BB\000"
 620 001b 00       		.align	2
 621              	.LC4:
 622 001c 42426600 		.ascii	"BBf\000"
 623              		.align	2
 624              	.LC5:
 625 0020 666600   		.ascii	"ff\000"
 626 0023 00       		.align	2
 627              	.LC6:
 628 0024 66664242 		.ascii	"ffBB\000"
 628      00
 629 0029 000000   		.align	2
 630              	.LC7:
 631 002c 6900     		.ascii	"i\000"
 632 002e 0000     		.align	2
 633              	.LC8:
 634 0030 6200     		.ascii	"b\000"
 635              		.global	__aeabi_i2d
 636              		.global	__aeabi_dmul
 637              		.global	__aeabi_dsub
 638              		.global	__aeabi_d2iz
 639              		.global	__aeabi_f2d
 640              		.section	.text.main,"ax",%progbits
 641              		.align	1
 642              		.global	main
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 646              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cceeScQb.s 			page 105


 648              	main:
 649              	.LFB729:
  97:Src/main.c    **** /* USER CODE END 0 */
  98:Src/main.c    **** 
  99:Src/main.c    **** /**
 100:Src/main.c    ****   * @brief  The application entry point.
 101:Src/main.c    ****   *
 102:Src/main.c    ****   * @retval None
 103:Src/main.c    ****   */
 104:Src/main.c    **** int main(void)
 105:Src/main.c    **** {
 650              		.loc 3 105 0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 88
 653              		@ frame_needed = 1, uses_anonymous_args = 0
 654 0000 B0B5     		push	{r4, r5, r7, lr}
 655              	.LCFI60:
 656              		.cfi_def_cfa_offset 16
 657              		.cfi_offset 4, -16
 658              		.cfi_offset 5, -12
 659              		.cfi_offset 7, -8
 660              		.cfi_offset 14, -4
 661 0002 98B0     		sub	sp, sp, #96
 662              	.LCFI61:
 663              		.cfi_def_cfa_offset 112
 664 0004 02AF     		add	r7, sp, #8
 665              	.LCFI62:
 666              		.cfi_def_cfa 7, 104
 106:Src/main.c    ****   /* USER CODE BEGIN 1 */
 107:Src/main.c    **** 
 108:Src/main.c    ****   /* USER CODE END 1 */
 109:Src/main.c    **** 
 110:Src/main.c    ****   /* MCU Configuration----------------------------------------------------------*/
 111:Src/main.c    **** 
 112:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 113:Src/main.c    ****   HAL_Init();
 667              		.loc 3 113 0
 668 0006 FFF7FEFF 		bl	HAL_Init
 114:Src/main.c    **** 
 115:Src/main.c    ****   /* USER CODE BEGIN Init */
 116:Src/main.c    **** 
 117:Src/main.c    ****   /* USER CODE END Init */
 118:Src/main.c    **** 
 119:Src/main.c    ****   /* Configure the system clock */
 120:Src/main.c    ****   SystemClock_Config();
 669              		.loc 3 120 0
 670 000a FFF7FEFF 		bl	SystemClock_Config
 121:Src/main.c    **** 
 122:Src/main.c    ****   /* USER CODE BEGIN SysInit */
 123:Src/main.c    **** 
 124:Src/main.c    ****   /* USER CODE END SysInit */
 125:Src/main.c    **** 
 126:Src/main.c    ****   /* Initialize all configured peripherals */
 127:Src/main.c    ****   MX_GPIO_Init();
 671              		.loc 3 127 0
 672 000e FFF7FEFF 		bl	MX_GPIO_Init
 128:Src/main.c    ****   MX_DMA_Init();
ARM GAS  /tmp/cceeScQb.s 			page 106


 673              		.loc 3 128 0
 674 0012 FFF7FEFF 		bl	MX_DMA_Init
 129:Src/main.c    ****   MX_I2C1_Init();
 675              		.loc 3 129 0
 676 0016 FFF7FEFF 		bl	MX_I2C1_Init
 130:Src/main.c    ****   MX_TIM1_Init();
 677              		.loc 3 130 0
 678 001a FFF7FEFF 		bl	MX_TIM1_Init
 131:Src/main.c    ****   MX_TIM2_Init();
 679              		.loc 3 131 0
 680 001e FFF7FEFF 		bl	MX_TIM2_Init
 132:Src/main.c    ****   MX_USART2_UART_Init();
 681              		.loc 3 132 0
 682 0022 FFF7FEFF 		bl	MX_USART2_UART_Init
 133:Src/main.c    ****   MX_TIM3_Init();
 683              		.loc 3 133 0
 684 0026 FFF7FEFF 		bl	MX_TIM3_Init
 134:Src/main.c    ****   MX_TIM15_Init();
 685              		.loc 3 134 0
 686 002a FFF7FEFF 		bl	MX_TIM15_Init
 135:Src/main.c    ****   //MX_WWDG_Init();//TODO re-enable
 136:Src/main.c    ****   /* USER CODE BEGIN 2 */
 137:Src/main.c    **** 
 138:Src/main.c    ****   //==================================================
 139:Src/main.c    ****   //                    UART
 140:Src/main.c    ****   //==================================================
 141:Src/main.c    ****   RP_Init_Interface(&P_interface, USART2, RP_UART_Transmit, HAL_GetTick);
 687              		.loc 3 141 0
 688 002e A34B     		ldr	r3, .L43
 689 0030 A34A     		ldr	r2, .L43+4
 690 0032 A449     		ldr	r1, .L43+8
 691 0034 A448     		ldr	r0, .L43+12
 692 0036 FFF7FEFF 		bl	RP_Init_Interface
 142:Src/main.c    ****   RP_INIT_UART_DMA(DMA1, LL_DMA_CHANNEL_6, USART2, P_interface);
 693              		.loc 3 142 0
 694 003a A44B     		ldr	r3, .L43+16
 695 003c 1A46     		mov	r2, r3
 696 003e 0621     		movs	r1, #6
 697 0040 A348     		ldr	r0, .L43+20
 698 0042 FFF7FEFF 		bl	LL_DMA_SetMemoryAddress
 699 0046 4FF48072 		mov	r2, #256
 700 004a 0621     		movs	r1, #6
 701 004c A048     		ldr	r0, .L43+20
 702 004e FFF7FEFF 		bl	LL_DMA_SetDataLength
 703 0052 A04A     		ldr	r2, .L43+24
 704 0054 0621     		movs	r1, #6
 705 0056 9E48     		ldr	r0, .L43+20
 706 0058 FFF7FEFF 		bl	LL_DMA_SetPeriphAddress
 707 005c 0621     		movs	r1, #6
 708 005e 9C48     		ldr	r0, .L43+20
 709 0060 FFF7FEFF 		bl	LL_DMA_EnableIT_HT
 710 0064 0621     		movs	r1, #6
 711 0066 9A48     		ldr	r0, .L43+20
 712 0068 FFF7FEFF 		bl	LL_DMA_EnableIT_TC
 713 006c 0621     		movs	r1, #6
 714 006e 9848     		ldr	r0, .L43+20
 715 0070 FFF7FEFF 		bl	LL_DMA_EnableChannel
ARM GAS  /tmp/cceeScQb.s 			page 107


 716 0074 9348     		ldr	r0, .L43+8
 717 0076 FFF7FEFF 		bl	LL_USART_EnableDMAReq_RX
 718 007a 9248     		ldr	r0, .L43+8
 719 007c FFF7FEFF 		bl	LL_USART_EnableIT_IDLE
 720 0080 9048     		ldr	r0, .L43+8
 721 0082 FFF7FEFF 		bl	LL_USART_Enable
 143:Src/main.c    **** 
 144:Src/main.c    ****   //==================================================
 145:Src/main.c    ****   //              Remote Call Server
 146:Src/main.c    ****   //==================================================
 147:Src/main.c    ****   RC_Server_Init(&P_server,&P_interface);
 722              		.loc 3 147 0
 723 0086 9049     		ldr	r1, .L43+12
 724 0088 9348     		ldr	r0, .L43+28
 725 008a FFF7FEFF 		bl	RC_Server_Init
 148:Src/main.c    **** 
 149:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_RESET, reset, "", "", RC_IMMEDIATE);
 726              		.loc 3 149 0
 727 008e 0023     		movs	r3, #0
 728 0090 0193     		str	r3, [sp, #4]
 729 0092 924B     		ldr	r3, .L43+32
 730 0094 0093     		str	r3, [sp]
 731 0096 914B     		ldr	r3, .L43+32
 732 0098 914A     		ldr	r2, .L43+36
 733 009a 0121     		movs	r1, #1
 734 009c 8E48     		ldr	r0, .L43+28
 735 009e FFF7FEFF 		bl	RC_Server_Add_Function
 150:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_ASSER_SUM, set_asser_sum, "fffif", "", RC_IMMEDIATE);//se
 736              		.loc 3 150 0
 737 00a2 0023     		movs	r3, #0
 738 00a4 0193     		str	r3, [sp, #4]
 739 00a6 8D4B     		ldr	r3, .L43+32
 740 00a8 0093     		str	r3, [sp]
 741 00aa 8E4B     		ldr	r3, .L43+40
 742 00ac 8E4A     		ldr	r2, .L43+44
 743 00ae 0221     		movs	r1, #2
 744 00b0 8948     		ldr	r0, .L43+28
 745 00b2 FFF7FEFF 		bl	RC_Server_Add_Function
 151:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_ASSER_DIFF, set_asser_diff, "fffif", "", RC_IMMEDIATE);
 746              		.loc 3 151 0
 747 00b6 0023     		movs	r3, #0
 748 00b8 0193     		str	r3, [sp, #4]
 749 00ba 884B     		ldr	r3, .L43+32
 750 00bc 0093     		str	r3, [sp]
 751 00be 894B     		ldr	r3, .L43+40
 752 00c0 8A4A     		ldr	r2, .L43+48
 753 00c2 0321     		movs	r1, #3
 754 00c4 8448     		ldr	r0, .L43+28
 755 00c6 FFF7FEFF 		bl	RC_Server_Add_Function
 152:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_N_POINTS_ASSER, set_n_points_asser, "ffffffff", "", RC_IM
 756              		.loc 3 152 0
 757 00ca 0023     		movs	r3, #0
 758 00cc 0193     		str	r3, [sp, #4]
 759 00ce 834B     		ldr	r3, .L43+32
 760 00d0 0093     		str	r3, [sp]
 761 00d2 874B     		ldr	r3, .L43+52
 762 00d4 874A     		ldr	r2, .L43+56
ARM GAS  /tmp/cceeScQb.s 			page 108


 763 00d6 0421     		movs	r1, #4
 764 00d8 7F48     		ldr	r0, .L43+28
 765 00da FFF7FEFF 		bl	RC_Server_Add_Function
 153:Src/main.c    **** 
 154:Src/main.c    **** //all values are in cm, rad and seconds
 155:Src/main.c    **** 
 156:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_ODO, set_odo, "BB", "", RC_IMMEDIATE);//sets the odometry
 766              		.loc 3 156 0
 767 00de 0023     		movs	r3, #0
 768 00e0 0193     		str	r3, [sp, #4]
 769 00e2 7E4B     		ldr	r3, .L43+32
 770 00e4 0093     		str	r3, [sp]
 771 00e6 844B     		ldr	r3, .L43+60
 772 00e8 844A     		ldr	r2, .L43+64
 773 00ea 0521     		movs	r1, #5
 774 00ec 7A48     		ldr	r0, .L43+28
 775 00ee FFF7FEFF 		bl	RC_Server_Add_Function
 157:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_GET_ODO, get_odo, "", "BBf", RC_IMMEDIATE);//returns the posi
 776              		.loc 3 157 0
 777 00f2 0023     		movs	r3, #0
 778 00f4 0193     		str	r3, [sp, #4]
 779 00f6 824B     		ldr	r3, .L43+68
 780 00f8 0093     		str	r3, [sp]
 781 00fa 784B     		ldr	r3, .L43+32
 782 00fc 814A     		ldr	r2, .L43+72
 783 00fe 0621     		movs	r1, #6
 784 0100 7548     		ldr	r0, .L43+28
 785 0102 FFF7FEFF 		bl	RC_Server_Add_Function
 158:Src/main.c    **** 
 159:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_GO_FORWARD, go_forward, "ff", "", RC_IMMEDIATE);//speed dista
 786              		.loc 3 159 0
 787 0106 0023     		movs	r3, #0
 788 0108 0193     		str	r3, [sp, #4]
 789 010a 744B     		ldr	r3, .L43+32
 790 010c 0093     		str	r3, [sp]
 791 010e 7E4B     		ldr	r3, .L43+76
 792 0110 7E4A     		ldr	r2, .L43+80
 793 0112 0A21     		movs	r1, #10
 794 0114 7048     		ldr	r0, .L43+28
 795 0116 FFF7FEFF 		bl	RC_Server_Add_Function
 160:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_ANGLE, set_angle, "ff", "", RC_IMMEDIATE);
 796              		.loc 3 160 0
 797 011a 0023     		movs	r3, #0
 798 011c 0193     		str	r3, [sp, #4]
 799 011e 6F4B     		ldr	r3, .L43+32
 800 0120 0093     		str	r3, [sp]
 801 0122 794B     		ldr	r3, .L43+76
 802 0124 7A4A     		ldr	r2, .L43+84
 803 0126 0B21     		movs	r1, #11
 804 0128 6B48     		ldr	r0, .L43+28
 805 012a FFF7FEFF 		bl	RC_Server_Add_Function
 161:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_POSITION_X_Y, set_position_x_y, "ffBB", "", RC_IMMEDIATE)
 806              		.loc 3 161 0
 807 012e 0023     		movs	r3, #0
 808 0130 0193     		str	r3, [sp, #4]
 809 0132 6A4B     		ldr	r3, .L43+32
 810 0134 0093     		str	r3, [sp]
ARM GAS  /tmp/cceeScQb.s 			page 109


 811 0136 774B     		ldr	r3, .L43+88
 812 0138 774A     		ldr	r2, .L43+92
 813 013a 0D21     		movs	r1, #13
 814 013c 6648     		ldr	r0, .L43+28
 815 013e FFF7FEFF 		bl	RC_Server_Add_Function
 162:Src/main.c    **** 
 163:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_SET_N_POINTS, set_n_points, "i", "", RC_IMMEDIATE);
 816              		.loc 3 163 0
 817 0142 0023     		movs	r3, #0
 818 0144 0193     		str	r3, [sp, #4]
 819 0146 654B     		ldr	r3, .L43+32
 820 0148 0093     		str	r3, [sp]
 821 014a 744B     		ldr	r3, .L43+96
 822 014c 744A     		ldr	r2, .L43+100
 823 014e 0821     		movs	r1, #8
 824 0150 6148     		ldr	r0, .L43+28
 825 0152 FFF7FEFF 		bl	RC_Server_Add_Function
 164:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_GET_N_POINTS, get_n_points, "BB", "", RC_IMMEDIATE);//recepti
 826              		.loc 3 164 0
 827 0156 0023     		movs	r3, #0
 828 0158 0193     		str	r3, [sp, #4]
 829 015a 604B     		ldr	r3, .L43+32
 830 015c 0093     		str	r3, [sp]
 831 015e 664B     		ldr	r3, .L43+60
 832 0160 704A     		ldr	r2, .L43+104
 833 0162 0921     		movs	r1, #9
 834 0164 5C48     		ldr	r0, .L43+28
 835 0166 FFF7FEFF 		bl	RC_Server_Add_Function
 165:Src/main.c    **** 
 166:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_GET_STATE, get_state, "", "b", RC_IMMEDIATE);
 836              		.loc 3 166 0
 837 016a 0023     		movs	r3, #0
 838 016c 0193     		str	r3, [sp, #4]
 839 016e 6E4B     		ldr	r3, .L43+108
 840 0170 0093     		str	r3, [sp]
 841 0172 5A4B     		ldr	r3, .L43+32
 842 0174 6D4A     		ldr	r2, .L43+112
 843 0176 0021     		movs	r1, #0
 844 0178 5748     		ldr	r0, .L43+28
 845 017a FFF7FEFF 		bl	RC_Server_Add_Function
 167:Src/main.c    **** 
 168:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_BALEC, balec, "", "", RC_IMMEDIATE);
 846              		.loc 3 168 0
 847 017e 0023     		movs	r3, #0
 848 0180 0193     		str	r3, [sp, #4]
 849 0182 564B     		ldr	r3, .L43+32
 850 0184 0093     		str	r3, [sp]
 851 0186 554B     		ldr	r3, .L43+32
 852 0188 694A     		ldr	r2, .L43+116
 853 018a 0721     		movs	r1, #7
 854 018c 5248     		ldr	r0, .L43+28
 855 018e FFF7FEFF 		bl	RC_Server_Add_Function
 169:Src/main.c    **** 
 170:Src/main.c    **** 
 171:Src/main.c    ****   //added functions
 172:Src/main.c    ****   RC_Server_Add_Function(&P_server, P_BRAKE, brake, "", "", RC_IMMEDIATE);
 856              		.loc 3 172 0
ARM GAS  /tmp/cceeScQb.s 			page 110


 857 0192 0023     		movs	r3, #0
 858 0194 0193     		str	r3, [sp, #4]
 859 0196 514B     		ldr	r3, .L43+32
 860 0198 0093     		str	r3, [sp]
 861 019a 504B     		ldr	r3, .L43+32
 862 019c 654A     		ldr	r2, .L43+120
 863 019e 0C21     		movs	r1, #12
 864 01a0 4D48     		ldr	r0, .L43+28
 865 01a2 FFF7FEFF 		bl	RC_Server_Add_Function
 173:Src/main.c    **** 
 174:Src/main.c    ****   /**************************************************/
 175:Src/main.c    ****   /*            PID INIT                            */
 176:Src/main.c    ****   /**************************************************/
 177:Src/main.c    ****   int Te = 10;//in ms
 866              		.loc 3 177 0
 867 01a6 0A23     		movs	r3, #10
 868 01a8 FB63     		str	r3, [r7, #60]
 178:Src/main.c    ****   int prec_steps_l=0,prec_steps_r=0;
 869              		.loc 3 178 0
 870 01aa 0023     		movs	r3, #0
 871 01ac 7B65     		str	r3, [r7, #84]
 872 01ae 0023     		movs	r3, #0
 873 01b0 3B65     		str	r3, [r7, #80]
 179:Src/main.c    ****   float kc=0,speed_percent=0,vr=0,vl=0,wc=0,val_r,val_l;//for interpolation
 874              		.loc 3 179 0
 875 01b2 4FF00003 		mov	r3, #0
 876 01b6 BB63     		str	r3, [r7, #56]	@ float
 877 01b8 4FF00003 		mov	r3, #0
 878 01bc 3B62     		str	r3, [r7, #32]	@ float
 879 01be 4FF00003 		mov	r3, #0
 880 01c2 7B63     		str	r3, [r7, #52]	@ float
 881 01c4 4FF00003 		mov	r3, #0
 882 01c8 3B63     		str	r3, [r7, #48]	@ float
 883 01ca 4FF00003 		mov	r3, #0
 884 01ce FB62     		str	r3, [r7, #44]	@ float
 180:Src/main.c    ****   //PID Sum
 181:Src/main.c    ****   pid_sum = (PID_DATA) {.Te = 0.01,
 885              		.loc 3 181 0
 886 01d0 594B     		ldr	r3, .L43+124
 887 01d2 1846     		mov	r0, r3
 888 01d4 2023     		movs	r3, #32
 889 01d6 1A46     		mov	r2, r3
 890 01d8 0021     		movs	r1, #0
 891 01da FFF7FEFF 		bl	memset
 892 01de 564B     		ldr	r3, .L43+124
 893 01e0 564A     		ldr	r2, .L43+128
 894 01e2 1A60     		str	r2, [r3]	@ float
 895 01e4 544B     		ldr	r3, .L43+124
 896 01e6 554A     		ldr	r2, .L43+128
 897 01e8 5A60     		str	r2, [r3, #4]	@ float
 898 01ea 534B     		ldr	r3, .L43+124
 899 01ec 544A     		ldr	r2, .L43+132
 900 01ee 9A60     		str	r2, [r3, #8]	@ float
 901 01f0 514B     		ldr	r3, .L43+124
 902 01f2 524A     		ldr	r2, .L43+128
 903 01f4 5A61     		str	r2, [r3, #20]	@ float
 182:Src/main.c    **** 				 .Kp = 0.01,
ARM GAS  /tmp/cceeScQb.s 			page 111


 183:Src/main.c    **** 				 .Ki = 0.01,
 184:Src/main.c    **** 				 .Kd = 0.0001};
 185:Src/main.c    ****   pid_init(&pid_sum);
 904              		.loc 3 185 0
 905 01f6 5048     		ldr	r0, .L43+124
 906 01f8 FFF7FEFF 		bl	pid_init
 186:Src/main.c    **** 
 187:Src/main.c    ****   //PID Diff
 188:Src/main.c    ****   pid_diff = (PID_DATA) {.Te = 0.01,
 907              		.loc 3 188 0
 908 01fc 514B     		ldr	r3, .L43+136
 909 01fe 1846     		mov	r0, r3
 910 0200 2023     		movs	r3, #32
 911 0202 1A46     		mov	r2, r3
 912 0204 0021     		movs	r1, #0
 913 0206 FFF7FEFF 		bl	memset
 914 020a 4E4B     		ldr	r3, .L43+136
 915 020c 4B4A     		ldr	r2, .L43+128
 916 020e 1A60     		str	r2, [r3]	@ float
 917 0210 4C4B     		ldr	r3, .L43+136
 918 0212 4A4A     		ldr	r2, .L43+128
 919 0214 5A60     		str	r2, [r3, #4]	@ float
 920 0216 4B4B     		ldr	r3, .L43+136
 921 0218 494A     		ldr	r2, .L43+132
 922 021a 9A60     		str	r2, [r3, #8]	@ float
 923 021c 494B     		ldr	r3, .L43+136
 924 021e 474A     		ldr	r2, .L43+128
 925 0220 5A61     		str	r2, [r3, #20]	@ float
 189:Src/main.c    **** 				  .Kp = 0.01,
 190:Src/main.c    **** 				  .Ki = 0.01,
 191:Src/main.c    **** 				  .Kd = 0.0001};
 192:Src/main.c    ****   pid_init(&pid_diff);
 926              		.loc 3 192 0
 927 0222 4848     		ldr	r0, .L43+136
 928 0224 FFF7FEFF 		bl	pid_init
 193:Src/main.c    **** 
 194:Src/main.c    ****   fsm_pos_pts.pid_speed_l=(PID_SPEED_DATA) {.Te = 0.01,
 929              		.loc 3 194 0
 930 0228 474B     		ldr	r3, .L43+140
 931 022a 03F61433 		addw	r3, r3, #2836
 932 022e 0022     		movs	r2, #0
 933 0230 1A60     		str	r2, [r3]
 934 0232 5A60     		str	r2, [r3, #4]
 935 0234 9A60     		str	r2, [r3, #8]
 936 0236 DA60     		str	r2, [r3, #12]
 937 0238 1A61     		str	r2, [r3, #16]
 938 023a 5A61     		str	r2, [r3, #20]
 939 023c 424B     		ldr	r3, .L43+140
 940 023e 03F61433 		addw	r3, r3, #2836
 941 0242 3E4A     		ldr	r2, .L43+128
 942 0244 1A60     		str	r2, [r3]	@ float
 943 0246 404B     		ldr	r3, .L43+140
 944 0248 03F61833 		addw	r3, r3, #2840
 945 024c 3B4A     		ldr	r2, .L43+128
 946 024e 1A60     		str	r2, [r3]	@ float
 947 0250 3D4B     		ldr	r3, .L43+140
 948 0252 03F61C33 		addw	r3, r3, #2844
ARM GAS  /tmp/cceeScQb.s 			page 112


 949 0256 3A4A     		ldr	r2, .L43+132
 950 0258 1A60     		str	r2, [r3]	@ float
 951 025a 3B4B     		ldr	r3, .L43+140
 952 025c 03F62833 		addw	r3, r3, #2856
 953 0260 364A     		ldr	r2, .L43+128
 954 0262 1A60     		str	r2, [r3]	@ float
 195:Src/main.c    **** 				 .Kp = 0.01,
 196:Src/main.c    **** 				 .Ki = 0.01,
 197:Src/main.c    **** 				 .Kd = 0.0001};
 198:Src/main.c    ****   fsm_pos_pts.pid_speed_r=(PID_SPEED_DATA) {.Te = 0.01,
 955              		.loc 3 198 0
 956 0264 384B     		ldr	r3, .L43+140
 957 0266 03F62C33 		addw	r3, r3, #2860
 958 026a 0022     		movs	r2, #0
 959 026c 1A60     		str	r2, [r3]
 960 026e 5A60     		str	r2, [r3, #4]
 961 0270 9A60     		str	r2, [r3, #8]
 962 0272 DA60     		str	r2, [r3, #12]
 963 0274 1A61     		str	r2, [r3, #16]
 964 0276 5A61     		str	r2, [r3, #20]
 965 0278 334B     		ldr	r3, .L43+140
 966 027a 03F62C33 		addw	r3, r3, #2860
 967 027e 2F4A     		ldr	r2, .L43+128
 968 0280 1A60     		str	r2, [r3]	@ float
 969 0282 314B     		ldr	r3, .L43+140
 970 0284 03F53363 		add	r3, r3, #2864
 971 0288 2C4A     		ldr	r2, .L43+128
 972 028a 1A60     		str	r2, [r3]	@ float
 973 028c 2E4B     		ldr	r3, .L43+140
 974 028e 03F63433 		addw	r3, r3, #2868
 975 0292 2B4A     		ldr	r2, .L43+132
 976 0294 1A60     		str	r2, [r3]	@ float
 977 0296 2C4B     		ldr	r3, .L43+140
 978 0298 03F53463 		add	r3, r3, #2880
 979 029c 274A     		ldr	r2, .L43+128
 980 029e 1A60     		str	r2, [r3]	@ float
 199:Src/main.c    **** 				 .Kp = 0.01,
 200:Src/main.c    **** 				 .Ki = 0.01,
 201:Src/main.c    **** 				 .Kd = 0.0001};
 202:Src/main.c    ****   /**************************************************/
 203:Src/main.c    ****   /*            Odometry Start                      */
 204:Src/main.c    ****   /**************************************************/
 205:Src/main.c    ****   //Init odometry struct and start sampling
 206:Src/main.c    ****   init_odometry(&odometry, &htim2, &htim1, &htim15);
 981              		.loc 3 206 0
 982 02a0 2A4B     		ldr	r3, .L43+144
 983 02a2 2B4A     		ldr	r2, .L43+148
 984 02a4 2B49     		ldr	r1, .L43+152
 985 02a6 2C48     		ldr	r0, .L43+156
 986 02a8 FFF7FEFF 		bl	init_odometry
 207:Src/main.c    **** 
 208:Src/main.c    ****   /**************************************************/
 209:Src/main.c    ****   /*            Motors Init                         */
 210:Src/main.c    ****   /**************************************************/
 211:Src/main.c    ****   //Init variable used to reconfigure PWM
 212:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC;
 213:Src/main.c    ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
ARM GAS  /tmp/cceeScQb.s 			page 113


 987              		.loc 3 213 0
 988 02ac 6023     		movs	r3, #96
 989 02ae 7B60     		str	r3, [r7, #4]
 214:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 990              		.loc 3 214 0
 991 02b0 0023     		movs	r3, #0
 992 02b2 FB60     		str	r3, [r7, #12]
 215:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 993              		.loc 3 215 0
 994 02b4 0023     		movs	r3, #0
 995 02b6 7B61     		str	r3, [r7, #20]
 216:Src/main.c    **** 
 217:Src/main.c    ****   //PWM Start
 218:Src/main.c    ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);//EN_2
 996              		.loc 3 218 0
 997 02b8 0421     		movs	r1, #4
 998 02ba 4FE0     		b	.L44
 999              	.L45:
 1000              		.align	2
 1001              	.L43:
 1002 02bc 00000000 		.word	HAL_GetTick
 1003 02c0 00000000 		.word	RP_UART_Transmit
 1004 02c4 00440040 		.word	1073759232
 1005 02c8 00000000 		.word	P_interface
 1006 02cc 08000000 		.word	P_interface+8
 1007 02d0 00000240 		.word	1073872896
 1008 02d4 24440040 		.word	1073759268
 1009 02d8 00000000 		.word	P_server
 1010 02dc 00000000 		.word	.LC0
 1011 02e0 00000000 		.word	reset
 1012 02e4 04000000 		.word	.LC1
 1013 02e8 00000000 		.word	set_asser_sum
 1014 02ec 00000000 		.word	set_asser_diff
 1015 02f0 0C000000 		.word	.LC2
 1016 02f4 00000000 		.word	set_n_points_asser
 1017 02f8 18000000 		.word	.LC3
 1018 02fc 00000000 		.word	set_odo
 1019 0300 1C000000 		.word	.LC4
 1020 0304 00000000 		.word	get_odo
 1021 0308 20000000 		.word	.LC5
 1022 030c 00000000 		.word	go_forward
 1023 0310 00000000 		.word	set_angle
 1024 0314 24000000 		.word	.LC6
 1025 0318 00000000 		.word	set_position_x_y
 1026 031c 2C000000 		.word	.LC7
 1027 0320 00000000 		.word	set_n_points
 1028 0324 00000000 		.word	get_n_points
 1029 0328 30000000 		.word	.LC8
 1030 032c 00000000 		.word	get_state
 1031 0330 00000000 		.word	balec
 1032 0334 00000000 		.word	brake
 1033 0338 00000000 		.word	pid_sum
 1034 033c 0AD7233C 		.word	1008981770
 1035 0340 17B7D138 		.word	953267991
 1036 0344 00000000 		.word	pid_diff
 1037 0348 00000000 		.word	fsm_pos_pts
 1038 034c 00000000 		.word	htim15
ARM GAS  /tmp/cceeScQb.s 			page 114


 1039 0350 00000000 		.word	htim1
 1040 0354 00000000 		.word	htim2
 1041 0358 00000000 		.word	odometry
 1042              	.L44:
 1043 035c BD48     		ldr	r0, .L46
 1044 035e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 219:Src/main.c    ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);//EN_1
 1045              		.loc 3 219 0
 1046 0362 0021     		movs	r1, #0
 1047 0364 BB48     		ldr	r0, .L46
 1048 0366 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 220:Src/main.c    **** 
 221:Src/main.c    ****   //Direction init : forward
 222:Src/main.c    ****   HAL_GPIO_WritePin(DIR_R_GPIO_Port, DIR_R_Pin, 1);
 1049              		.loc 3 222 0
 1050 036a 0122     		movs	r2, #1
 1051 036c 0121     		movs	r1, #1
 1052 036e BA48     		ldr	r0, .L46+4
 1053 0370 FFF7FEFF 		bl	HAL_GPIO_WritePin
 223:Src/main.c    ****   HAL_GPIO_WritePin(DIR_L_GPIO_Port, DIR_L_Pin, 0);
 1054              		.loc 3 223 0
 1055 0374 0022     		movs	r2, #0
 1056 0376 0821     		movs	r1, #8
 1057 0378 B748     		ldr	r0, .L46+4
 1058 037a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1059              	.LBB2:
 224:Src/main.c    **** 
 225:Src/main.c    ****   //Enable : stop
 226:Src/main.c    ****   DRIVE_MOTOR_R(0);//encoder2 forward positive positive voltage
 1060              		.loc 3 226 0
 1061 037e 0023     		movs	r3, #0
 1062 0380 A7F84630 		strh	r3, [r7, #70]	@ movhi
 1063 0384 0022     		movs	r2, #0
 1064 0386 0121     		movs	r1, #1
 1065 0388 B348     		ldr	r0, .L46+4
 1066 038a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1067 038e B7F84630 		ldrh	r3, [r7, #70]
 1068 0392 5B42     		negs	r3, r3
 1069 0394 9BB2     		uxth	r3, r3
 1070 0396 A7F84630 		strh	r3, [r7, #70]	@ movhi
 1071 039a B7F94630 		ldrsh	r3, [r7, #70]
 1072 039e 322B     		cmp	r3, #50
 1073 03a0 02DD     		ble	.L24
 1074              		.loc 3 226 0 is_stmt 0 discriminator 5
 1075 03a2 3223     		movs	r3, #50
 1076 03a4 A7F84630 		strh	r3, [r7, #70]	@ movhi
 1077              	.L24:
 1078              		.loc 3 226 0 discriminator 7
 1079 03a8 B7F94630 		ldrsh	r3, [r7, #70]
 1080 03ac BB60     		str	r3, [r7, #8]
 1081 03ae 3B1D     		adds	r3, r7, #4
 1082 03b0 0022     		movs	r2, #0
 1083 03b2 1946     		mov	r1, r3
 1084 03b4 A748     		ldr	r0, .L46
 1085 03b6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1086 03ba 0021     		movs	r1, #0
 1087 03bc A548     		ldr	r0, .L46
ARM GAS  /tmp/cceeScQb.s 			page 115


 1088 03be FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1089              	.LBE2:
 1090              	.LBB3:
 227:Src/main.c    ****   DRIVE_MOTOR_L(0);//encoder1 forward positive positive voltage
 1091              		.loc 3 227 0 is_stmt 1 discriminator 7
 1092 03c2 0023     		movs	r3, #0
 1093 03c4 A7F84430 		strh	r3, [r7, #68]	@ movhi
 1094 03c8 0122     		movs	r2, #1
 1095 03ca 0821     		movs	r1, #8
 1096 03cc A248     		ldr	r0, .L46+4
 1097 03ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 1098 03d2 B7F84430 		ldrh	r3, [r7, #68]
 1099 03d6 5B42     		negs	r3, r3
 1100 03d8 9BB2     		uxth	r3, r3
 1101 03da A7F84430 		strh	r3, [r7, #68]	@ movhi
 1102 03de B7F94430 		ldrsh	r3, [r7, #68]
 1103 03e2 322B     		cmp	r3, #50
 1104 03e4 02DD     		ble	.L25
 1105              		.loc 3 227 0 is_stmt 0 discriminator 5
 1106 03e6 3223     		movs	r3, #50
 1107 03e8 A7F84430 		strh	r3, [r7, #68]	@ movhi
 1108              	.L25:
 1109              		.loc 3 227 0 discriminator 7
 1110 03ec B7F94430 		ldrsh	r3, [r7, #68]
 1111 03f0 BB60     		str	r3, [r7, #8]
 1112 03f2 3B1D     		adds	r3, r7, #4
 1113 03f4 0422     		movs	r2, #4
 1114 03f6 1946     		mov	r1, r3
 1115 03f8 9648     		ldr	r0, .L46
 1116 03fa FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1117 03fe 0421     		movs	r1, #4
 1118 0400 9448     		ldr	r0, .L46
 1119 0402 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1120              	.LBE3:
 228:Src/main.c    **** 
 229:Src/main.c    ****   //Release the brakes
 230:Src/main.c    ****   HAL_GPIO_WritePin (NBRAKE_R_GPIO_Port, NBRAKE_R_Pin, GPIO_PIN_SET);
 1121              		.loc 3 230 0 is_stmt 1 discriminator 7
 1122 0406 0122     		movs	r2, #1
 1123 0408 8021     		movs	r1, #128
 1124 040a 4FF09040 		mov	r0, #1207959552
 1125 040e FFF7FEFF 		bl	HAL_GPIO_WritePin
 231:Src/main.c    ****   HAL_GPIO_WritePin (NBRAKE_L_GPIO_Port, NBRAKE_L_Pin, GPIO_PIN_SET);
 1126              		.loc 3 231 0 discriminator 7
 1127 0412 0122     		movs	r2, #1
 1128 0414 1021     		movs	r1, #16
 1129 0416 9048     		ldr	r0, .L46+4
 1130 0418 FFF7FEFF 		bl	HAL_GPIO_WritePin
 232:Src/main.c    **** 
 233:Src/main.c    ****   /* USER CODE END 2 */
 234:Src/main.c    **** 
 235:Src/main.c    ****   /* Infinite loop */
 236:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 237:Src/main.c    **** 
 238:Src/main.c    ****   sum_goal=0;
 1131              		.loc 3 238 0 discriminator 7
 1132 041c 8F4B     		ldr	r3, .L46+8
ARM GAS  /tmp/cceeScQb.s 			page 116


 1133 041e 0022     		movs	r2, #0
 1134 0420 1A60     		str	r2, [r3]
 239:Src/main.c    ****   diff_goal=0;
 1135              		.loc 3 239 0 discriminator 7
 1136 0422 8F4B     		ldr	r3, .L46+12
 1137 0424 0022     		movs	r2, #0
 1138 0426 1A60     		str	r2, [r3]
 240:Src/main.c    **** 
 241:Src/main.c    **** #if TEST_ENCODER != 0
 242:Src/main.c    ****   while (1) {
 243:Src/main.c    ****     int i;
 244:Src/main.c    ****     for(i = 0; i < 25500; i++){
 245:Src/main.c    ****       if(i == 0){
 246:Src/main.c    **** 	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 247:Src/main.c    ****       }
 248:Src/main.c    ****       if(i%100 && i/100 == led_level){
 249:Src/main.c    **** 	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 250:Src/main.c    ****       }
 251:Src/main.c    ****     }
 252:Src/main.c    ****   }
 253:Src/main.c    **** #endif
 254:Src/main.c    **** 
 255:Src/main.c    ****   fsm= (FSM_Instance*)&fsm_pos_abs;
 1139              		.loc 3 255 0 discriminator 7
 1140 0428 8E4B     		ldr	r3, .L46+16
 1141 042a 8F4A     		ldr	r2, .L46+20
 1142 042c 1A60     		str	r2, [r3]
 256:Src/main.c    ****   fsm->run=FSM_Abs_End;
 1143              		.loc 3 256 0 discriminator 7
 1144 042e 8D4B     		ldr	r3, .L46+16
 1145 0430 1B68     		ldr	r3, [r3]
 1146 0432 8E4A     		ldr	r2, .L46+24
 1147 0434 1A60     		str	r2, [r3]
 1148              	.L37:
 257:Src/main.c    ****   float cor_sum, cor_diff;
 258:Src/main.c    ****   while (1)
 259:Src/main.c    ****   {
 260:Src/main.c    ****     //Watchdog refresh
 261:Src/main.c    ****     //HAL_WWDG_Refresh(&hwwdg);//TODO re-enable
 262:Src/main.c    ****     //FSM
 263:Src/main.c    ****     fsm->run(fsm);
 1149              		.loc 3 263 0
 1150 0436 8B4B     		ldr	r3, .L46+16
 1151 0438 1B68     		ldr	r3, [r3]
 1152 043a 1B68     		ldr	r3, [r3]
 1153 043c 894A     		ldr	r2, .L46+16
 1154 043e 1268     		ldr	r2, [r2]
 1155 0440 1046     		mov	r0, r2
 1156 0442 9847     		blx	r3
 1157              	.LVL0:
 264:Src/main.c    **** 
 265:Src/main.c    ****     //Process PID
 266:Src/main.c    ****     if(fsm->run!=FSM_Pts_Run)//simple mode
 1158              		.loc 3 266 0
 1159 0444 874B     		ldr	r3, .L46+16
 1160 0446 1B68     		ldr	r3, [r3]
 1161 0448 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cceeScQb.s 			page 117


 1162 044a 894A     		ldr	r2, .L46+28
 1163 044c 9342     		cmp	r3, r2
 1164 044e 45D0     		beq	.L26
 267:Src/main.c    ****     {
 268:Src/main.c    ****       cor_sum = pid(&pid_sum, sum_goal - 0.5 * (odometry.encoder_l.steps + odometry.encoder_r.steps
 1165              		.loc 3 268 0
 1166 0450 824B     		ldr	r3, .L46+8
 1167 0452 1B68     		ldr	r3, [r3]
 1168 0454 1846     		mov	r0, r3
 1169 0456 FFF7FEFF 		bl	__aeabi_i2d
 1170              	.LVL1:
 1171 045a 0446     		mov	r4, r0
 1172 045c 0D46     		mov	r5, r1
 1173 045e 854B     		ldr	r3, .L46+32
 1174 0460 5A68     		ldr	r2, [r3, #4]
 1175 0462 844B     		ldr	r3, .L46+32
 1176 0464 1B69     		ldr	r3, [r3, #16]
 1177 0466 1344     		add	r3, r3, r2
 1178 0468 1846     		mov	r0, r3
 1179 046a FFF7FEFF 		bl	__aeabi_i2d
 1180              	.LVL2:
 1181 046e 4FF00002 		mov	r2, #0
 1182 0472 814B     		ldr	r3, .L46+36
 1183 0474 FFF7FEFF 		bl	__aeabi_dmul
 1184              	.LVL3:
 1185 0478 0246     		mov	r2, r0
 1186 047a 0B46     		mov	r3, r1
 1187 047c 2046     		mov	r0, r4
 1188 047e 2946     		mov	r1, r5
 1189 0480 FFF7FEFF 		bl	__aeabi_dsub
 1190              	.LVL4:
 1191 0484 0346     		mov	r3, r0
 1192 0486 0C46     		mov	r4, r1
 1193 0488 1846     		mov	r0, r3
 1194 048a 2146     		mov	r1, r4
 1195 048c FFF7FEFF 		bl	__aeabi_d2iz
 1196              	.LVL5:
 1197 0490 0346     		mov	r3, r0
 1198 0492 1946     		mov	r1, r3
 1199 0494 7948     		ldr	r0, .L46+40
 1200 0496 FFF7FEFF 		bl	pid
 1201 049a 87ED0A0A 		vstr.32	s0, [r7, #40]
 269:Src/main.c    ****       cor_diff = pid(&pid_diff, diff_goal - (odometry.encoder_r.steps - odometry.encoder_l.steps));
 1202              		.loc 3 269 0
 1203 049e 704B     		ldr	r3, .L46+12
 1204 04a0 1A68     		ldr	r2, [r3]
 1205 04a2 744B     		ldr	r3, .L46+32
 1206 04a4 1969     		ldr	r1, [r3, #16]
 1207 04a6 734B     		ldr	r3, .L46+32
 1208 04a8 5B68     		ldr	r3, [r3, #4]
 1209 04aa CB1A     		subs	r3, r1, r3
 1210 04ac D31A     		subs	r3, r2, r3
 1211 04ae 1946     		mov	r1, r3
 1212 04b0 7348     		ldr	r0, .L46+44
 1213 04b2 FFF7FEFF 		bl	pid
 1214 04b6 87ED090A 		vstr.32	s0, [r7, #36]
 270:Src/main.c    **** 
ARM GAS  /tmp/cceeScQb.s 			page 118


 271:Src/main.c    ****       val_r = cor_sum + cor_diff;
 1215              		.loc 3 271 0
 1216 04ba 97ED0A7A 		vldr.32	s14, [r7, #40]
 1217 04be D7ED097A 		vldr.32	s15, [r7, #36]
 1218 04c2 77EE277A 		vadd.f32	s15, s14, s15
 1219 04c6 C7ED137A 		vstr.32	s15, [r7, #76]
 272:Src/main.c    ****       val_l = cor_sum - cor_diff;
 1220              		.loc 3 272 0
 1221 04ca 97ED0A7A 		vldr.32	s14, [r7, #40]
 1222 04ce D7ED097A 		vldr.32	s15, [r7, #36]
 1223 04d2 77EE677A 		vsub.f32	s15, s14, s15
 1224 04d6 C7ED127A 		vstr.32	s15, [r7, #72]
 1225 04da 9CE0     		b	.L27
 1226              	.L26:
 273:Src/main.c    **** 
 274:Src/main.c    ****     }
 275:Src/main.c    ****     else//interpolation mode
 276:Src/main.c    ****     {
 277:Src/main.c    ****       kc=Kc(&(fsm_pos_pts.points),fsm_pos_pts.z,fsm_pos_pts.w,&speed_percent);
 1227              		.loc 3 277 0
 1228 04dc 694B     		ldr	r3, .L46+48
 1229 04de 03F60833 		addw	r3, r3, #2824
 1230 04e2 D3ED007A 		vldr.32	s15, [r3]
 1231 04e6 674B     		ldr	r3, .L46+48
 1232 04e8 03F60433 		addw	r3, r3, #2820
 1233 04ec 93ED007A 		vldr.32	s14, [r3]
 1234 04f0 07F12003 		add	r3, r7, #32
 1235 04f4 1946     		mov	r1, r3
 1236 04f6 F0EE470A 		vmov.f32	s1, s14
 1237 04fa B0EE670A 		vmov.f32	s0, s15
 1238 04fe 6248     		ldr	r0, .L46+52
 1239 0500 FFF7FEFF 		bl	Kc
 1240 0504 87ED0E0A 		vstr.32	s0, [r7, #56]
 278:Src/main.c    ****       wc=kc*fsm_pos_pts.vr;
 1241              		.loc 3 278 0
 1242 0508 5E4B     		ldr	r3, .L46+48
 1243 050a 03F53163 		add	r3, r3, #2832
 1244 050e D3ED007A 		vldr.32	s15, [r3]
 1245 0512 97ED0E7A 		vldr.32	s14, [r7, #56]
 1246 0516 67EE277A 		vmul.f32	s15, s14, s15
 1247 051a C7ED0B7A 		vstr.32	s15, [r7, #44]
 279:Src/main.c    ****       vr=fsm_pos_pts.vc*speed_percent+wc*ENCODER_DIST/2;
 1248              		.loc 3 279 0
 1249 051e 594B     		ldr	r3, .L46+48
 1250 0520 03F60C33 		addw	r3, r3, #2828
 1251 0524 93ED007A 		vldr.32	s14, [r3]
 1252 0528 D7ED087A 		vldr.32	s15, [r7, #32]
 1253 052c 27EE277A 		vmul.f32	s14, s14, s15
 1254 0530 564B     		ldr	r3, .L46+56
 1255 0532 1B68     		ldr	r3, [r3]
 1256 0534 07EE903A 		vmov	s15, r3	@ int
 1257 0538 F8EEE76A 		vcvt.f32.s32	s13, s15
 1258 053c D7ED0B7A 		vldr.32	s15, [r7, #44]
 1259 0540 66EEA76A 		vmul.f32	s13, s13, s15
 1260 0544 B0EE006A 		vmov.f32	s12, #2.0e+0
 1261 0548 C6EE867A 		vdiv.f32	s15, s13, s12
 1262 054c 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  /tmp/cceeScQb.s 			page 119


 1263 0550 C7ED0D7A 		vstr.32	s15, [r7, #52]
 280:Src/main.c    ****       vl=fsm_pos_pts.vc*speed_percent-wc*ENCODER_DIST/2;
 1264              		.loc 3 280 0
 1265 0554 4B4B     		ldr	r3, .L46+48
 1266 0556 03F60C33 		addw	r3, r3, #2828
 1267 055a 93ED007A 		vldr.32	s14, [r3]
 1268 055e D7ED087A 		vldr.32	s15, [r7, #32]
 1269 0562 27EE277A 		vmul.f32	s14, s14, s15
 1270 0566 494B     		ldr	r3, .L46+56
 1271 0568 1B68     		ldr	r3, [r3]
 1272 056a 07EE903A 		vmov	s15, r3	@ int
 1273 056e F8EEE76A 		vcvt.f32.s32	s13, s15
 1274 0572 D7ED0B7A 		vldr.32	s15, [r7, #44]
 1275 0576 66EEA76A 		vmul.f32	s13, s13, s15
 1276 057a B0EE006A 		vmov.f32	s12, #2.0e+0
 1277 057e C6EE867A 		vdiv.f32	s15, s13, s12
 1278 0582 77EE677A 		vsub.f32	s15, s14, s15
 1279 0586 C7ED0C7A 		vstr.32	s15, [r7, #48]
 281:Src/main.c    ****       val_r=pid_speed(&fsm_pos_pts.pid_speed_r,vr-(odometry.encoder_r.steps-prec_steps_r)/pid_sum.T
 1280              		.loc 3 281 0
 1281 058a 3A4B     		ldr	r3, .L46+32
 1282 058c 1A69     		ldr	r2, [r3, #16]
 1283 058e 3B6D     		ldr	r3, [r7, #80]
 1284 0590 D31A     		subs	r3, r2, r3
 1285 0592 07EE903A 		vmov	s15, r3	@ int
 1286 0596 F8EEE76A 		vcvt.f32.s32	s13, s15
 1287 059a 384B     		ldr	r3, .L46+40
 1288 059c 93ED057A 		vldr.32	s14, [r3, #20]
 1289 05a0 C6EE877A 		vdiv.f32	s15, s13, s14
 1290 05a4 97ED0D7A 		vldr.32	s14, [r7, #52]
 1291 05a8 77EE677A 		vsub.f32	s15, s14, s15
 1292 05ac B0EE670A 		vmov.f32	s0, s15
 1293 05b0 3748     		ldr	r0, .L46+60
 1294 05b2 FFF7FEFF 		bl	pid_speed
 1295 05b6 87ED130A 		vstr.32	s0, [r7, #76]
 282:Src/main.c    ****       val_l=pid_speed(&fsm_pos_pts.pid_speed_l,vl-(odometry.encoder_l.steps-prec_steps_l)/pid_sum.T
 1296              		.loc 3 282 0
 1297 05ba 2E4B     		ldr	r3, .L46+32
 1298 05bc 5A68     		ldr	r2, [r3, #4]
 1299 05be 7B6D     		ldr	r3, [r7, #84]
 1300 05c0 D31A     		subs	r3, r2, r3
 1301 05c2 07EE903A 		vmov	s15, r3	@ int
 1302 05c6 F8EEE76A 		vcvt.f32.s32	s13, s15
 1303 05ca 2C4B     		ldr	r3, .L46+40
 1304 05cc 93ED057A 		vldr.32	s14, [r3, #20]
 1305 05d0 C6EE877A 		vdiv.f32	s15, s13, s14
 1306 05d4 97ED0C7A 		vldr.32	s14, [r7, #48]
 1307 05d8 77EE677A 		vsub.f32	s15, s14, s15
 1308 05dc B0EE670A 		vmov.f32	s0, s15
 1309 05e0 2C48     		ldr	r0, .L46+64
 1310 05e2 FFF7FEFF 		bl	pid_speed
 1311 05e6 87ED120A 		vstr.32	s0, [r7, #72]
 283:Src/main.c    ****       prec_steps_l=odometry.encoder_l.steps;
 1312              		.loc 3 283 0
 1313 05ea 224B     		ldr	r3, .L46+32
 1314 05ec 5B68     		ldr	r3, [r3, #4]
 1315 05ee 7B65     		str	r3, [r7, #84]
ARM GAS  /tmp/cceeScQb.s 			page 120


 284:Src/main.c    ****       prec_steps_r=odometry.encoder_r.steps;
 1316              		.loc 3 284 0
 1317 05f0 204B     		ldr	r3, .L46+32
 1318 05f2 1B69     		ldr	r3, [r3, #16]
 1319 05f4 3B65     		str	r3, [r7, #80]
 285:Src/main.c    ****       if(speed_percent<fsm_pos_pts.speed_percent_tolerance) fsm->status=FSM_SUCCESS;
 1320              		.loc 3 285 0
 1321 05f6 234B     		ldr	r3, .L46+48
 1322 05f8 03F64433 		addw	r3, r3, #2884
 1323 05fc 93ED007A 		vldr.32	s14, [r3]
 1324 0600 D7ED087A 		vldr.32	s15, [r7, #32]
 1325 0604 B4EEE77A 		vcmpe.f32	s14, s15
 1326 0608 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1327 060c 03DD     		ble	.L27
 1328              		.loc 3 285 0 is_stmt 0 discriminator 1
 1329 060e 154B     		ldr	r3, .L46+16
 1330 0610 1B68     		ldr	r3, [r3]
 1331 0612 0122     		movs	r2, #1
 1332 0614 1A71     		strb	r2, [r3, #4]
 1333              	.L27:
 1334              	.LBB4:
 286:Src/main.c    ****     }
 287:Src/main.c    ****     //Motor control
 288:Src/main.c    ****     DRIVE_MOTOR_L(val_l);
 1335              		.loc 3 288 0 is_stmt 1
 1336 0616 B86C     		ldr	r0, [r7, #72]	@ float
 1337 0618 FFF7FEFF 		bl	__aeabi_f2d
 1338              	.LVL6:
 1339 061c 4FF00002 		mov	r2, #0
 1340 0620 1D4B     		ldr	r3, .L46+68
 1341 0622 FFF7FEFF 		bl	__aeabi_dmul
 1342              	.LVL7:
 1343 0626 0346     		mov	r3, r0
 1344 0628 0C46     		mov	r4, r1
 1345 062a 1846     		mov	r0, r3
 1346 062c 2146     		mov	r1, r4
 1347 062e FFF7FEFF 		bl	__aeabi_d2iz
 1348              	.LVL8:
 1349 0632 0346     		mov	r3, r0
 1350 0634 A7F84230 		strh	r3, [r7, #66]	@ movhi
 1351 0638 D7ED127A 		vldr.32	s15, [r7, #72]
 1352 063c F5EEC07A 		vcmpe.f32	s15, #0
 1353 0640 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1354 0644 2ADD     		ble	.L41
 1355              		.loc 3 288 0 is_stmt 0 discriminator 1
 1356 0646 0022     		movs	r2, #0
 1357 0648 0821     		movs	r1, #8
 1358 064a 0348     		ldr	r0, .L46+4
 1359 064c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1360 0650 2FE0     		b	.L31
 1361              	.L47:
 1362 0652 00BF     		.align	2
 1363              	.L46:
 1364 0654 00000000 		.word	htim3
 1365 0658 00040048 		.word	1207960576
 1366 065c 00000000 		.word	sum_goal
 1367 0660 00000000 		.word	diff_goal
ARM GAS  /tmp/cceeScQb.s 			page 121


 1368 0664 00000000 		.word	fsm
 1369 0668 00000000 		.word	fsm_pos_abs
 1370 066c 00000000 		.word	FSM_Abs_End
 1371 0670 00000000 		.word	FSM_Pts_Run
 1372 0674 00000000 		.word	odometry
 1373 0678 0000E03F 		.word	1071644672
 1374 067c 00000000 		.word	pid_sum
 1375 0680 00000000 		.word	pid_diff
 1376 0684 00000000 		.word	fsm_pos_pts
 1377 0688 0C000000 		.word	fsm_pos_pts+12
 1378 068c 00000000 		.word	ENCODER_DIST
 1379 0690 2C0B0000 		.word	fsm_pos_pts+2860
 1380 0694 140B0000 		.word	fsm_pos_pts+2836
 1381 0698 00403540 		.word	1077231616
 1382              	.L41:
 1383              		.loc 3 288 0 discriminator 2
 1384 069c 0122     		movs	r2, #1
 1385 069e 0821     		movs	r1, #8
 1386 06a0 2F48     		ldr	r0, .L48
 1387 06a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1388 06a6 B7F84230 		ldrh	r3, [r7, #66]
 1389 06aa 5B42     		negs	r3, r3
 1390 06ac 9BB2     		uxth	r3, r3
 1391 06ae A7F84230 		strh	r3, [r7, #66]	@ movhi
 1392              	.L31:
 1393              		.loc 3 288 0 discriminator 4
 1394 06b2 B7F94230 		ldrsh	r3, [r7, #66]
 1395 06b6 322B     		cmp	r3, #50
 1396 06b8 02DD     		ble	.L32
 1397              		.loc 3 288 0 discriminator 5
 1398 06ba 3223     		movs	r3, #50
 1399 06bc A7F84230 		strh	r3, [r7, #66]	@ movhi
 1400              	.L32:
 1401              		.loc 3 288 0 discriminator 7
 1402 06c0 B7F94230 		ldrsh	r3, [r7, #66]
 1403 06c4 BB60     		str	r3, [r7, #8]
 1404 06c6 3B1D     		adds	r3, r7, #4
 1405 06c8 0422     		movs	r2, #4
 1406 06ca 1946     		mov	r1, r3
 1407 06cc 2548     		ldr	r0, .L48+4
 1408 06ce FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1409 06d2 0421     		movs	r1, #4
 1410 06d4 2348     		ldr	r0, .L48+4
 1411 06d6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1412              	.LBE4:
 1413              	.LBB5:
 289:Src/main.c    ****     DRIVE_MOTOR_R(val_r);
 1414              		.loc 3 289 0 is_stmt 1 discriminator 7
 1415 06da F86C     		ldr	r0, [r7, #76]	@ float
 1416 06dc FFF7FEFF 		bl	__aeabi_f2d
 1417              	.LVL9:
 1418 06e0 4FF00002 		mov	r2, #0
 1419 06e4 204B     		ldr	r3, .L48+8
 1420 06e6 FFF7FEFF 		bl	__aeabi_dmul
 1421              	.LVL10:
 1422 06ea 0346     		mov	r3, r0
 1423 06ec 0C46     		mov	r4, r1
ARM GAS  /tmp/cceeScQb.s 			page 122


 1424 06ee 1846     		mov	r0, r3
 1425 06f0 2146     		mov	r1, r4
 1426 06f2 FFF7FEFF 		bl	__aeabi_d2iz
 1427              	.LVL11:
 1428 06f6 0346     		mov	r3, r0
 1429 06f8 A7F84030 		strh	r3, [r7, #64]	@ movhi
 1430 06fc D7ED137A 		vldr.32	s15, [r7, #76]
 1431 0700 F5EEC07A 		vcmpe.f32	s15, #0
 1432 0704 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1433 0708 05DD     		ble	.L42
 1434              		.loc 3 289 0 is_stmt 0 discriminator 1
 1435 070a 0122     		movs	r2, #1
 1436 070c 0121     		movs	r1, #1
 1437 070e 1448     		ldr	r0, .L48
 1438 0710 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1439 0714 0AE0     		b	.L35
 1440              	.L42:
 1441              		.loc 3 289 0 discriminator 2
 1442 0716 0022     		movs	r2, #0
 1443 0718 0121     		movs	r1, #1
 1444 071a 1148     		ldr	r0, .L48
 1445 071c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1446 0720 B7F84030 		ldrh	r3, [r7, #64]
 1447 0724 5B42     		negs	r3, r3
 1448 0726 9BB2     		uxth	r3, r3
 1449 0728 A7F84030 		strh	r3, [r7, #64]	@ movhi
 1450              	.L35:
 1451              		.loc 3 289 0 discriminator 4
 1452 072c B7F94030 		ldrsh	r3, [r7, #64]
 1453 0730 322B     		cmp	r3, #50
 1454 0732 02DD     		ble	.L36
 1455              		.loc 3 289 0 discriminator 5
 1456 0734 3223     		movs	r3, #50
 1457 0736 A7F84030 		strh	r3, [r7, #64]	@ movhi
 1458              	.L36:
 1459              		.loc 3 289 0 discriminator 7
 1460 073a B7F94030 		ldrsh	r3, [r7, #64]
 1461 073e BB60     		str	r3, [r7, #8]
 1462 0740 3B1D     		adds	r3, r7, #4
 1463 0742 0022     		movs	r2, #0
 1464 0744 1946     		mov	r1, r3
 1465 0746 0748     		ldr	r0, .L48+4
 1466 0748 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1467 074c 0021     		movs	r1, #0
 1468 074e 0548     		ldr	r0, .L48+4
 1469 0750 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1470              	.LBE5:
 290:Src/main.c    **** 
 291:Src/main.c    ****     HAL_Delay(Te);
 1471              		.loc 3 291 0 is_stmt 1 discriminator 7
 1472 0754 FB6B     		ldr	r3, [r7, #60]
 1473 0756 1846     		mov	r0, r3
 1474 0758 FFF7FEFF 		bl	HAL_Delay
 263:Src/main.c    **** 
 1475              		.loc 3 263 0 discriminator 7
 1476 075c 6BE6     		b	.L37
 1477              	.L49:
ARM GAS  /tmp/cceeScQb.s 			page 123


 1478 075e 00BF     		.align	2
 1479              	.L48:
 1480 0760 00040048 		.word	1207960576
 1481 0764 00000000 		.word	htim3
 1482 0768 00403540 		.word	1077231616
 1483              		.cfi_endproc
 1484              	.LFE729:
 1486              		.section	.rodata
 1487 0032 0000     		.align	2
 1488              	.LC9:
 1489 0034 5372632F 		.ascii	"Src/main.c\000"
 1489      6D61696E 
 1489      2E6300
 1490              		.section	.text.SystemClock_Config,"ax",%progbits
 1491              		.align	1
 1492              		.global	SystemClock_Config
 1493              		.syntax unified
 1494              		.thumb
 1495              		.thumb_func
 1496              		.fpu fpv4-sp-d16
 1498              	SystemClock_Config:
 1499              	.LFB730:
 292:Src/main.c    ****   /* USER CODE END WHILE */
 293:Src/main.c    **** 
 294:Src/main.c    ****   /* USER CODE BEGIN 3 */
 295:Src/main.c    **** 
 296:Src/main.c    ****   }
 297:Src/main.c    ****   /* USER CODE END 3 */
 298:Src/main.c    **** 
 299:Src/main.c    **** }
 300:Src/main.c    **** 
 301:Src/main.c    **** /**
 302:Src/main.c    ****   * @brief System Clock Configuration
 303:Src/main.c    ****   * @retval None
 304:Src/main.c    ****   */
 305:Src/main.c    **** void SystemClock_Config(void)
 306:Src/main.c    **** {
 1500              		.loc 3 306 0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 88
 1503              		@ frame_needed = 1, uses_anonymous_args = 0
 1504 0000 80B5     		push	{r7, lr}
 1505              	.LCFI63:
 1506              		.cfi_def_cfa_offset 8
 1507              		.cfi_offset 7, -8
 1508              		.cfi_offset 14, -4
 1509 0002 96B0     		sub	sp, sp, #88
 1510              	.LCFI64:
 1511              		.cfi_def_cfa_offset 96
 1512 0004 00AF     		add	r7, sp, #0
 1513              	.LCFI65:
 1514              		.cfi_def_cfa_register 7
 307:Src/main.c    **** 
 308:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 309:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 310:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit;
 311:Src/main.c    **** 
ARM GAS  /tmp/cceeScQb.s 			page 124


 312:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 313:Src/main.c    ****     */
 314:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 1515              		.loc 3 314 0
 1516 0006 0223     		movs	r3, #2
 1517 0008 3B63     		str	r3, [r7, #48]
 315:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1518              		.loc 3 315 0
 1519 000a 0123     		movs	r3, #1
 1520 000c 3B64     		str	r3, [r7, #64]
 316:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 1521              		.loc 3 316 0
 1522 000e 1023     		movs	r3, #16
 1523 0010 7B64     		str	r3, [r7, #68]
 317:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1524              		.loc 3 317 0
 1525 0012 0223     		movs	r3, #2
 1526 0014 FB64     		str	r3, [r7, #76]
 318:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1527              		.loc 3 318 0
 1528 0016 0023     		movs	r3, #0
 1529 0018 3B65     		str	r3, [r7, #80]
 319:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 1530              		.loc 3 319 0
 1531 001a 4FF46013 		mov	r3, #3670016
 1532 001e 7B65     		str	r3, [r7, #84]
 320:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1533              		.loc 3 320 0
 1534 0020 07F13003 		add	r3, r7, #48
 1535 0024 1846     		mov	r0, r3
 1536 0026 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1537 002a 0346     		mov	r3, r0
 1538 002c 002B     		cmp	r3, #0
 1539 002e 04D0     		beq	.L51
 321:Src/main.c    ****   {
 322:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 1540              		.loc 3 322 0
 1541 0030 4FF4A171 		mov	r1, #322
 1542 0034 2248     		ldr	r0, .L54
 1543 0036 FFF7FEFF 		bl	_Error_Handler
 1544              	.L51:
 323:Src/main.c    ****   }
 324:Src/main.c    **** 
 325:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 326:Src/main.c    ****     */
 327:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 1545              		.loc 3 327 0
 1546 003a 0F23     		movs	r3, #15
 1547 003c FB61     		str	r3, [r7, #28]
 328:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 329:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1548              		.loc 3 329 0
 1549 003e 0223     		movs	r3, #2
 1550 0040 3B62     		str	r3, [r7, #32]
 330:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1551              		.loc 3 330 0
 1552 0042 0023     		movs	r3, #0
ARM GAS  /tmp/cceeScQb.s 			page 125


 1553 0044 7B62     		str	r3, [r7, #36]
 331:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1554              		.loc 3 331 0
 1555 0046 4FF48063 		mov	r3, #1024
 1556 004a BB62     		str	r3, [r7, #40]
 332:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1557              		.loc 3 332 0
 1558 004c 0023     		movs	r3, #0
 1559 004e FB62     		str	r3, [r7, #44]
 333:Src/main.c    **** 
 334:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 1560              		.loc 3 334 0
 1561 0050 07F11C03 		add	r3, r7, #28
 1562 0054 0221     		movs	r1, #2
 1563 0056 1846     		mov	r0, r3
 1564 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1565 005c 0346     		mov	r3, r0
 1566 005e 002B     		cmp	r3, #0
 1567 0060 04D0     		beq	.L52
 335:Src/main.c    ****   {
 336:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 1568              		.loc 3 336 0
 1569 0062 4FF4A871 		mov	r1, #336
 1570 0066 1648     		ldr	r0, .L54
 1571 0068 FFF7FEFF 		bl	_Error_Handler
 1572              	.L52:
 337:Src/main.c    ****   }
 338:Src/main.c    **** 
 339:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
 1573              		.loc 3 339 0
 1574 006c 4FF48153 		mov	r3, #4128
 1575 0070 7B60     		str	r3, [r7, #4]
 340:Src/main.c    ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 1576              		.loc 3 340 0
 1577 0072 0023     		movs	r3, #0
 1578 0074 3B61     		str	r3, [r7, #16]
 341:Src/main.c    ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1579              		.loc 3 341 0
 1580 0076 0023     		movs	r3, #0
 1581 0078 BB61     		str	r3, [r7, #24]
 342:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1582              		.loc 3 342 0
 1583 007a 3B1D     		adds	r3, r7, #4
 1584 007c 1846     		mov	r0, r3
 1585 007e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1586 0082 0346     		mov	r3, r0
 1587 0084 002B     		cmp	r3, #0
 1588 0086 04D0     		beq	.L53
 343:Src/main.c    ****   {
 344:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 1589              		.loc 3 344 0
 1590 0088 4FF4AC71 		mov	r1, #344
 1591 008c 0C48     		ldr	r0, .L54
 1592 008e FFF7FEFF 		bl	_Error_Handler
 1593              	.L53:
 345:Src/main.c    ****   }
 346:Src/main.c    **** 
ARM GAS  /tmp/cceeScQb.s 			page 126


 347:Src/main.c    ****     /**Configure the Systick interrupt time
 348:Src/main.c    ****     */
 349:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 1594              		.loc 3 349 0
 1595 0092 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1596 0096 0246     		mov	r2, r0
 1597 0098 0A4B     		ldr	r3, .L54+4
 1598 009a A3FB0223 		umull	r2, r3, r3, r2
 1599 009e 9B09     		lsrs	r3, r3, #6
 1600 00a0 1846     		mov	r0, r3
 1601 00a2 FFF7FEFF 		bl	HAL_SYSTICK_Config
 350:Src/main.c    **** 
 351:Src/main.c    ****     /**Configure the Systick
 352:Src/main.c    ****     */
 353:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 1602              		.loc 3 353 0
 1603 00a6 0420     		movs	r0, #4
 1604 00a8 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 354:Src/main.c    **** 
 355:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 356:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 1605              		.loc 3 356 0
 1606 00ac 0022     		movs	r2, #0
 1607 00ae 0021     		movs	r1, #0
 1608 00b0 4FF0FF30 		mov	r0, #-1
 1609 00b4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 357:Src/main.c    **** }
 1610              		.loc 3 357 0
 1611 00b8 00BF     		nop
 1612 00ba 5837     		adds	r7, r7, #88
 1613              	.LCFI66:
 1614              		.cfi_def_cfa_offset 8
 1615 00bc BD46     		mov	sp, r7
 1616              	.LCFI67:
 1617              		.cfi_def_cfa_register 13
 1618              		@ sp needed
 1619 00be 80BD     		pop	{r7, pc}
 1620              	.L55:
 1621              		.align	2
 1622              	.L54:
 1623 00c0 34000000 		.word	.LC9
 1624 00c4 D34D6210 		.word	274877907
 1625              		.cfi_endproc
 1626              	.LFE730:
 1628              		.section	.text._Error_Handler,"ax",%progbits
 1629              		.align	1
 1630              		.global	_Error_Handler
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1634              		.fpu fpv4-sp-d16
 1636              	_Error_Handler:
 1637              	.LFB731:
 358:Src/main.c    **** 
 359:Src/main.c    **** /* USER CODE BEGIN 4 */
 360:Src/main.c    **** 
 361:Src/main.c    **** /* USER CODE END 4 */
ARM GAS  /tmp/cceeScQb.s 			page 127


 362:Src/main.c    **** 
 363:Src/main.c    **** /**
 364:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 365:Src/main.c    ****   * @param  file: The file name as string.
 366:Src/main.c    ****   * @param  line: The line in file as a number.
 367:Src/main.c    ****   * @retval None
 368:Src/main.c    ****   */
 369:Src/main.c    **** void _Error_Handler(char *file, int line)
 370:Src/main.c    **** {
 1638              		.loc 3 370 0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 8
 1641              		@ frame_needed = 1, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 1643 0000 80B4     		push	{r7}
 1644              	.LCFI68:
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 0002 83B0     		sub	sp, sp, #12
 1648              	.LCFI69:
 1649              		.cfi_def_cfa_offset 16
 1650 0004 00AF     		add	r7, sp, #0
 1651              	.LCFI70:
 1652              		.cfi_def_cfa_register 7
 1653 0006 7860     		str	r0, [r7, #4]
 1654 0008 3960     		str	r1, [r7]
 1655              	.L57:
 371:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 372:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 373:Src/main.c    ****   while(1)
 1656              		.loc 3 373 0 discriminator 1
 1657 000a FEE7     		b	.L57
 1658              		.cfi_endproc
 1659              	.LFE731:
 1661              		.text
 1662              	.Letext0:
 1663              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1664              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1665              		.file 6 "Drivers/CMSIS/Include/core_cm4.h"
 1666              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1667              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1668              		.file 9 "/usr/arm-none-eabi/include/sys/lock.h"
 1669              		.file 10 "/usr/arm-none-eabi/include/sys/_types.h"
 1670              		.file 11 "/usr/lib/gcc/arm-none-eabi/7.3.0/include/stddef.h"
 1671              		.file 12 "/usr/arm-none-eabi/include/sys/reent.h"
 1672              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1673              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1674              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1675              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1676              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1677              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 1678              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1679              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_wwdg.h"
 1680              		.file 21 "Inc/i2c.h"
 1681              		.file 22 "Inc/tim.h"
 1682              		.file 23 "Inc/crc_16.h"
 1683              		.file 24 "Inc/robotronik_protocol.h"
ARM GAS  /tmp/cceeScQb.s 			page 128


 1684              		.file 25 "/usr/arm-none-eabi/include/stdlib.h"
 1685              		.file 26 "Inc/remote_call.h"
 1686              		.file 27 "Inc/usart.h"
 1687              		.file 28 "Inc/wwdg.h"
 1688              		.file 29 "/usr/arm-none-eabi/include/math.h"
 1689              		.file 30 "Inc/encoder.h"
 1690              		.file 31 "Inc/odometry.h"
 1691              		.file 32 "Inc/Robotronik_corp_pid.h"
 1692              		.file 33 "Inc/fsm_master.h"
 1693              		.file 34 "Inc/interpol.h"
 1694              		.file 35 "Inc/fsm_position_pts.h"
 1695              		.file 36 "Inc/server.h"
ARM GAS  /tmp/cceeScQb.s 			page 129


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cceeScQb.s:18     .text.LL_USART_Enable:0000000000000000 $t
     /tmp/cceeScQb.s:24     .text.LL_USART_Enable:0000000000000000 LL_USART_Enable
     /tmp/cceeScQb.s:67     .text.LL_USART_EnableIT_IDLE:0000000000000000 $t
     /tmp/cceeScQb.s:73     .text.LL_USART_EnableIT_IDLE:0000000000000000 LL_USART_EnableIT_IDLE
     /tmp/cceeScQb.s:115    .text.LL_USART_EnableDMAReq_RX:0000000000000000 $t
     /tmp/cceeScQb.s:121    .text.LL_USART_EnableDMAReq_RX:0000000000000000 LL_USART_EnableDMAReq_RX
     /tmp/cceeScQb.s:163    .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
     /tmp/cceeScQb.s:166    .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
     /tmp/cceeScQb.s:175    .text.LL_DMA_EnableChannel:0000000000000000 $t
     /tmp/cceeScQb.s:181    .text.LL_DMA_EnableChannel:0000000000000000 LL_DMA_EnableChannel
     /tmp/cceeScQb.s:236    .text.LL_DMA_EnableChannel:000000000000003c $d
     /tmp/cceeScQb.s:241    .text.LL_DMA_SetDataLength:0000000000000000 $t
     /tmp/cceeScQb.s:247    .text.LL_DMA_SetDataLength:0000000000000000 LL_DMA_SetDataLength
     /tmp/cceeScQb.s:306    .text.LL_DMA_SetDataLength:0000000000000044 $d
     /tmp/cceeScQb.s:311    .text.LL_DMA_SetMemoryAddress:0000000000000000 $t
     /tmp/cceeScQb.s:317    .text.LL_DMA_SetMemoryAddress:0000000000000000 LL_DMA_SetMemoryAddress
     /tmp/cceeScQb.s:365    .text.LL_DMA_SetMemoryAddress:000000000000002c $d
     /tmp/cceeScQb.s:370    .text.LL_DMA_SetPeriphAddress:0000000000000000 $t
     /tmp/cceeScQb.s:376    .text.LL_DMA_SetPeriphAddress:0000000000000000 LL_DMA_SetPeriphAddress
     /tmp/cceeScQb.s:424    .text.LL_DMA_SetPeriphAddress:000000000000002c $d
     /tmp/cceeScQb.s:429    .text.LL_DMA_EnableIT_TC:0000000000000000 $t
     /tmp/cceeScQb.s:435    .text.LL_DMA_EnableIT_TC:0000000000000000 LL_DMA_EnableIT_TC
     /tmp/cceeScQb.s:489    .text.LL_DMA_EnableIT_TC:000000000000003c $d
     /tmp/cceeScQb.s:494    .text.LL_DMA_EnableIT_HT:0000000000000000 $t
     /tmp/cceeScQb.s:500    .text.LL_DMA_EnableIT_HT:0000000000000000 LL_DMA_EnableIT_HT
     /tmp/cceeScQb.s:554    .text.LL_DMA_EnableIT_HT:000000000000003c $d
                            *COM*:0000000000000030 odometry
                            *COM*:0000000000000004 sum_goal
                            *COM*:0000000000000004 diff_goal
                            *COM*:0000000000000020 pid_sum
                            *COM*:0000000000000020 pid_diff
     /tmp/cceeScQb.s:564    .text.HAL_WWDG_EarlyWakeupCallback:0000000000000000 $t
     /tmp/cceeScQb.s:571    .text.HAL_WWDG_EarlyWakeupCallback:0000000000000000 HAL_WWDG_EarlyWakeupCallback
     /tmp/cceeScQb.s:608    .rodata:0000000000000000 $d
     /tmp/cceeScQb.s:641    .text.main:0000000000000000 $t
     /tmp/cceeScQb.s:648    .text.main:0000000000000000 main
     /tmp/cceeScQb.s:1498   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cceeScQb.s:1002   .text.main:00000000000002bc $d
     /tmp/cceeScQb.s:1043   .text.main:000000000000035c $t
     /tmp/cceeScQb.s:1364   .text.main:0000000000000654 $d
     /tmp/cceeScQb.s:1384   .text.main:000000000000069c $t
     /tmp/cceeScQb.s:1480   .text.main:0000000000000760 $d
     /tmp/cceeScQb.s:1491   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cceeScQb.s:1636   .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/cceeScQb.s:1623   .text.SystemClock_Config:00000000000000c0 $d
     /tmp/cceeScQb.s:1629   .text._Error_Handler:0000000000000000 $t

UNDEFINED SYMBOLS
__aeabi_i2d
__aeabi_dmul
__aeabi_dsub
__aeabi_d2iz
__aeabi_f2d
HAL_Init
MX_GPIO_Init
ARM GAS  /tmp/cceeScQb.s 			page 130


MX_DMA_Init
MX_I2C1_Init
MX_TIM1_Init
MX_TIM2_Init
MX_USART2_UART_Init
MX_TIM3_Init
MX_TIM15_Init
RP_Init_Interface
RC_Server_Init
RC_Server_Add_Function
memset
pid_init
init_odometry
HAL_GetTick
RP_UART_Transmit
P_interface
P_server
reset
set_asser_sum
set_asser_diff
set_n_points_asser
set_odo
get_odo
go_forward
set_angle
set_position_x_y
set_n_points
get_n_points
get_state
balec
brake
fsm_pos_pts
htim15
htim1
htim2
HAL_TIM_PWM_Start
HAL_GPIO_WritePin
HAL_TIM_PWM_ConfigChannel
pid
Kc
pid_speed
htim3
fsm
fsm_pos_abs
FSM_Abs_End
FSM_Pts_Run
ENCODER_DIST
HAL_Delay
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
