

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Tue Jan  7 16:09:57 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        pi
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-fbg484-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ kernel                            |  Timing|  -0.22|     5045|  5.045e+04|         -|     5046|     -|        no|     -|  14 (1%)|  1199 (~0%)|   1436 (1%)|    -|
    | + kernel_Pipeline_VITIS_LOOP_22_1  |  Timing|  -0.22|     5038|  5.038e+04|         -|     5038|     -|        no|     -|  3 (~0%)|   873 (~0%)|  1192 (~0%)|    -|
    |  o VITIS_LOOP_22_1                 |      II|   7.30|     5036|  5.036e+04|        42|        5|  1000|       yes|     -|        -|           -|           -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 64       |
| terms     | ap_none | in        | 64       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| terms    | in        | long int |
| return   | out       | double   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| terms    | terms        | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + kernel                             | 14  |        |          |      |         |         |
|   dmul_64ns_64ns_64_6_max_dsp_1_U8   | 11  |        | pi       | dmul | maxdsp  | 5       |
|  + kernel_Pipeline_VITIS_LOOP_22_1   | 3   |        |          |      |         |         |
|    n_2_fu_105_p2                     |     |        | n_2      | add  | fabric  | 0       |
|    ddiv_64ns_64ns_64_31_no_dsp_1_U2  |     |        | z        | ddiv | fabric  | 30      |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | x_1      | dadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

