<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='931' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(llvm::LLT Res, const llvm::SrcOp &amp; Op)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='930'>/// Build and insert an unmerge of \p Res sized pieces to cover \p Op</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='318' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2107' u='c' c='_ZN4llvm14CombinerHelper26applyCombineShiftToUnmergeERNS_12MachineInstrERKj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='380' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldUnmergeCastERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='565' u='c' c='_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='264' u='c' c='_ZN4llvm15LegalizerHelper14extractGCDTypeERNS_15SmallVectorImplINS_8RegisterEEENS_3LLTES2_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='854' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1477' u='c' c='_ZN4llvm15LegalizerHelper22widenScalarMergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1613' u='c' c='_ZN4llvm15LegalizerHelper24widenScalarUnmergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2358' u='c' c='_ZL16getUnmergePiecesRN4llvm15SmallVectorImplINS_8RegisterEEERNS_16MachineIRBuilderES1_NS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3610' u='c' c='_ZN4llvm15LegalizerHelper32fewerElementsVectorUnmergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4766' u='c' c='_ZN4llvm15LegalizerHelper16narrowScalarCTLZERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4802' u='c' c='_ZN4llvm15LegalizerHelper16narrowScalarCTTZERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4834' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarCTPOPERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5268' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='594' ll='601' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(llvm::LLT Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='381' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2835' u='c' c='_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2882' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2893' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2904' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2910' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2918' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3313' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3314' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3315' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3316' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3500' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3567' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3589' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3600' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3834' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='922' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1681' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1975' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2062' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='246' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='386' u='c' c='_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2614' u='c' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_WidenUnmerge_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2615' u='c' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_WidenUnmerge_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='3229' u='c' c='_ZN12_GLOBAL__N_142AArch64GISelMITest_widenScalarUnmerge_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='108' u='c' c='_ZN36AArch64GISelMITest_BuildUnmerge_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='109' u='c' c='_ZN36AArch64GISelMITest_BuildUnmerge_Test8TestBodyEv'/>
