
*** Running vivado
    with args -log MicroBlaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MicroBlaze_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar 14 02:58:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MicroBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top MicroBlaze_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_AddressFixer_0_0/MicroBlaze_AddressFixer_0_0.dcp' for cell 'MicroBlaze_i/AddressFixer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_MaximumFinder_0_0/MicroBlaze_MaximumFinder_0_0.dcp' for cell 'MicroBlaze_i/MaximumFinder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SPI_ADC_Master_0_1/MicroBlaze_SPI_ADC_Master_0_1.dcp' for cell 'MicroBlaze_i/SPI_ADC_Master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SPI_ADC_Master_1_0/MicroBlaze_SPI_ADC_Master_1_0.dcp' for cell 'MicroBlaze_i/SPI_ADC_Master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SPI_ADC_Master_2_0/MicroBlaze_SPI_ADC_Master_2_0.dcp' for cell 'MicroBlaze_i/SPI_ADC_Master_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Serializer_0_0/MicroBlaze_Serializer_0_0.dcp' for cell 'MicroBlaze_i/Serializer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Serializer_1_0/MicroBlaze_Serializer_1_0.dcp' for cell 'MicroBlaze_i/Serializer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Serializer_2_0/MicroBlaze_Serializer_2_0.dcp' for cell 'MicroBlaze_i/Serializer_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SineWaveGen_0_0/MicroBlaze_SineWaveGen_0_0.dcp' for cell 'MicroBlaze_i/SineWaveGen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SineWaveGen_0_1/MicroBlaze_SineWaveGen_0_1.dcp' for cell 'MicroBlaze_i/SineWaveGen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_SineWaveGen_2_0/MicroBlaze_SineWaveGen_2_0.dcp' for cell 'MicroBlaze_i/SineWaveGen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_Wrapper_XCorr_0_0/MicroBlaze_Wrapper_XCorr_0_0.dcp' for cell 'MicroBlaze_i/Wrapper_XCorr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/MicroBlaze_axi_gpio_0_0.dcp' for cell 'MicroBlaze_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/MicroBlaze_axi_gpio_0_1.dcp' for cell 'MicroBlaze_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/MicroBlaze_axi_smc_0.dcp' for cell 'MicroBlaze_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk1Mhz_0_1/MicroBlaze_clk1Mhz_0_1.dcp' for cell 'MicroBlaze_i/clk1Mhz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.dcp' for cell 'MicroBlaze_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/MicroBlaze_proc_sys_reset_0_0.dcp' for cell 'MicroBlaze_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_processing_system7_0_0/MicroBlaze_processing_system7_0_0.dcp' for cell 'MicroBlaze_i/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 665.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MicroBlaze_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MicroBlaze_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/MicroBlaze_axi_gpio_0_0_board.xdc] for cell 'MicroBlaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/MicroBlaze_axi_gpio_0_0_board.xdc] for cell 'MicroBlaze_i/axi_gpio_0/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/MicroBlaze_axi_gpio_0_0.xdc] for cell 'MicroBlaze_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/MicroBlaze_axi_gpio_0_0.xdc] for cell 'MicroBlaze_i/axi_gpio_0/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/MicroBlaze_axi_gpio_0_1_board.xdc] for cell 'MicroBlaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/MicroBlaze_axi_gpio_0_1_board.xdc] for cell 'MicroBlaze_i/axi_gpio_1/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/MicroBlaze_axi_gpio_0_1.xdc] for cell 'MicroBlaze_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/MicroBlaze_axi_gpio_0_1.xdc] for cell 'MicroBlaze_i/axi_gpio_1/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_processing_system7_0_0/MicroBlaze_processing_system7_0_0.xdc] for cell 'MicroBlaze_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_processing_system7_0_0/MicroBlaze_processing_system7_0_0.xdc] for cell 'MicroBlaze_i/processing_system7_0/inst'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/MicroBlaze_proc_sys_reset_0_0_board.xdc] for cell 'MicroBlaze_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/MicroBlaze_proc_sys_reset_0_0_board.xdc] for cell 'MicroBlaze_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/MicroBlaze_proc_sys_reset_0_0.xdc] for cell 'MicroBlaze_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/MicroBlaze_proc_sys_reset_0_0.xdc] for cell 'MicroBlaze_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/ip/ip_1/bd_f84b_psr_aclk_0_board.xdc] for cell 'MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/ip/ip_1/bd_f84b_psr_aclk_0_board.xdc] for cell 'MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/ip/ip_1/bd_f84b_psr_aclk_0.xdc] for cell 'MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/ip/ip_1/bd_f84b_psr_aclk_0.xdc] for cell 'MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/smartconnect.xdc] for cell 'MicroBlaze_i/axi_smc/inst'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/smartconnect.xdc] for cell 'MicroBlaze_i/axi_smc/inst'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0_board.xdc] for cell 'MicroBlaze_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0_board.xdc] for cell 'MicroBlaze_i/clk_wiz_0/inst'
Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.xdc] for cell 'MicroBlaze_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_clk_wiz_0_0/MicroBlaze_clk_wiz_0_0.xdc] for cell 'MicroBlaze_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/james/Downloads/ebaz4205.xdc]
Finished Parsing XDC File [C:/Users/james/Downloads/ebaz4205.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1394.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1394.086 ; gain = 976.797
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1394.086 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1abd40d73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1420.023 ; gain = 25.938

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1817.164 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1817.164 ; gain = 0.000
Phase 1 Initialization | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1817.164 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1817.164 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1817.164 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1abd40d73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1817.164 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 96 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15d9782a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1817.164 ; gain = 0.000
Retarget | Checksum: 15d9782a8
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1108cc163

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1817.164 ; gain = 0.000
Constant propagation | Checksum: 1108cc163
INFO: [Opt 31-389] Phase Constant propagation created 40 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1817.164 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1817.164 ; gain = 0.000
Phase 5 Sweep | Checksum: 10b9a329c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.638 . Memory (MB): peak = 1817.164 ; gain = 0.000
Sweep | Checksum: 10b9a329c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 186 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst to drive 381 load(s) on clock net MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: f2cb5cbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1817.164 ; gain = 0.000
BUFG optimization | Checksum: f2cb5cbe
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f2cb5cbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1817.164 ; gain = 0.000
Shift Register Optimization | Checksum: f2cb5cbe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1758ff764

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1817.164 ; gain = 0.000
Post Processing Netlist | Checksum: 1758ff764
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 130649e6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1817.164 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1817.164 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 130649e6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1817.164 ; gain = 0.000
Phase 9 Finalization | Checksum: 130649e6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 1817.164 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              83  |                                             81  |
|  Constant propagation         |              40  |              84  |                                             80  |
|  Sweep                        |               0  |             186  |                                            100  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 130649e6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1817.164 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 46 BRAM(s) out of a total of 46 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 92
Ending PowerOpt Patch Enables Task | Checksum: 130649e6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1895.316 ; gain = 0.000
Ending Power Optimization Task | Checksum: 130649e6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.316 ; gain = 78.152

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130649e6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1895.316 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1895.316 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 130649e6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 501.230
INFO: [Vivado 12-24828] Executing command : report_drc -file MicroBlaze_wrapper_drc_opted.rpt -pb MicroBlaze_wrapper_drc_opted.pb -rpx MicroBlaze_wrapper_drc_opted.rpx
Command: report_drc -file MicroBlaze_wrapper_drc_opted.rpt -pb MicroBlaze_wrapper_drc_opted.pb -rpx MicroBlaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1895.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a024a428

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1895.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157f70d92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13276d3f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13276d3f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13276d3f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ff71750e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19fe0041c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19fe0041c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: f0eadb99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 105202fa6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 78 LUTNM shape to break, 102 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 26, two critical 52, total 78, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 78 LUTs, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 36 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[4] was not replicated.
INFO: [Physopt 32-571] Net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[0] was not replicated.
INFO: [Physopt 32-571] Net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[8] was not replicated.
INFO: [Physopt 32-571] Net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[1] was not replicated.
INFO: [Physopt 32-571] Net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[10] was not replicated.
INFO: [Physopt 32-601] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[5]. Net driver MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][5] was replaced.
INFO: [Physopt 32-601] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][11]_0[7]. Net driver MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[4][7] was replaced.
INFO: [Physopt 32-601] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][11]_0[1]. Net driver MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][1] was replaced.
INFO: [Physopt 32-601] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][11]_0[9]. Net driver MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][9] was replaced.
INFO: [Physopt 32-601] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][11]_0[6]. Net driver MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[2][6] was replaced.
INFO: [Physopt 32-232] Optimized 5 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg. No change.
INFO: [Physopt 32-666] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg. No change.
INFO: [Physopt 32-666] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg. No change.
INFO: [Physopt 32-666] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1895.316 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           78  |             31  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           78  |             31  |                   114  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 19b8eacc5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1cb1d7233

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cb1d7233

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18958ae56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eea61e66

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea764fdd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 166c720bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 123ab72bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fe0f99d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1abc07625

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14f71c5c8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1333998b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1333998b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c0ea07ce

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.821 | TNS=-2090.491 |
Phase 1 Physical Synthesis Initialization | Checksum: 1975348b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16e44600b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c0ea07ce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.239. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15ef6c86c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15ef6c86c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ef6c86c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15ef6c86c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15ef6c86c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1895.316 ; gain = 0.000

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22fabedb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000
Ending Placer Task | Checksum: 21d570d0c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1895.316 ; gain = 0.000
125 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file MicroBlaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file MicroBlaze_wrapper_utilization_placed.rpt -pb MicroBlaze_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file MicroBlaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1895.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1895.316 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-2079.807 |
Phase 1 Physical Synthesis Initialization | Checksum: 14f2ea363

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-2079.807 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg. 36 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 108 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-1993.398 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 1d22d6fc1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-1993.398 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[4].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-1993.078 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[5].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.382 | TNS=-1992.930 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[6].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.288 | TNS=-1992.768 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[10].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.288 | TNS=-1992.995 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[7].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.288 | TNS=-1992.914 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[8].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.288 | TNS=-1992.772 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[9].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.240 | TNS=-1992.843 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[11].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.240 | TNS=-1993.419 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[12]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.240 | TNS=-1991.893 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13].  Re-placed instance MicroBlaze_i/AddressFixer_0/inst/address_reg[13]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.237 | TNS=-1975.245 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 2 pins.
INFO: [Physopt 32-735] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1974.335 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[0].  Re-placed instance MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1974.512 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[4].  Re-placed instance MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1974.286 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[7].  Re-placed instance MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.834 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[1].  Re-placed instance MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.887 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[2].  Re-placed instance MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.940 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[3].  Re-placed instance MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.993 |
INFO: [Physopt 32-663] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[4].  Re-placed instance MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/SineWaveGen_1/inst/counter_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1973.046 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3].  Re-placed instance MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]
INFO: [Physopt 32-735] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.826 |
INFO: [Physopt 32-81] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.759 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.759 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1d22d6fc1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.316 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.759 |
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address2_inferred__0/i__carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/i__carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/count[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.172 | TNS=-1972.759 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1895.316 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1d22d6fc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.172 | TNS=-1972.759 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |         86.409  |          108  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Critical Path  |          0.210  |         20.638  |            1  |              0  |                    20  |           0  |           2  |  00:00:03  |
|  Total          |          0.210  |        107.048  |          109  |              0  |                    23  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1895.316 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 25c3c1b7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1895.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1895.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 72fb8f0b ConstDB: 0 ShapeSum: dcb96b65 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 119f7b1b | NumContArr: 9fa126d4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 236929729

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.156 ; gain = 37.840

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 236929729

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.156 ; gain = 37.840

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 236929729

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1933.156 ; gain = 37.840
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 240d4f7b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.824 ; gain = 79.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.134 | TNS=-1956.221| WHS=-0.188 | THS=-61.989|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00197072 %
  Global Horizontal Routing Utilization  = 0.00183824 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7911
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26c7b37dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1990.551 ; gain = 95.234

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26c7b37dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1990.551 ; gain = 95.234

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2673cafc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.281 ; gain = 95.965
Phase 4 Initial Routing | Checksum: 2673cafc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1991.281 ; gain = 95.965
INFO: [Route 35-580] Design has 23 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                           |
+====================+===================+===============================================================================================+
| clk_fpga_0         | clk_fpga_0        | MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][1]/D                             |
| clk_fpga_0         | clk_fpga_0        | MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/RefAddress_reg[2][2]/D                             |
| clk_fpga_0         | clk_fpga_0        | MicroBlaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/D         |
| clk_fpga_0         | clk_fpga_0        | MicroBlaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[m_valid_i]/D |
| clk_fpga_0         | clk_fpga_0        | MicroBlaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/D |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.303 | TNS=-2596.593| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 17ccdc6af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.303 | TNS=-2594.157| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e5175c9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.395 ; gain = 140.078
Phase 5 Rip-up And Reroute | Checksum: 1e5175c9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d8937ed1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.395 ; gain = 140.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.188 | TNS=-2464.725| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 222cfb11a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 222cfb11a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.395 ; gain = 140.078
Phase 6 Delay and Skew Optimization | Checksum: 222cfb11a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.186 | TNS=-2408.437| WHS=0.032  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2451be549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078
Phase 7 Post Hold Fix | Checksum: 2451be549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.87218 %
  Global Horizontal Routing Utilization  = 6.5972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2451be549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2451be549

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27e207a1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27e207a1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.186 | TNS=-2408.437| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 27e207a1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078
Total Elapsed time in route_design: 22.255 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 26ae893d0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 26ae893d0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.395 ; gain = 140.078

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
305 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2035.395 ; gain = 140.078
INFO: [Vivado 12-24828] Executing command : report_drc -file MicroBlaze_wrapper_drc_routed.rpt -pb MicroBlaze_wrapper_drc_routed.pb -rpx MicroBlaze_wrapper_drc_routed.rpx
Command: report_drc -file MicroBlaze_wrapper_drc_routed.rpt -pb MicroBlaze_wrapper_drc_routed.pb -rpx MicroBlaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file MicroBlaze_wrapper_methodology_drc_routed.rpt -pb MicroBlaze_wrapper_methodology_drc_routed.pb -rpx MicroBlaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MicroBlaze_wrapper_methodology_drc_routed.rpt -pb MicroBlaze_wrapper_methodology_drc_routed.pb -rpx MicroBlaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file MicroBlaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file MicroBlaze_wrapper_route_status.rpt -pb MicroBlaze_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file MicroBlaze_wrapper_power_routed.rpt -pb MicroBlaze_wrapper_power_summary_routed.pb -rpx MicroBlaze_wrapper_power_routed.rpx
Command: report_power -file MicroBlaze_wrapper_power_routed.rpt -pb MicroBlaze_wrapper_power_summary_routed.pb -rpx MicroBlaze_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
322 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file MicroBlaze_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file MicroBlaze_wrapper_bus_skew_routed.rpt -pb MicroBlaze_wrapper_bus_skew_routed.pb -rpx MicroBlaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2069.027 ; gain = 33.633
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2092.492 ; gain = 8.902
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.567 . Memory (MB): peak = 2106.121 ; gain = 22.531
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.121 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2106.121 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2106.121 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2106.121 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.669 . Memory (MB): peak = 2106.121 ; gain = 22.531
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/MicroBlaze_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 03:00:57 2025...

*** Running vivado
    with args -log MicroBlaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MicroBlaze_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar 14 03:02:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MicroBlaze_wrapper.tcl -notrace
Command: open_checkpoint MicroBlaze_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 598.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 771 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MicroBlaze_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 733.547 ; gain = 1.430
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1330.949 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1330.949 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1330.949 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.949 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1331.586 ; gain = 0.637
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1331.586 ; gain = 0.637
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1331.586 ; gain = 1.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1337.250 ; gain = 1036.469
Command: write_bitstream -force MicroBlaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MicroBlaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.336 ; gain = 579.086
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 03:02:34 2025...
