
SMMS_EncoderCounter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d54  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006f38  08006f38  00016f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800732c  0800732c  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800732c  0800732c  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800732c  0800732c  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800732c  0800732c  0001732c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007330  08007330  00017330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08007334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000200  08007534  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08007534  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fce9  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d7  00000000  00000000  0002ff19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c70  00000000  00000000  000328f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b38  00000000  00000000  00033560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002184c  00000000  00000000  00034098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d982  00000000  00000000  000558e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6d94  00000000  00000000  00063266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00129ffa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000417c  00000000  00000000  0012a050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006f1c 	.word	0x08006f1c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	08006f1c 	.word	0x08006f1c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	; 0x28
 8000c9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	60da      	str	r2, [r3, #12]
 8000cac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cae:	4b51      	ldr	r3, [pc, #324]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb2:	4a50      	ldr	r2, [pc, #320]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cb4:	f043 0320 	orr.w	r3, r3, #32
 8000cb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cba:	4b4e      	ldr	r3, [pc, #312]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cbe:	f003 0320 	and.w	r3, r3, #32
 8000cc2:	613b      	str	r3, [r7, #16]
 8000cc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cc6:	4b4b      	ldr	r3, [pc, #300]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cca:	4a4a      	ldr	r2, [pc, #296]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd2:	4b48      	ldr	r3, [pc, #288]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cde:	4b45      	ldr	r3, [pc, #276]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ce2:	4a44      	ldr	r2, [pc, #272]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cea:	4b42      	ldr	r3, [pc, #264]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf6:	4b3f      	ldr	r3, [pc, #252]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfa:	4a3e      	ldr	r2, [pc, #248]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000cfc:	f043 0302 	orr.w	r3, r3, #2
 8000d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d02:	4b3c      	ldr	r3, [pc, #240]	; (8000df4 <MX_GPIO_Init+0x15c>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2103      	movs	r1, #3
 8000d12:	4839      	ldr	r0, [pc, #228]	; (8000df8 <MX_GPIO_Init+0x160>)
 8000d14:	f001 fbc2 	bl	800249c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f240 1101 	movw	r1, #257	; 0x101
 8000d1e:	4837      	ldr	r0, [pc, #220]	; (8000dfc <MX_GPIO_Init+0x164>)
 8000d20:	f001 fbbc 	bl	800249c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d24:	2303      	movs	r3, #3
 8000d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d30:	2300      	movs	r3, #0
 8000d32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	4619      	mov	r1, r3
 8000d3a:	482f      	ldr	r0, [pc, #188]	; (8000df8 <MX_GPIO_Init+0x160>)
 8000d3c:	f001 fa2c 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d46:	2303      	movs	r3, #3
 8000d48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	4619      	mov	r1, r3
 8000d54:	482a      	ldr	r0, [pc, #168]	; (8000e00 <MX_GPIO_Init+0x168>)
 8000d56:	f001 fa1f 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d5a:	f649 730f 	movw	r3, #40719	; 0x9f0f
 8000d5e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d60:	2303      	movs	r3, #3
 8000d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d72:	f001 fa11 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000d76:	f240 1301 	movw	r3, #257	; 0x101
 8000d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d84:	2300      	movs	r3, #0
 8000d86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	481b      	ldr	r0, [pc, #108]	; (8000dfc <MX_GPIO_Init+0x164>)
 8000d90:	f001 fa02 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d94:	2310      	movs	r3, #16
 8000d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	4815      	ldr	r0, [pc, #84]	; (8000dfc <MX_GPIO_Init+0x164>)
 8000da8:	f001 f9f6 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000dac:	2360      	movs	r3, #96	; 0x60
 8000dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_GPIO_Init+0x16c>)
 8000db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	480f      	ldr	r0, [pc, #60]	; (8000dfc <MX_GPIO_Init+0x164>)
 8000dc0:	f001 f9ea 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dc4:	2380      	movs	r3, #128	; 0x80
 8000dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <MX_GPIO_Init+0x16c>)
 8000dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4809      	ldr	r0, [pc, #36]	; (8000dfc <MX_GPIO_Init+0x164>)
 8000dd8:	f001 f9de 	bl	8002198 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	2017      	movs	r0, #23
 8000de2:	f000 fed8 	bl	8001b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000de6:	2017      	movs	r0, #23
 8000de8:	f000 feef 	bl	8001bca <HAL_NVIC_EnableIRQ>

}
 8000dec:	bf00      	nop
 8000dee:	3728      	adds	r7, #40	; 0x28
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40021000 	.word	0x40021000
 8000df8:	48001400 	.word	0x48001400
 8000dfc:	48000400 	.word	0x48000400
 8000e00:	48001800 	.word	0x48001800
 8000e04:	10110000 	.word	0x10110000

08000e08 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f043 0201 	orr.w	r2, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	601a      	str	r2, [r3, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f06f 0201 	mvn.w	r2, #1
 8000e36:	611a      	str	r2, [r3, #16]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	f043 0201 	orr.w	r2, r3, #1
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	60da      	str	r2, [r3, #12]
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <HAL_SPI_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == hspi1.Instance)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <HAL_SPI_RxCpltCallback+0x2c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d107      	bne.n	8000e88 <HAL_SPI_RxCpltCallback+0x24>
	{
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wp, sizeof(wp));
 8000e78:	220c      	movs	r2, #12
 8000e7a:	4906      	ldr	r1, [pc, #24]	; (8000e94 <HAL_SPI_RxCpltCallback+0x30>)
 8000e7c:	4804      	ldr	r0, [pc, #16]	; (8000e90 <HAL_SPI_RxCpltCallback+0x2c>)
 8000e7e:	f002 fcc5 	bl	800380c <HAL_SPI_Receive_IT>
		spi_rx_f = 1;
 8000e82:	4b05      	ldr	r3, [pc, #20]	; (8000e98 <HAL_SPI_RxCpltCallback+0x34>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
	}
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000240 	.word	0x20000240
 8000e94:	20000234 	.word	0x20000234
 8000e98:	20000224 	.word	0x20000224

08000e9c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	2b80      	cmp	r3, #128	; 0x80
 8000eaa:	d01a      	beq.n	8000ee2 <HAL_GPIO_EXTI_Callback+0x46>
 8000eac:	2b80      	cmp	r3, #128	; 0x80
 8000eae:	dc1e      	bgt.n	8000eee <HAL_GPIO_EXTI_Callback+0x52>
 8000eb0:	2b20      	cmp	r3, #32
 8000eb2:	d002      	beq.n	8000eba <HAL_GPIO_EXTI_Callback+0x1e>
 8000eb4:	2b40      	cmp	r3, #64	; 0x40
 8000eb6:	d00a      	beq.n	8000ece <HAL_GPIO_EXTI_Callback+0x32>
		//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,SET);
		//bFlag = true;
		break;
	}
	//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,RESET);
}
 8000eb8:	e019      	b.n	8000eee <HAL_GPIO_EXTI_Callback+0x52>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_0);
 8000eba:	2101      	movs	r1, #1
 8000ebc:	480e      	ldr	r0, [pc, #56]	; (8000ef8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000ebe:	f001 fb05 	bl	80024cc <HAL_GPIO_TogglePin>
		a_pls_cnt++;
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <HAL_GPIO_EXTI_Callback+0x60>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	; (8000efc <HAL_GPIO_EXTI_Callback+0x60>)
 8000eca:	6013      	str	r3, [r2, #0]
		break;
 8000ecc:	e00f      	b.n	8000eee <HAL_GPIO_EXTI_Callback+0x52>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_1);
 8000ece:	2102      	movs	r1, #2
 8000ed0:	4809      	ldr	r0, [pc, #36]	; (8000ef8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000ed2:	f001 fafb 	bl	80024cc <HAL_GPIO_TogglePin>
		b_pls_cnt++;
 8000ed6:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x64>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	3301      	adds	r3, #1
 8000edc:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x64>)
 8000ede:	6013      	str	r3, [r2, #0]
		break;
 8000ee0:	e005      	b.n	8000eee <HAL_GPIO_EXTI_Callback+0x52>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8000ee2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ee6:	4807      	ldr	r0, [pc, #28]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x68>)
 8000ee8:	f001 faf0 	bl	80024cc <HAL_GPIO_TogglePin>
		break;
 8000eec:	bf00      	nop
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	48001400 	.word	0x48001400
 8000efc:	2000021c 	.word	0x2000021c
 8000f00:	20000220 	.word	0x20000220
 8000f04:	48000400 	.word	0x48000400

08000f08 <diameter>:

float diameter(float radius)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2 * 3.1415 * radius);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fb40 	bl	8000598 <__aeabi_f2d>
 8000f18:	a309      	add	r3, pc, #36	; (adr r3, 8000f40 <diameter+0x38>)
 8000f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1e:	f7ff fb93 	bl	8000648 <__aeabi_dmul>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f7ff fe65 	bl	8000bf8 <__aeabi_d2f>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	ee07 3a90 	vmov	s15, r3
}
 8000f34:	eeb0 0a67 	vmov.f32	s0, s15
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	c083126f 	.word	0xc083126f
 8000f44:	401921ca 	.word	0x401921ca

08000f48 <n_of_rot_to_photo_dist>:

float n_of_rot_to_photo_dist(float tgt_dist, float w_diameter)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f52:	edc7 0a00 	vstr	s1, [r7]
	return (tgt_dist / w_diameter);
 8000f56:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f5a:	edd7 7a00 	vldr	s15, [r7]
 8000f5e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f62:	eef0 7a66 	vmov.f32	s15, s13
}
 8000f66:	eeb0 0a67 	vmov.f32	s0, s15
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <tgt_pls_cnt>:

int tgt_pls_cnt(float w_turn_enc_pls, int enc_pls_f)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f7e:	6038      	str	r0, [r7, #0]
	return (int) ((((w_turn_enc_pls * enc_pls_f) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	ee07 3a90 	vmov	s15, r3
 8000f86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
	return (int) ((((w_turn_enc_pls * enc_pls_f) / TARGET_PULSE_NUMBER)
 8000f92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f96:	ee17 3a90 	vmov	r3, s15
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <save_w_param>:

void save_w_param(wheel_param_t *wp)
{
 8000fa6:	b590      	push	{r4, r7, lr}
 8000fa8:	b089      	sub	sp, #36	; 0x24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8000fae:	f000 fee3 	bl	8001d78 <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_PAGES;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
		fler.Banks = 1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	613b      	str	r3, [r7, #16]
		fler.Page = 63;
 8000fba:	233f      	movs	r3, #63	; 0x3f
 8000fbc:	617b      	str	r3, [r7, #20]
		fler.NbPages = 1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	61bb      	str	r3, [r7, #24]
		HAL_FLASHEx_Erase(&fler, &perr);
 8000fc2:	f107 0208 	add.w	r2, r7, #8
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 ffbf 	bl	8001f50 <HAL_FLASHEx_Erase>
		register uint64_t *_targetAddr = (uint64_t*) (wp);
 8000fd2:	687c      	ldr	r4, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	77fb      	strb	r3, [r7, #31]
 8000fd8:	e012      	b.n	8001000 <save_w_param+0x5a>
				sizeof(uint64_t))
		{
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint64_t)]);
 8000fda:	7ffb      	ldrb	r3, [r7, #31]
 8000fdc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000fe0:	f503 33fc 	add.w	r3, r3, #129024	; 0x1f800
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8000fe4:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint64_t)]);
 8000fe6:	7ffb      	ldrb	r3, [r7, #31]
 8000fe8:	08db      	lsrs	r3, r3, #3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	4423      	add	r3, r4
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8000ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f000 fe69 	bl	8001ccc <HAL_FLASH_Program>
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 8000ffa:	7ffb      	ldrb	r3, [r7, #31]
 8000ffc:	3308      	adds	r3, #8
 8000ffe:	77fb      	strb	r3, [r7, #31]
 8001000:	7ffb      	ldrb	r3, [r7, #31]
 8001002:	2b18      	cmp	r3, #24
 8001004:	d9e9      	bls.n	8000fda <save_w_param+0x34>
		}
	}
	HAL_FLASH_Lock();
 8001006:	f000 fed9 	bl	8001dbc <HAL_FLASH_Lock>
}
 800100a:	bf00      	nop
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd90      	pop	{r4, r7, pc}
	...

08001014 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001014:	b598      	push	{r3, r4, r7, lr}
 8001016:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 8001018:	4a49      	ldr	r2, [pc, #292]	; (8001140 <main+0x12c>)
 800101a:	4b4a      	ldr	r3, [pc, #296]	; (8001144 <main+0x130>)
 800101c:	4614      	mov	r4, r2
 800101e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001020:	6020      	str	r0, [r4, #0]
 8001022:	6061      	str	r1, [r4, #4]
 8001024:	60a2      	str	r2, [r4, #8]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001026:	f000 fc48 	bl	80018ba <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800102a:	f000 f89f 	bl	800116c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800102e:	f7ff fe33 	bl	8000c98 <MX_GPIO_Init>
	MX_TIM3_Init();
 8001032:	f000 fbd9 	bl	80017e8 <MX_TIM3_Init>
	MX_SPI1_Init();
 8001036:	f000 f8eb 	bl	8001210 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800103a:	4843      	ldr	r0, [pc, #268]	; (8001148 <main+0x134>)
 800103c:	f7ff ff02 	bl	8000e44 <LL_TIM_EnableIT_UPDATE>

	HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wp, sizeof(wp));
 8001040:	220c      	movs	r2, #12
 8001042:	493f      	ldr	r1, [pc, #252]	; (8001140 <main+0x12c>)
 8001044:	4841      	ldr	r0, [pc, #260]	; (800114c <main+0x138>)
 8001046:	f002 fbe1 	bl	800380c <HAL_SPI_Receive_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_Delay(100);
 800104a:	2064      	movs	r0, #100	; 0x64
 800104c:	f000 fca6 	bl	800199c <HAL_Delay>
	enc_val_for_photo_dist = tgt_pls_cnt(
 8001050:	4b3b      	ldr	r3, [pc, #236]	; (8001140 <main+0x12c>)
 8001052:	685c      	ldr	r4, [r3, #4]
 8001054:	4623      	mov	r3, r4
 8001056:	461c      	mov	r4, r3
 8001058:	4b39      	ldr	r3, [pc, #228]	; (8001140 <main+0x12c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	ee00 3a10 	vmov	s0, r3
 8001060:	f7ff ff52 	bl	8000f08 <diameter>
 8001064:	eef0 7a40 	vmov.f32	s15, s0
 8001068:	eef0 0a67 	vmov.f32	s1, s15
 800106c:	ee00 4a10 	vmov	s0, r4
 8001070:	f7ff ff6a 	bl	8000f48 <n_of_rot_to_photo_dist>
 8001074:	eef0 7a40 	vmov.f32	s15, s0
			n_of_rot_to_photo_dist(wp.tgt_dist, diameter(wp.car_w_rad)),
			wp.one_rot_enc_pls);
 8001078:	4b31      	ldr	r3, [pc, #196]	; (8001140 <main+0x12c>)
 800107a:	689b      	ldr	r3, [r3, #8]
	enc_val_for_photo_dist = tgt_pls_cnt(
 800107c:	4618      	mov	r0, r3
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	f7ff ff77 	bl	8000f74 <tgt_pls_cnt>
 8001086:	4603      	mov	r3, r0
 8001088:	4a31      	ldr	r2, [pc, #196]	; (8001150 <main+0x13c>)
 800108a:	6013      	str	r3, [r2, #0]

	while (1)
	{
		//HAL_SPI_Receive(&hspi1, (uint8_t*) &wp, sizeof(wp), 1000);
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wp, sizeof(wp));
 800108c:	220c      	movs	r2, #12
 800108e:	492c      	ldr	r1, [pc, #176]	; (8001140 <main+0x12c>)
 8001090:	482e      	ldr	r0, [pc, #184]	; (800114c <main+0x138>)
 8001092:	f002 fbbb 	bl	800380c <HAL_SPI_Receive_IT>

		if (spi_rx_f == 1)
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <main+0x140>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d138      	bne.n	8001110 <main+0xfc>
		{
			// R
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wp.car_w_rad,
 800109e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a2:	2204      	movs	r2, #4
 80010a4:	4926      	ldr	r1, [pc, #152]	; (8001140 <main+0x12c>)
 80010a6:	4829      	ldr	r0, [pc, #164]	; (800114c <main+0x138>)
 80010a8:	f002 f874 	bl	8003194 <HAL_SPI_Receive>
					sizeof(wp.car_w_rad), 1000);
			//wp.wheelRadius = atof(&wp.wheelRadius);

			// E
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wp.one_rot_enc_pls,
 80010ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b0:	2204      	movs	r2, #4
 80010b2:	4929      	ldr	r1, [pc, #164]	; (8001158 <main+0x144>)
 80010b4:	4825      	ldr	r0, [pc, #148]	; (800114c <main+0x138>)
 80010b6:	f002 f86d 	bl	8003194 <HAL_SPI_Receive>
					sizeof(wp.one_rot_enc_pls), 1000);
			//wp.encoderPulseCount = atoi(&wp.encoderPulseCount);

			// T
			HAL_SPI_Receive(&hspi1, (uint8_t*) &wp.tgt_dist,
 80010ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010be:	2204      	movs	r2, #4
 80010c0:	4926      	ldr	r1, [pc, #152]	; (800115c <main+0x148>)
 80010c2:	4822      	ldr	r0, [pc, #136]	; (800114c <main+0x138>)
 80010c4:	f002 f866 	bl	8003194 <HAL_SPI_Receive>
					sizeof(wp.tgt_dist), 1000);
			//wp.targetDistance = atof(&wp.targetDistance);

			enc_val_for_photo_dist = tgt_pls_cnt(
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <main+0x12c>)
 80010ca:	685c      	ldr	r4, [r3, #4]
 80010cc:	4623      	mov	r3, r4
 80010ce:	461c      	mov	r4, r3
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <main+0x12c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	ee00 3a10 	vmov	s0, r3
 80010d8:	f7ff ff16 	bl	8000f08 <diameter>
 80010dc:	eef0 7a40 	vmov.f32	s15, s0
 80010e0:	eef0 0a67 	vmov.f32	s1, s15
 80010e4:	ee00 4a10 	vmov	s0, r4
 80010e8:	f7ff ff2e 	bl	8000f48 <n_of_rot_to_photo_dist>
 80010ec:	eef0 7a40 	vmov.f32	s15, s0
					n_of_rot_to_photo_dist(wp.tgt_dist, diameter(wp.car_w_rad)),
					wp.one_rot_enc_pls);
 80010f0:	4b13      	ldr	r3, [pc, #76]	; (8001140 <main+0x12c>)
 80010f2:	689b      	ldr	r3, [r3, #8]
			enc_val_for_photo_dist = tgt_pls_cnt(
 80010f4:	4618      	mov	r0, r3
 80010f6:	eeb0 0a67 	vmov.f32	s0, s15
 80010fa:	f7ff ff3b 	bl	8000f74 <tgt_pls_cnt>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a13      	ldr	r2, [pc, #76]	; (8001150 <main+0x13c>)
 8001102:	6013      	str	r3, [r2, #0]
			spi_rx_f = 0;
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <main+0x140>)
 8001106:	2200      	movs	r2, #0
 8001108:	701a      	strb	r2, [r3, #0]
			save_w_param(&wp);
 800110a:	480d      	ldr	r0, [pc, #52]	; (8001140 <main+0x12c>)
 800110c:	f7ff ff4b 	bl	8000fa6 <save_w_param>
		}

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (a_pls_cnt >= enc_val_for_photo_dist)
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <main+0x14c>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <main+0x13c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	dbb7      	blt.n	800108c <main+0x78>
		{
			a_pls_cnt = 0;
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <main+0x14c>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
			b_pls_cnt = 0;
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <main+0x150>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET); // Main Interrupt
 8001128:	2201      	movs	r2, #1
 800112a:	2101      	movs	r1, #1
 800112c:	480e      	ldr	r0, [pc, #56]	; (8001168 <main+0x154>)
 800112e:	f001 f9b5 	bl	800249c <HAL_GPIO_WritePin>
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8001132:	4805      	ldr	r0, [pc, #20]	; (8001148 <main+0x134>)
 8001134:	f7ff fe78 	bl	8000e28 <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8001138:	4803      	ldr	r0, [pc, #12]	; (8001148 <main+0x134>)
 800113a:	f7ff fe65 	bl	8000e08 <LL_TIM_EnableCounter>
		HAL_SPI_Receive_IT(&hspi1, (uint8_t*) &wp, sizeof(wp));
 800113e:	e7a5      	b.n	800108c <main+0x78>
 8001140:	20000234 	.word	0x20000234
 8001144:	0801f800 	.word	0x0801f800
 8001148:	40000400 	.word	0x40000400
 800114c:	20000240 	.word	0x20000240
 8001150:	20000000 	.word	0x20000000
 8001154:	20000224 	.word	0x20000224
 8001158:	2000023c 	.word	0x2000023c
 800115c:	20000238 	.word	0x20000238
 8001160:	2000021c 	.word	0x2000021c
 8001164:	20000220 	.word	0x20000220
 8001168:	48000400 	.word	0x48000400

0800116c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b094      	sub	sp, #80	; 0x50
 8001170:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001172:	f107 0318 	add.w	r3, r7, #24
 8001176:	2238      	movs	r2, #56	; 0x38
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f003 f9f6 	bl	800456c <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800118e:	2000      	movs	r0, #0
 8001190:	f001 f9ce 	bl	8002530 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001194:	2302      	movs	r3, #2
 8001196:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001198:	f44f 7380 	mov.w	r3, #256	; 0x100
 800119c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800119e:	2340      	movs	r3, #64	; 0x40
 80011a0:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a2:	2302      	movs	r3, #2
 80011a4:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a6:	2302      	movs	r3, #2
 80011a8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80011aa:	2302      	movs	r3, #2
 80011ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 42;
 80011ae:	232a      	movs	r3, #42	; 0x2a
 80011b0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b2:	2302      	movs	r3, #2
 80011b4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011b6:	2302      	movs	r3, #2
 80011b8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011ba:	2302      	movs	r3, #2
 80011bc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011be:	f107 0318 	add.w	r3, r7, #24
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 fa58 	bl	8002678 <HAL_RCC_OscConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x66>
	{
		Error_Handler();
 80011ce:	f000 f818 	bl	8001202 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80011d2:	230f      	movs	r3, #15
 80011d4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d6:	2303      	movs	r3, #3
 80011d8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	2108      	movs	r1, #8
 80011ea:	4618      	mov	r0, r3
 80011ec:	f001 fd5c 	bl	8002ca8 <HAL_RCC_ClockConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0x8e>
	{
		Error_Handler();
 80011f6:	f000 f804 	bl	8001202 <Error_Handler>
	}
}
 80011fa:	bf00      	nop
 80011fc:	3750      	adds	r7, #80	; 0x50
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <MX_SPI1_Init+0x68>)
 8001216:	4a19      	ldr	r2, [pc, #100]	; (800127c <MX_SPI1_Init+0x6c>)
 8001218:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800121a:	4b17      	ldr	r3, [pc, #92]	; (8001278 <MX_SPI1_Init+0x68>)
 800121c:	2200      	movs	r2, #0
 800121e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001220:	4b15      	ldr	r3, [pc, #84]	; (8001278 <MX_SPI1_Init+0x68>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001226:	4b14      	ldr	r3, [pc, #80]	; (8001278 <MX_SPI1_Init+0x68>)
 8001228:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800122c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <MX_SPI1_Init+0x68>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001234:	4b10      	ldr	r3, [pc, #64]	; (8001278 <MX_SPI1_Init+0x68>)
 8001236:	2200      	movs	r2, #0
 8001238:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <MX_SPI1_Init+0x68>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001240:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <MX_SPI1_Init+0x68>)
 8001242:	2200      	movs	r2, #0
 8001244:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <MX_SPI1_Init+0x68>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <MX_SPI1_Init+0x68>)
 800124e:	2200      	movs	r2, #0
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_SPI1_Init+0x68>)
 8001254:	2207      	movs	r2, #7
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <MX_SPI1_Init+0x68>)
 800125a:	2200      	movs	r2, #0
 800125c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_SPI1_Init+0x68>)
 8001260:	2200      	movs	r2, #0
 8001262:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	; (8001278 <MX_SPI1_Init+0x68>)
 8001266:	f001 ff03 	bl	8003070 <HAL_SPI_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001270:	f7ff ffc7 	bl	8001202 <Error_Handler>
  }

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000240 	.word	0x20000240
 800127c:	40013000 	.word	0x40013000

08001280 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	; 0x28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a1b      	ldr	r2, [pc, #108]	; (800130c <HAL_SPI_MspInit+0x8c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d130      	bne.n	8001304 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012a6:	4a1a      	ldr	r2, [pc, #104]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012ac:	6613      	str	r3, [r2, #96]	; 0x60
 80012ae:	4b18      	ldr	r3, [pc, #96]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012be:	4a14      	ldr	r2, [pc, #80]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c6:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012d2:	23f0      	movs	r3, #240	; 0xf0
 80012d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d6:	2302      	movs	r3, #2
 80012d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012de:	2300      	movs	r3, #0
 80012e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012e2:	2305      	movs	r3, #5
 80012e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4619      	mov	r1, r3
 80012ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f0:	f000 ff52 	bl	8002198 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2100      	movs	r1, #0
 80012f8:	2023      	movs	r0, #35	; 0x23
 80012fa:	f000 fc4c 	bl	8001b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80012fe:	2023      	movs	r0, #35	; 0x23
 8001300:	f000 fc63 	bl	8001bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001304:	bf00      	nop
 8001306:	3728      	adds	r7, #40	; 0x28
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40013000 	.word	0x40013000
 8001310:	40021000 	.word	0x40021000

08001314 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	4a04      	ldr	r2, [pc, #16]	; (8001330 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800131e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001322:	6093      	str	r3, [r2, #8]
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40007000 	.word	0x40007000

08001334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_MspInit+0x44>)
 800133c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800133e:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <HAL_MspInit+0x44>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6613      	str	r3, [r2, #96]	; 0x60
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <HAL_MspInit+0x44>)
 8001348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <HAL_MspInit+0x44>)
 8001354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001356:	4a08      	ldr	r2, [pc, #32]	; (8001378 <HAL_MspInit+0x44>)
 8001358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800135c:	6593      	str	r3, [r2, #88]	; 0x58
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_MspInit+0x44>)
 8001360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableDeadBatteryPD();
 800136a:	f7ff ffd3 	bl	8001314 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000

0800137c <LL_TIM_DisableCounter>:
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f023 0201 	bic.w	r2, r3, #1
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	601a      	str	r2, [r3, #0]
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <LL_TIM_ClearFlag_UPDATE>:
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f06f 0201 	mvn.w	r2, #1
 80013aa:	611a      	str	r2, [r3, #16]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ca:	e7fe      	b.n	80013ca <HardFault_Handler+0x4>

080013cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <MemManage_Handler+0x4>

080013d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d6:	e7fe      	b.n	80013d6 <BusFault_Handler+0x4>

080013d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013dc:	e7fe      	b.n	80013dc <UsageFault_Handler+0x4>

080013de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800140c:	f000 faa8 	bl	8001960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}

08001414 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001418:	2020      	movs	r0, #32
 800141a:	f001 f871 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800141e:	2040      	movs	r0, #64	; 0x40
 8001420:	f001 f86e 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001424:	2080      	movs	r0, #128	; 0x80
 8001426:	f001 f86b 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8001434:	4806      	ldr	r0, [pc, #24]	; (8001450 <TIM3_IRQHandler+0x20>)
 8001436:	f7ff ffa1 	bl	800137c <LL_TIM_DisableCounter>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2101      	movs	r1, #1
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <TIM3_IRQHandler+0x24>)
 8001440:	f001 f82c 	bl	800249c <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8001444:	4802      	ldr	r0, [pc, #8]	; (8001450 <TIM3_IRQHandler+0x20>)
 8001446:	f7ff ffa9 	bl	800139c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40000400 	.word	0x40000400
 8001454:	48000400 	.word	0x48000400

08001458 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <SPI1_IRQHandler+0x10>)
 800145e:	f002 fb2d 	bl	8003abc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000240 	.word	0x20000240

0800146c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
	return 1;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <_kill>:

int _kill(int pid, int sig)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001486:	f003 f847 	bl	8004518 <__errno>
 800148a:	4603      	mov	r3, r0
 800148c:	2216      	movs	r2, #22
 800148e:	601a      	str	r2, [r3, #0]
	return -1;
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_exit>:

void _exit (int status)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ffe7 	bl	800147c <_kill>
	while (1) {}		/* Make sure we hang here */
 80014ae:	e7fe      	b.n	80014ae <_exit+0x12>

080014b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	e00a      	b.n	80014d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014c2:	f3af 8000 	nop.w
 80014c6:	4601      	mov	r1, r0
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	60ba      	str	r2, [r7, #8]
 80014ce:	b2ca      	uxtb	r2, r1
 80014d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	3301      	adds	r3, #1
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	dbf0      	blt.n	80014c2 <_read+0x12>
	}

return len;
 80014e0:	687b      	ldr	r3, [r7, #4]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	e009      	b.n	8001510 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	60ba      	str	r2, [r7, #8]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3301      	adds	r3, #1
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	429a      	cmp	r2, r3
 8001516:	dbf1      	blt.n	80014fc <_write+0x12>
	}
	return len;
 8001518:	687b      	ldr	r3, [r7, #4]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_close>:

int _close(int file)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
	return -1;
 800152a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153a:	b480      	push	{r7}
 800153c:	b083      	sub	sp, #12
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800154a:	605a      	str	r2, [r3, #4]
	return 0;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <_isatty>:

int _isatty(int file)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
	return 1;
 8001562:	2301      	movs	r3, #1
}
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
	return 0;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
	...

0800158c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001594:	4b11      	ldr	r3, [pc, #68]	; (80015dc <_sbrk+0x50>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d102      	bne.n	80015a2 <_sbrk+0x16>
		heap_end = &end;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <_sbrk+0x50>)
 800159e:	4a10      	ldr	r2, [pc, #64]	; (80015e0 <_sbrk+0x54>)
 80015a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <_sbrk+0x50>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <_sbrk+0x50>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4413      	add	r3, r2
 80015b0:	466a      	mov	r2, sp
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d907      	bls.n	80015c6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80015b6:	f002 ffaf 	bl	8004518 <__errno>
 80015ba:	4603      	mov	r3, r0
 80015bc:	220c      	movs	r2, #12
 80015be:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	e006      	b.n	80015d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80015c6:	4b05      	ldr	r3, [pc, #20]	; (80015dc <_sbrk+0x50>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	4a03      	ldr	r2, [pc, #12]	; (80015dc <_sbrk+0x50>)
 80015d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80015d2:	68fb      	ldr	r3, [r7, #12]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000228 	.word	0x20000228
 80015e0:	200002b8 	.word	0x200002b8

080015e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <SystemInit+0x28>)
 80015ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ee:	4a07      	ldr	r2, [pc, #28]	; (800160c <SystemInit+0x28>)
 80015f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015f8:	4b04      	ldr	r3, [pc, #16]	; (800160c <SystemInit+0x28>)
 80015fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015fe:	609a      	str	r2, [r3, #8]
#endif
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <__NVIC_GetPriorityGrouping+0x18>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	f003 0307 	and.w	r3, r3, #7
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	2b00      	cmp	r3, #0
 800163c:	db0b      	blt.n	8001656 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	f003 021f 	and.w	r2, r3, #31
 8001644:	4907      	ldr	r1, [pc, #28]	; (8001664 <__NVIC_EnableIRQ+0x38>)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	095b      	lsrs	r3, r3, #5
 800164c:	2001      	movs	r0, #1
 800164e:	fa00 f202 	lsl.w	r2, r0, r2
 8001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000e100 	.word	0xe000e100

08001668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	2b00      	cmp	r3, #0
 800167a:	db0a      	blt.n	8001692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <__NVIC_SetPriority+0x4c>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	440b      	add	r3, r1
 800168c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001690:	e00a      	b.n	80016a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4908      	ldr	r1, [pc, #32]	; (80016b8 <__NVIC_SetPriority+0x50>)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	3b04      	subs	r3, #4
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	440b      	add	r3, r1
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f1c3 0307 	rsb	r3, r3, #7
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	bf28      	it	cs
 80016da:	2304      	movcs	r3, #4
 80016dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3304      	adds	r3, #4
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d902      	bls.n	80016ec <NVIC_EncodePriority+0x30>
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3b03      	subs	r3, #3
 80016ea:	e000      	b.n	80016ee <NVIC_EncodePriority+0x32>
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	401a      	ands	r2, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43d9      	mvns	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4313      	orrs	r3, r2
         );
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <LL_TIM_DisableARRPreload>:
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	601a      	str	r2, [r3, #0]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <LL_TIM_SetClockSource>:
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
 800174a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8001754:	f023 0307 	bic.w	r3, r3, #7
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	431a      	orrs	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	609a      	str	r2, [r3, #8]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <LL_TIM_SetTriggerOutput>:
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800177e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	605a      	str	r2, [r3, #4]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_TIM_DisableMasterSlaveMode>:
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	609a      	str	r2, [r3, #8]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
	...

080017b8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017c4:	4907      	ldr	r1, [pc, #28]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4013      	ands	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	40021000 	.word	0x40021000

080017e8 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80017fc:	2002      	movs	r0, #2
 80017fe:	f7ff ffdb 	bl	80017b8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001802:	f7ff ff05 	bl	8001610 <__NVIC_GetPriorityGrouping>
 8001806:	4603      	mov	r3, r0
 8001808:	2200      	movs	r2, #0
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff ff55 	bl	80016bc <NVIC_EncodePriority>
 8001812:	4603      	mov	r3, r0
 8001814:	4619      	mov	r1, r3
 8001816:	201d      	movs	r0, #29
 8001818:	f7ff ff26 	bl	8001668 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800181c:	201d      	movs	r0, #29
 800181e:	f7ff ff05 	bl	800162c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 16799;
 8001822:	f244 139f 	movw	r3, #16799	; 0x419f
 8001826:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 800182c:	232c      	movs	r3, #44	; 0x2c
 800182e:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	4619      	mov	r1, r3
 8001838:	480a      	ldr	r0, [pc, #40]	; (8001864 <MX_TIM3_Init+0x7c>)
 800183a:	f002 fde3 	bl	8004404 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 800183e:	4809      	ldr	r0, [pc, #36]	; (8001864 <MX_TIM3_Init+0x7c>)
 8001840:	f7ff ff6f 	bl	8001722 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001844:	2100      	movs	r1, #0
 8001846:	4807      	ldr	r0, [pc, #28]	; (8001864 <MX_TIM3_Init+0x7c>)
 8001848:	f7ff ff7b 	bl	8001742 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_UPDATE);
 800184c:	2120      	movs	r1, #32
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_TIM3_Init+0x7c>)
 8001850:	f7ff ff8c 	bl	800176c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001854:	4803      	ldr	r0, [pc, #12]	; (8001864 <MX_TIM3_Init+0x7c>)
 8001856:	f7ff ff9e 	bl	8001796 <LL_TIM_DisableMasterSlaveMode>

}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40000400 	.word	0x40000400

08001868 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001868:	480d      	ldr	r0, [pc, #52]	; (80018a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800186a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800186c:	480d      	ldr	r0, [pc, #52]	; (80018a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800186e:	490e      	ldr	r1, [pc, #56]	; (80018a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001870:	4a0e      	ldr	r2, [pc, #56]	; (80018ac <LoopForever+0xe>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001874:	e002      	b.n	800187c <LoopCopyDataInit>

08001876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187a:	3304      	adds	r3, #4

0800187c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800187c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800187e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001880:	d3f9      	bcc.n	8001876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001882:	4a0b      	ldr	r2, [pc, #44]	; (80018b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001884:	4c0b      	ldr	r4, [pc, #44]	; (80018b4 <LoopForever+0x16>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001888:	e001      	b.n	800188e <LoopFillZerobss>

0800188a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800188c:	3204      	adds	r2, #4

0800188e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800188e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001890:	d3fb      	bcc.n	800188a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001892:	f7ff fea7 	bl	80015e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001896:	f002 fe45 	bl	8004524 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800189a:	f7ff fbbb 	bl	8001014 <main>

0800189e <LoopForever>:

LoopForever:
    b LoopForever
 800189e:	e7fe      	b.n	800189e <LoopForever>
  ldr   r0, =_estack
 80018a0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80018a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018a8:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80018ac:	08007334 	.word	0x08007334
  ldr r2, =_sbss
 80018b0:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80018b4:	200002b8 	.word	0x200002b8

080018b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018b8:	e7fe      	b.n	80018b8 <ADC1_2_IRQHandler>

080018ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018c0:	2300      	movs	r3, #0
 80018c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c4:	2003      	movs	r0, #3
 80018c6:	f000 f95b 	bl	8001b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018ca:	2000      	movs	r0, #0
 80018cc:	f000 f80e 	bl	80018ec <HAL_InitTick>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d002      	beq.n	80018dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	71fb      	strb	r3, [r7, #7]
 80018da:	e001      	b.n	80018e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018dc:	f7ff fd2a 	bl	8001334 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018e0:	79fb      	ldrb	r3, [r7, #7]

}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018f4:	2300      	movs	r3, #0
 80018f6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <HAL_InitTick+0x68>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d022      	beq.n	8001946 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001900:	4b15      	ldr	r3, [pc, #84]	; (8001958 <HAL_InitTick+0x6c>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <HAL_InitTick+0x68>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800190c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001910:	fbb2 f3f3 	udiv	r3, r2, r3
 8001914:	4618      	mov	r0, r3
 8001916:	f000 f966 	bl	8001be6 <HAL_SYSTICK_Config>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d10f      	bne.n	8001940 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b0f      	cmp	r3, #15
 8001924:	d809      	bhi.n	800193a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001926:	2200      	movs	r2, #0
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	f04f 30ff 	mov.w	r0, #4294967295
 800192e:	f000 f932 	bl	8001b96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001932:	4a0a      	ldr	r2, [pc, #40]	; (800195c <HAL_InitTick+0x70>)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	e007      	b.n	800194a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	73fb      	strb	r3, [r7, #15]
 800193e:	e004      	b.n	800194a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e001      	b.n	800194a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800194a:	7bfb      	ldrb	r3, [r7, #15]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000000c 	.word	0x2000000c
 8001958:	20000004 	.word	0x20000004
 800195c:	20000008 	.word	0x20000008

08001960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001964:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_IncTick+0x1c>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b05      	ldr	r3, [pc, #20]	; (8001980 <HAL_IncTick+0x20>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4413      	add	r3, r2
 800196e:	4a03      	ldr	r2, [pc, #12]	; (800197c <HAL_IncTick+0x1c>)
 8001970:	6013      	str	r3, [r2, #0]
}
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	200002a4 	.word	0x200002a4
 8001980:	2000000c 	.word	0x2000000c

08001984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return uwTick;
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <HAL_GetTick+0x14>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	200002a4 	.word	0x200002a4

0800199c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019a4:	f7ff ffee 	bl	8001984 <HAL_GetTick>
 80019a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b4:	d004      	beq.n	80019c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_Delay+0x40>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4413      	add	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019c0:	bf00      	nop
 80019c2:	f7ff ffdf 	bl	8001984 <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d8f7      	bhi.n	80019c2 <HAL_Delay+0x26>
  {
  }
}
 80019d2:	bf00      	nop
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	2000000c 	.word	0x2000000c

080019e0 <__NVIC_SetPriorityGrouping>:
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a12:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60d3      	str	r3, [r2, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_GetPriorityGrouping>:
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <__NVIC_GetPriorityGrouping+0x18>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	f003 0307 	and.w	r3, r3, #7
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_EnableIRQ>:
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4907      	ldr	r1, [pc, #28]	; (8001a7c <__NVIC_EnableIRQ+0x38>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <__NVIC_SetPriority>:
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db0a      	blt.n	8001aaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	490c      	ldr	r1, [pc, #48]	; (8001acc <__NVIC_SetPriority+0x4c>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001aa8:	e00a      	b.n	8001ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4908      	ldr	r1, [pc, #32]	; (8001ad0 <__NVIC_SetPriority+0x50>)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	3b04      	subs	r3, #4
 8001ab8:	0112      	lsls	r2, r2, #4
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	440b      	add	r3, r1
 8001abe:	761a      	strb	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000e100 	.word	0xe000e100
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <NVIC_EncodePriority>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b089      	sub	sp, #36	; 0x24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f1c3 0307 	rsb	r3, r3, #7
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	bf28      	it	cs
 8001af2:	2304      	movcs	r3, #4
 8001af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3304      	adds	r3, #4
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d902      	bls.n	8001b04 <NVIC_EncodePriority+0x30>
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3b03      	subs	r3, #3
 8001b02:	e000      	b.n	8001b06 <NVIC_EncodePriority+0x32>
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	401a      	ands	r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	43d9      	mvns	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	4313      	orrs	r3, r2
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3724      	adds	r7, #36	; 0x24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b4c:	d301      	bcc.n	8001b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e00f      	b.n	8001b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b52:	4a0a      	ldr	r2, [pc, #40]	; (8001b7c <SysTick_Config+0x40>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b5a:	210f      	movs	r1, #15
 8001b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b60:	f7ff ff8e 	bl	8001a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <SysTick_Config+0x40>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6a:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <SysTick_Config+0x40>)
 8001b6c:	2207      	movs	r2, #7
 8001b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	e000e010 	.word	0xe000e010

08001b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff ff29 	bl	80019e0 <__NVIC_SetPriorityGrouping>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b086      	sub	sp, #24
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
 8001ba2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ba4:	f7ff ff40 	bl	8001a28 <__NVIC_GetPriorityGrouping>
 8001ba8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	68b9      	ldr	r1, [r7, #8]
 8001bae:	6978      	ldr	r0, [r7, #20]
 8001bb0:	f7ff ff90 	bl	8001ad4 <NVIC_EncodePriority>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bba:	4611      	mov	r1, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff5f 	bl	8001a80 <__NVIC_SetPriority>
}
 8001bc2:	bf00      	nop
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff33 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b082      	sub	sp, #8
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff ffa4 	bl	8001b3c <SysTick_Config>
 8001bf4:	4603      	mov	r3, r0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b084      	sub	sp, #16
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d00d      	beq.n	8001c32 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2204      	movs	r2, #4
 8001c1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
 8001c30:	e047      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f022 020e 	bic.w	r2, r2, #14
 8001c40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c66:	f003 021f 	and.w	r2, r3, #31
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	2101      	movs	r1, #1
 8001c70:	fa01 f202 	lsl.w	r2, r1, r2
 8001c74:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001c7e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00c      	beq.n	8001ca2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c96:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001ca0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	4798      	blx	r3
    }
  }
  return status;
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001cde:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <HAL_FLASH_Program+0xa4>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d101      	bne.n	8001cea <HAL_FLASH_Program+0x1e>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	e03e      	b.n	8001d68 <HAL_FLASH_Program+0x9c>
 8001cea:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <HAL_FLASH_Program+0xa4>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cf4:	f000 f87c 	bl	8001df0 <FLASH_WaitForLastOperation>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d12e      	bne.n	8001d60 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d02:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <HAL_FLASH_Program+0xa4>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d107      	bne.n	8001d1e <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d12:	68b8      	ldr	r0, [r7, #8]
 8001d14:	f000 f8c0 	bl	8001e98 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	e010      	b.n	8001d40 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d002      	beq.n	8001d2a <HAL_FLASH_Program+0x5e>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d10a      	bne.n	8001d40 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	68b8      	ldr	r0, [r7, #8]
 8001d30:	f000 f8d8 	bl	8001ee4 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d102      	bne.n	8001d40 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001d3a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001d3e:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d44:	f000 f854 	bl	8001df0 <FLASH_WaitForLastOperation>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d006      	beq.n	8001d60 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001d52:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <HAL_FLASH_Program+0xa8>)
 8001d54:	695a      	ldr	r2, [r3, #20]
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4906      	ldr	r1, [pc, #24]	; (8001d74 <HAL_FLASH_Program+0xa8>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d60:	4b03      	ldr	r3, [pc, #12]	; (8001d70 <HAL_FLASH_Program+0xa4>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8001d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000010 	.word	0x20000010
 8001d74:	40022000 	.word	0x40022000

08001d78 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_FLASH_Unlock+0x38>)
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	da0b      	bge.n	8001da2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <HAL_FLASH_Unlock+0x38>)
 8001d8c:	4a09      	ldr	r2, [pc, #36]	; (8001db4 <HAL_FLASH_Unlock+0x3c>)
 8001d8e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001d90:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <HAL_FLASH_Unlock+0x38>)
 8001d92:	4a09      	ldr	r2, [pc, #36]	; (8001db8 <HAL_FLASH_Unlock+0x40>)
 8001d94:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001d96:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_FLASH_Unlock+0x38>)
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	da01      	bge.n	8001da2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001da2:	79fb      	ldrb	r3, [r7, #7]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	40022000 	.word	0x40022000
 8001db4:	45670123 	.word	0x45670123
 8001db8:	cdef89ab 	.word	0xcdef89ab

08001dbc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <HAL_FLASH_Lock+0x30>)
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	4a08      	ldr	r2, [pc, #32]	; (8001dec <HAL_FLASH_Lock+0x30>)
 8001dcc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001dd0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_FLASH_Lock+0x30>)
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	da01      	bge.n	8001dde <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8001dde:	79fb      	ldrb	r3, [r7, #7]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	40022000 	.word	0x40022000

08001df0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001df8:	f7ff fdc4 	bl	8001984 <HAL_GetTick>
 8001dfc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001dfe:	e009      	b.n	8001e14 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8001e00:	f7ff fdc0 	bl	8001984 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d201      	bcs.n	8001e14 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e038      	b.n	8001e86 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001e14:	4b1e      	ldr	r3, [pc, #120]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e20:	d0ee      	beq.n	8001e00 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001e22:	4b1b      	ldr	r3, [pc, #108]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d01e      	beq.n	8001e72 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8001e34:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <FLASH_WaitForLastOperation+0xa4>)
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	4a15      	ldr	r2, [pc, #84]	; (8001e94 <FLASH_WaitForLastOperation+0xa4>)
 8001e3e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <FLASH_WaitForLastOperation+0x6a>
 8001e4a:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001e54:	490e      	ldr	r1, [pc, #56]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	618b      	str	r3, [r1, #24]
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d004      	beq.n	8001e6e <FLASH_WaitForLastOperation+0x7e>
 8001e64:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001e6c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e009      	b.n	8001e86 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d102      	bne.n	8001e84 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <FLASH_WaitForLastOperation+0xa0>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40022000 	.word	0x40022000
 8001e94:	20000010 	.word	0x20000010

08001e98 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <FLASH_Program_DoubleWord+0x48>)
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	; (8001ee0 <FLASH_Program_DoubleWord+0x48>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001eb6:	f3bf 8f6f 	isb	sy
}
 8001eba:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8001ebc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ec0:	f04f 0200 	mov.w	r2, #0
 8001ec4:	f04f 0300 	mov.w	r3, #0
 8001ec8:	000a      	movs	r2, r1
 8001eca:	2300      	movs	r3, #0
 8001ecc:	68f9      	ldr	r1, [r7, #12]
 8001ece:	3104      	adds	r1, #4
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	40022000 	.word	0x40022000

08001ee4 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b089      	sub	sp, #36	; 0x24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001eee:	2340      	movs	r3, #64	; 0x40
 8001ef0:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001efa:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <FLASH_Program_Fast+0x68>)
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	4a13      	ldr	r2, [pc, #76]	; (8001f4c <FLASH_Program_Fast+0x68>)
 8001f00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f04:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f06:	f3ef 8310 	mrs	r3, PRIMASK
 8001f0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f0c:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001f0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f10:	b672      	cpsid	i
}
 8001f12:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	3304      	adds	r3, #4
 8001f26:	617b      	str	r3, [r7, #20]
    row_index--;
 8001f28:	7ffb      	ldrb	r3, [r7, #31]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8001f2e:	7ffb      	ldrb	r3, [r7, #31]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1ef      	bne.n	8001f14 <FLASH_Program_Fast+0x30>
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f383 8810 	msr	PRIMASK, r3
}
 8001f3e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001f40:	bf00      	nop
 8001f42:	3724      	adds	r7, #36	; 0x24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	40022000 	.word	0x40022000

08001f50 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001f5a:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d101      	bne.n	8001f66 <HAL_FLASHEx_Erase+0x16>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e089      	b.n	800207a <HAL_FLASHEx_Erase+0x12a>
 8001f66:	4b47      	ldr	r3, [pc, #284]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f70:	f7ff ff3e 	bl	8001df0 <FLASH_WaitForLastOperation>
 8001f74:	4603      	mov	r3, r0
 8001f76:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d179      	bne.n	8002072 <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f7e:	4b41      	ldr	r3, [pc, #260]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001f84:	4b40      	ldr	r3, [pc, #256]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d019      	beq.n	8001fc4 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001f90:	4b3d      	ldr	r3, [pc, #244]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a3c      	ldr	r2, [pc, #240]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001f96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f9a:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001f9c:	4b3a      	ldr	r3, [pc, #232]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d009      	beq.n	8001fbc <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001fa8:	4b37      	ldr	r3, [pc, #220]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a36      	ldr	r2, [pc, #216]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001fae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fb2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001fb4:	4b33      	ldr	r3, [pc, #204]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001fb6:	2203      	movs	r2, #3
 8001fb8:	771a      	strb	r2, [r3, #28]
 8001fba:	e016      	b.n	8001fea <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001fbc:	4b31      	ldr	r3, [pc, #196]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	771a      	strb	r2, [r3, #28]
 8001fc2:	e012      	b.n	8001fea <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001fc4:	4b30      	ldr	r3, [pc, #192]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d009      	beq.n	8001fe4 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001fd0:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a2c      	ldr	r2, [pc, #176]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8001fd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fda:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001fdc:	4b29      	ldr	r3, [pc, #164]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001fde:	2202      	movs	r2, #2
 8001fe0:	771a      	strb	r2, [r3, #28]
 8001fe2:	e002      	b.n	8001fea <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d111      	bne.n	8002016 <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 f848 	bl	800208c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ffc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002000:	f7ff fef6 	bl	8001df0 <FLASH_WaitForLastOperation>
 8002004:	4603      	mov	r3, r0
 8002006:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8002008:	4b1f      	ldr	r3, [pc, #124]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	4a1e      	ldr	r2, [pc, #120]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 800200e:	f023 0304 	bic.w	r3, r3, #4
 8002012:	6153      	str	r3, [r2, #20]
 8002014:	e02b      	b.n	800206e <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	e01b      	b.n	800205e <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4619      	mov	r1, r3
 800202c:	68b8      	ldr	r0, [r7, #8]
 800202e:	f000 f84b 	bl	80020c8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002032:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002036:	f7ff fedb 	bl	8001df0 <FLASH_WaitForLastOperation>
 800203a:	4603      	mov	r3, r0
 800203c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800203e:	4b12      	ldr	r3, [pc, #72]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	4a11      	ldr	r2, [pc, #68]	; (8002088 <HAL_FLASHEx_Erase+0x138>)
 8002044:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8002048:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	601a      	str	r2, [r3, #0]
          break;
 8002056:	e00a      	b.n	800206e <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	3301      	adds	r3, #1
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	4413      	add	r3, r2
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	429a      	cmp	r2, r3
 800206c:	d3db      	bcc.n	8002026 <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800206e:	f000 f84f 	bl	8002110 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002072:	4b04      	ldr	r3, [pc, #16]	; (8002084 <HAL_FLASHEx_Erase+0x134>)
 8002074:	2200      	movs	r2, #0
 8002076:	701a      	strb	r2, [r3, #0]

  return status;
 8002078:	7bfb      	ldrb	r3, [r7, #15]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000010 	.word	0x20000010
 8002088:	40022000 	.word	0x40022000

0800208c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d005      	beq.n	80020aa <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <FLASH_MassErase+0x38>)
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	4a08      	ldr	r2, [pc, #32]	; (80020c4 <FLASH_MassErase+0x38>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80020aa:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <FLASH_MassErase+0x38>)
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	4a05      	ldr	r2, [pc, #20]	; (80020c4 <FLASH_MassErase+0x38>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b4:	6153      	str	r3, [r2, #20]
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40022000 	.word	0x40022000

080020c8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <FLASH_PageErase+0x44>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80020e2:	490a      	ldr	r1, [pc, #40]	; (800210c <FLASH_PageErase+0x44>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <FLASH_PageErase+0x44>)
 80020ea:	695b      	ldr	r3, [r3, #20]
 80020ec:	4a07      	ldr	r2, [pc, #28]	; (800210c <FLASH_PageErase+0x44>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <FLASH_PageErase+0x44>)
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	4a04      	ldr	r2, [pc, #16]	; (800210c <FLASH_PageErase+0x44>)
 80020fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020fe:	6153      	str	r3, [r2, #20]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40022000 	.word	0x40022000

08002110 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002116:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <FLASH_FlushCaches+0x80>)
 8002118:	7f1b      	ldrb	r3, [r3, #28]
 800211a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d002      	beq.n	8002128 <FLASH_FlushCaches+0x18>
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d111      	bne.n	800214c <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002128:	4b1a      	ldr	r3, [pc, #104]	; (8002194 <FLASH_FlushCaches+0x84>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a19      	ldr	r2, [pc, #100]	; (8002194 <FLASH_FlushCaches+0x84>)
 800212e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	4b17      	ldr	r3, [pc, #92]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a16      	ldr	r2, [pc, #88]	; (8002194 <FLASH_FlushCaches+0x84>)
 800213a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800213e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002140:	4b14      	ldr	r3, [pc, #80]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a13      	ldr	r2, [pc, #76]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800214a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800214c:	79fb      	ldrb	r3, [r7, #7]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d002      	beq.n	8002158 <FLASH_FlushCaches+0x48>
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d111      	bne.n	800217c <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002158:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <FLASH_FlushCaches+0x84>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <FLASH_FlushCaches+0x84>)
 800215e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002162:	6013      	str	r3, [r2, #0]
 8002164:	4b0b      	ldr	r3, [pc, #44]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <FLASH_FlushCaches+0x84>)
 800216a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800216e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002170:	4b08      	ldr	r3, [pc, #32]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a07      	ldr	r2, [pc, #28]	; (8002194 <FLASH_FlushCaches+0x84>)
 8002176:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800217a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800217c:	4b04      	ldr	r3, [pc, #16]	; (8002190 <FLASH_FlushCaches+0x80>)
 800217e:	2200      	movs	r2, #0
 8002180:	771a      	strb	r2, [r3, #28]
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	20000010 	.word	0x20000010
 8002194:	40022000 	.word	0x40022000

08002198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021a6:	e15a      	b.n	800245e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2101      	movs	r1, #1
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	fa01 f303 	lsl.w	r3, r1, r3
 80021b4:	4013      	ands	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 814c 	beq.w	8002458 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d00b      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d007      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021d4:	2b11      	cmp	r3, #17
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b12      	cmp	r3, #18
 80021de:	d130      	bne.n	8002242 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	2203      	movs	r2, #3
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002216:	2201      	movs	r2, #1
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4013      	ands	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	091b      	lsrs	r3, r3, #4
 800222c:	f003 0201 	and.w	r2, r3, #1
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	2203      	movs	r2, #3
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b02      	cmp	r3, #2
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0xea>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b12      	cmp	r3, #18
 8002280:	d123      	bne.n	80022ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	08da      	lsrs	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3208      	adds	r2, #8
 800228a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800228e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	220f      	movs	r2, #15
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43db      	mvns	r3, r3
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	08da      	lsrs	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3208      	adds	r2, #8
 80022c4:	6939      	ldr	r1, [r7, #16]
 80022c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0203 	and.w	r2, r3, #3
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80a6 	beq.w	8002458 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230c:	4b5b      	ldr	r3, [pc, #364]	; (800247c <HAL_GPIO_Init+0x2e4>)
 800230e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002310:	4a5a      	ldr	r2, [pc, #360]	; (800247c <HAL_GPIO_Init+0x2e4>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6613      	str	r3, [r2, #96]	; 0x60
 8002318:	4b58      	ldr	r3, [pc, #352]	; (800247c <HAL_GPIO_Init+0x2e4>)
 800231a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002324:	4a56      	ldr	r2, [pc, #344]	; (8002480 <HAL_GPIO_Init+0x2e8>)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	089b      	lsrs	r3, r3, #2
 800232a:	3302      	adds	r3, #2
 800232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	220f      	movs	r2, #15
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800234e:	d01f      	beq.n	8002390 <HAL_GPIO_Init+0x1f8>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a4c      	ldr	r2, [pc, #304]	; (8002484 <HAL_GPIO_Init+0x2ec>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d019      	beq.n	800238c <HAL_GPIO_Init+0x1f4>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a4b      	ldr	r2, [pc, #300]	; (8002488 <HAL_GPIO_Init+0x2f0>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d013      	beq.n	8002388 <HAL_GPIO_Init+0x1f0>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a4a      	ldr	r2, [pc, #296]	; (800248c <HAL_GPIO_Init+0x2f4>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00d      	beq.n	8002384 <HAL_GPIO_Init+0x1ec>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a49      	ldr	r2, [pc, #292]	; (8002490 <HAL_GPIO_Init+0x2f8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d007      	beq.n	8002380 <HAL_GPIO_Init+0x1e8>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a48      	ldr	r2, [pc, #288]	; (8002494 <HAL_GPIO_Init+0x2fc>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d101      	bne.n	800237c <HAL_GPIO_Init+0x1e4>
 8002378:	2305      	movs	r3, #5
 800237a:	e00a      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 800237c:	2306      	movs	r3, #6
 800237e:	e008      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 8002380:	2304      	movs	r3, #4
 8002382:	e006      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 8002384:	2303      	movs	r3, #3
 8002386:	e004      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 8002388:	2302      	movs	r3, #2
 800238a:	e002      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <HAL_GPIO_Init+0x1fa>
 8002390:	2300      	movs	r3, #0
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	f002 0203 	and.w	r2, r2, #3
 8002398:	0092      	lsls	r2, r2, #2
 800239a:	4093      	lsls	r3, r2
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023a2:	4937      	ldr	r1, [pc, #220]	; (8002480 <HAL_GPIO_Init+0x2e8>)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	089b      	lsrs	r3, r3, #2
 80023a8:	3302      	adds	r3, #2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80023b0:	4b39      	ldr	r3, [pc, #228]	; (8002498 <HAL_GPIO_Init+0x300>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023d4:	4a30      	ldr	r2, [pc, #192]	; (8002498 <HAL_GPIO_Init+0x300>)
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80023da:	4b2f      	ldr	r3, [pc, #188]	; (8002498 <HAL_GPIO_Init+0x300>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	43db      	mvns	r3, r3
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4013      	ands	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023fe:	4a26      	ldr	r2, [pc, #152]	; (8002498 <HAL_GPIO_Init+0x300>)
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002404:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_GPIO_Init+0x300>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	43db      	mvns	r3, r3
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	4013      	ands	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002428:	4a1b      	ldr	r2, [pc, #108]	; (8002498 <HAL_GPIO_Init+0x300>)
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800242e:	4b1a      	ldr	r3, [pc, #104]	; (8002498 <HAL_GPIO_Init+0x300>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	43db      	mvns	r3, r3
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	4013      	ands	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4313      	orrs	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002452:	4a11      	ldr	r2, [pc, #68]	; (8002498 <HAL_GPIO_Init+0x300>)
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	3301      	adds	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	fa22 f303 	lsr.w	r3, r2, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	f47f ae9d 	bne.w	80021a8 <HAL_GPIO_Init+0x10>
  }
}
 800246e:	bf00      	nop
 8002470:	bf00      	nop
 8002472:	371c      	adds	r7, #28
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40021000 	.word	0x40021000
 8002480:	40010000 	.word	0x40010000
 8002484:	48000400 	.word	0x48000400
 8002488:	48000800 	.word	0x48000800
 800248c:	48000c00 	.word	0x48000c00
 8002490:	48001000 	.word	0x48001000
 8002494:	48001400 	.word	0x48001400
 8002498:	40010400 	.word	0x40010400

0800249c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]
 80024a8:	4613      	mov	r3, r2
 80024aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024ac:	787b      	ldrb	r3, [r7, #1]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024b2:	887a      	ldrh	r2, [r7, #2]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024b8:	e002      	b.n	80024c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ba:	887a      	ldrh	r2, [r7, #2]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	887b      	ldrh	r3, [r7, #2]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024e4:	887a      	ldrh	r2, [r7, #2]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80024ea:	e002      	b.n	80024f2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ec:	887a      	ldrh	r2, [r7, #2]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	619a      	str	r2, [r3, #24]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800250a:	4b08      	ldr	r3, [pc, #32]	; (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	4013      	ands	r3, r2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d006      	beq.n	8002524 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fcbc 	bl	8000e9c <HAL_GPIO_EXTI_Callback>
  }
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40010400 	.word	0x40010400

08002530 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d141      	bne.n	80025c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800253e:	4b4b      	ldr	r3, [pc, #300]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800254a:	d131      	bne.n	80025b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800254c:	4b47      	ldr	r3, [pc, #284]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800254e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002552:	4a46      	ldr	r2, [pc, #280]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002554:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002558:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800255c:	4b43      	ldr	r3, [pc, #268]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002564:	4a41      	ldr	r2, [pc, #260]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002566:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800256a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800256c:	4b40      	ldr	r3, [pc, #256]	; (8002670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2232      	movs	r2, #50	; 0x32
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	4a3f      	ldr	r2, [pc, #252]	; (8002674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	0c9b      	lsrs	r3, r3, #18
 800257e:	3301      	adds	r3, #1
 8002580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002582:	e002      	b.n	800258a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3b01      	subs	r3, #1
 8002588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800258a:	4b38      	ldr	r3, [pc, #224]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002596:	d102      	bne.n	800259e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f2      	bne.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800259e:	4b33      	ldr	r3, [pc, #204]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025aa:	d158      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e057      	b.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025b0:	4b2e      	ldr	r3, [pc, #184]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b6:	4a2d      	ldr	r2, [pc, #180]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80025c0:	e04d      	b.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025c8:	d141      	bne.n	800264e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025ca:	4b28      	ldr	r3, [pc, #160]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025d6:	d131      	bne.n	800263c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025d8:	4b24      	ldr	r3, [pc, #144]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025de:	4a23      	ldr	r2, [pc, #140]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025e8:	4b20      	ldr	r3, [pc, #128]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025f0:	4a1e      	ldr	r2, [pc, #120]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025f8:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2232      	movs	r2, #50	; 0x32
 80025fe:	fb02 f303 	mul.w	r3, r2, r3
 8002602:	4a1c      	ldr	r2, [pc, #112]	; (8002674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002604:	fba2 2303 	umull	r2, r3, r2, r3
 8002608:	0c9b      	lsrs	r3, r3, #18
 800260a:	3301      	adds	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800260e:	e002      	b.n	8002616 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	3b01      	subs	r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002616:	4b15      	ldr	r3, [pc, #84]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800261e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002622:	d102      	bne.n	800262a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f2      	bne.n	8002610 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002636:	d112      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e011      	b.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002642:	4a0a      	ldr	r2, [pc, #40]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002648:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800264c:	e007      	b.n	800265e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800264e:	4b07      	ldr	r3, [pc, #28]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002656:	4a05      	ldr	r2, [pc, #20]	; (800266c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002658:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800265c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	40007000 	.word	0x40007000
 8002670:	20000004 	.word	0x20000004
 8002674:	431bde83 	.word	0x431bde83

08002678 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b088      	sub	sp, #32
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e308      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d075      	beq.n	8002782 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002696:	4ba3      	ldr	r3, [pc, #652]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f003 030c 	and.w	r3, r3, #12
 800269e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a0:	4ba0      	ldr	r3, [pc, #640]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	f003 0303 	and.w	r3, r3, #3
 80026a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	2b0c      	cmp	r3, #12
 80026ae:	d102      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3e>
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d002      	beq.n	80026bc <HAL_RCC_OscConfig+0x44>
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d10b      	bne.n	80026d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026bc:	4b99      	ldr	r3, [pc, #612]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d05b      	beq.n	8002780 <HAL_RCC_OscConfig+0x108>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d157      	bne.n	8002780 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e2e3      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026dc:	d106      	bne.n	80026ec <HAL_RCC_OscConfig+0x74>
 80026de:	4b91      	ldr	r3, [pc, #580]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a90      	ldr	r2, [pc, #576]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	e01d      	b.n	8002728 <HAL_RCC_OscConfig+0xb0>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x98>
 80026f6:	4b8b      	ldr	r3, [pc, #556]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a8a      	ldr	r2, [pc, #552]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80026fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	4b88      	ldr	r3, [pc, #544]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a87      	ldr	r2, [pc, #540]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	e00b      	b.n	8002728 <HAL_RCC_OscConfig+0xb0>
 8002710:	4b84      	ldr	r3, [pc, #528]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a83      	ldr	r2, [pc, #524]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002716:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	4b81      	ldr	r3, [pc, #516]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a80      	ldr	r2, [pc, #512]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002722:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002726:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d013      	beq.n	8002758 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7ff f928 	bl	8001984 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002738:	f7ff f924 	bl	8001984 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b64      	cmp	r3, #100	; 0x64
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e2a8      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800274a:	4b76      	ldr	r3, [pc, #472]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0xc0>
 8002756:	e014      	b.n	8002782 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002758:	f7ff f914 	bl	8001984 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002760:	f7ff f910 	bl	8001984 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b64      	cmp	r3, #100	; 0x64
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e294      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002772:	4b6c      	ldr	r3, [pc, #432]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1f0      	bne.n	8002760 <HAL_RCC_OscConfig+0xe8>
 800277e:	e000      	b.n	8002782 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002780:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d075      	beq.n	800287a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800278e:	4b65      	ldr	r3, [pc, #404]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 030c 	and.w	r3, r3, #12
 8002796:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002798:	4b62      	ldr	r3, [pc, #392]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	2b0c      	cmp	r3, #12
 80027a6:	d102      	bne.n	80027ae <HAL_RCC_OscConfig+0x136>
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d002      	beq.n	80027b4 <HAL_RCC_OscConfig+0x13c>
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d11f      	bne.n	80027f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b4:	4b5b      	ldr	r3, [pc, #364]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_OscConfig+0x154>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e267      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027cc:	4b55      	ldr	r3, [pc, #340]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	061b      	lsls	r3, r3, #24
 80027da:	4952      	ldr	r1, [pc, #328]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027e0:	4b51      	ldr	r3, [pc, #324]	; (8002928 <HAL_RCC_OscConfig+0x2b0>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff f881 	bl	80018ec <HAL_InitTick>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d043      	beq.n	8002878 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e253      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d023      	beq.n	8002844 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fc:	4b49      	ldr	r3, [pc, #292]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a48      	ldr	r2, [pc, #288]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002808:	f7ff f8bc 	bl	8001984 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002810:	f7ff f8b8 	bl	8001984 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e23c      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002822:	4b40      	ldr	r3, [pc, #256]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282e:	4b3d      	ldr	r3, [pc, #244]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	061b      	lsls	r3, r3, #24
 800283c:	4939      	ldr	r1, [pc, #228]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800283e:	4313      	orrs	r3, r2
 8002840:	604b      	str	r3, [r1, #4]
 8002842:	e01a      	b.n	800287a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002844:	4b37      	ldr	r3, [pc, #220]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a36      	ldr	r2, [pc, #216]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800284a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800284e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002850:	f7ff f898 	bl	8001984 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002858:	f7ff f894 	bl	8001984 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e218      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800286a:	4b2e      	ldr	r3, [pc, #184]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x1e0>
 8002876:	e000      	b.n	800287a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002878:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d03c      	beq.n	8002900 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d01c      	beq.n	80028c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288e:	4b25      	ldr	r3, [pc, #148]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002894:	4a23      	ldr	r2, [pc, #140]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289e:	f7ff f871 	bl	8001984 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a6:	f7ff f86d 	bl	8001984 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e1f1      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b8:	4b1a      	ldr	r3, [pc, #104]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80028ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0ef      	beq.n	80028a6 <HAL_RCC_OscConfig+0x22e>
 80028c6:	e01b      	b.n	8002900 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c8:	4b16      	ldr	r3, [pc, #88]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80028ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028ce:	4a15      	ldr	r2, [pc, #84]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d8:	f7ff f854 	bl	8001984 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e0:	f7ff f850 	bl	8001984 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e1d4      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028f2:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 80028f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1ef      	bne.n	80028e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 80ab 	beq.w	8002a64 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800290e:	2300      	movs	r3, #0
 8002910:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002912:	4b04      	ldr	r3, [pc, #16]	; (8002924 <HAL_RCC_OscConfig+0x2ac>)
 8002914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d106      	bne.n	800292c <HAL_RCC_OscConfig+0x2b4>
 800291e:	2301      	movs	r3, #1
 8002920:	e005      	b.n	800292e <HAL_RCC_OscConfig+0x2b6>
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000
 8002928:	20000008 	.word	0x20000008
 800292c:	2300      	movs	r3, #0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00d      	beq.n	800294e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002932:	4baf      	ldr	r3, [pc, #700]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002936:	4aae      	ldr	r2, [pc, #696]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800293c:	6593      	str	r3, [r2, #88]	; 0x58
 800293e:	4bac      	ldr	r3, [pc, #688]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800294a:	2301      	movs	r3, #1
 800294c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800294e:	4ba9      	ldr	r3, [pc, #676]	; (8002bf4 <HAL_RCC_OscConfig+0x57c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d118      	bne.n	800298c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800295a:	4ba6      	ldr	r3, [pc, #664]	; (8002bf4 <HAL_RCC_OscConfig+0x57c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4aa5      	ldr	r2, [pc, #660]	; (8002bf4 <HAL_RCC_OscConfig+0x57c>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002966:	f7ff f80d 	bl	8001984 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296e:	f7ff f809 	bl	8001984 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e18d      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002980:	4b9c      	ldr	r3, [pc, #624]	; (8002bf4 <HAL_RCC_OscConfig+0x57c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d108      	bne.n	80029a6 <HAL_RCC_OscConfig+0x32e>
 8002994:	4b96      	ldr	r3, [pc, #600]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800299a:	4a95      	ldr	r2, [pc, #596]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029a4:	e024      	b.n	80029f0 <HAL_RCC_OscConfig+0x378>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2b05      	cmp	r3, #5
 80029ac:	d110      	bne.n	80029d0 <HAL_RCC_OscConfig+0x358>
 80029ae:	4b90      	ldr	r3, [pc, #576]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b4:	4a8e      	ldr	r2, [pc, #568]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029b6:	f043 0304 	orr.w	r3, r3, #4
 80029ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029be:	4b8c      	ldr	r3, [pc, #560]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c4:	4a8a      	ldr	r2, [pc, #552]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029ce:	e00f      	b.n	80029f0 <HAL_RCC_OscConfig+0x378>
 80029d0:	4b87      	ldr	r3, [pc, #540]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d6:	4a86      	ldr	r2, [pc, #536]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029d8:	f023 0301 	bic.w	r3, r3, #1
 80029dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029e0:	4b83      	ldr	r3, [pc, #524]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e6:	4a82      	ldr	r2, [pc, #520]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 80029e8:	f023 0304 	bic.w	r3, r3, #4
 80029ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d016      	beq.n	8002a26 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f8:	f7fe ffc4 	bl	8001984 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029fe:	e00a      	b.n	8002a16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a00:	f7fe ffc0 	bl	8001984 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e142      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a16:	4b76      	ldr	r3, [pc, #472]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0ed      	beq.n	8002a00 <HAL_RCC_OscConfig+0x388>
 8002a24:	e015      	b.n	8002a52 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a26:	f7fe ffad 	bl	8001984 <HAL_GetTick>
 8002a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a2c:	e00a      	b.n	8002a44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2e:	f7fe ffa9 	bl	8001984 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e12b      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a44:	4b6a      	ldr	r3, [pc, #424]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1ed      	bne.n	8002a2e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a52:	7ffb      	ldrb	r3, [r7, #31]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d105      	bne.n	8002a64 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a58:	4b65      	ldr	r3, [pc, #404]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5c:	4a64      	ldr	r2, [pc, #400]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a62:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0320 	and.w	r3, r3, #32
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d03c      	beq.n	8002aea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01c      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a78:	4b5d      	ldr	r3, [pc, #372]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a7e:	4a5c      	ldr	r2, [pc, #368]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a88:	f7fe ff7c 	bl	8001984 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a90:	f7fe ff78 	bl	8001984 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e0fc      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aa2:	4b53      	ldr	r3, [pc, #332]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002aa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d0ef      	beq.n	8002a90 <HAL_RCC_OscConfig+0x418>
 8002ab0:	e01b      	b.n	8002aea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ab2:	4b4f      	ldr	r3, [pc, #316]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002ab4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ab8:	4a4d      	ldr	r2, [pc, #308]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac2:	f7fe ff5f 	bl	8001984 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aca:	f7fe ff5b 	bl	8001984 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e0df      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002adc:	4b44      	ldr	r3, [pc, #272]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002ade:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1ef      	bne.n	8002aca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80d3 	beq.w	8002c9a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002af4:	4b3e      	ldr	r3, [pc, #248]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 030c 	and.w	r3, r3, #12
 8002afc:	2b0c      	cmp	r3, #12
 8002afe:	f000 808d 	beq.w	8002c1c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d15a      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0a:	4b39      	ldr	r3, [pc, #228]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a38      	ldr	r2, [pc, #224]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b16:	f7fe ff35 	bl	8001984 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7fe ff31 	bl	8001984 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e0b5      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b30:	4b2f      	ldr	r3, [pc, #188]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1f0      	bne.n	8002b1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b3c:	4b2c      	ldr	r3, [pc, #176]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b3e:	68da      	ldr	r2, [r3, #12]
 8002b40:	4b2d      	ldr	r3, [pc, #180]	; (8002bf8 <HAL_RCC_OscConfig+0x580>)
 8002b42:	4013      	ands	r3, r2
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6a11      	ldr	r1, [r2, #32]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b4c:	3a01      	subs	r2, #1
 8002b4e:	0112      	lsls	r2, r2, #4
 8002b50:	4311      	orrs	r1, r2
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002b56:	0212      	lsls	r2, r2, #8
 8002b58:	4311      	orrs	r1, r2
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b5e:	0852      	lsrs	r2, r2, #1
 8002b60:	3a01      	subs	r2, #1
 8002b62:	0552      	lsls	r2, r2, #21
 8002b64:	4311      	orrs	r1, r2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b6a:	0852      	lsrs	r2, r2, #1
 8002b6c:	3a01      	subs	r2, #1
 8002b6e:	0652      	lsls	r2, r2, #25
 8002b70:	4311      	orrs	r1, r2
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002b76:	06d2      	lsls	r2, r2, #27
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	491d      	ldr	r1, [pc, #116]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b80:	4b1b      	ldr	r3, [pc, #108]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a1a      	ldr	r2, [pc, #104]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b8a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b8c:	4b18      	ldr	r3, [pc, #96]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	4a17      	ldr	r2, [pc, #92]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b96:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b98:	f7fe fef4 	bl	8001984 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba0:	f7fe fef0 	bl	8001984 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e074      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x528>
 8002bbe:	e06c      	b.n	8002c9a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a0a      	ldr	r2, [pc, #40]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bca:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4a07      	ldr	r2, [pc, #28]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002bd8:	4b05      	ldr	r3, [pc, #20]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	4a04      	ldr	r2, [pc, #16]	; (8002bf0 <HAL_RCC_OscConfig+0x578>)
 8002bde:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002be6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fecc 	bl	8001984 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bee:	e00e      	b.n	8002c0e <HAL_RCC_OscConfig+0x596>
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfc:	f7fe fec2 	bl	8001984 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e046      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c0e:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <HAL_RCC_OscConfig+0x62c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x584>
 8002c1a:	e03e      	b.n	8002c9a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e039      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c28:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <HAL_RCC_OscConfig+0x62c>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f003 0203 	and.w	r2, r3, #3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d12c      	bne.n	8002c96 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	3b01      	subs	r3, #1
 8002c48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d123      	bne.n	8002c96 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c58:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d11b      	bne.n	8002c96 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d113      	bne.n	8002c96 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	085b      	lsrs	r3, r3, #1
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d109      	bne.n	8002c96 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d001      	beq.n	8002c9a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3720      	adds	r7, #32
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e11e      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc0:	4b91      	ldr	r3, [pc, #580]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 030f 	and.w	r3, r3, #15
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d910      	bls.n	8002cf0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cce:	4b8e      	ldr	r3, [pc, #568]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f023 020f 	bic.w	r2, r3, #15
 8002cd6:	498c      	ldr	r1, [pc, #560]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cde:	4b8a      	ldr	r3, [pc, #552]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d001      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e106      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d073      	beq.n	8002de4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d129      	bne.n	8002d58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d04:	4b81      	ldr	r3, [pc, #516]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0f4      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d14:	f000 f966 	bl	8002fe4 <RCC_GetSysClockFreqFromPLLSource>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4a7c      	ldr	r2, [pc, #496]	; (8002f10 <HAL_RCC_ClockConfig+0x268>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d93f      	bls.n	8002da2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d22:	4b7a      	ldr	r3, [pc, #488]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d009      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d033      	beq.n	8002da2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d12f      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d42:	4b72      	ldr	r3, [pc, #456]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d4a:	4a70      	ldr	r2, [pc, #448]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d52:	2380      	movs	r3, #128	; 0x80
 8002d54:	617b      	str	r3, [r7, #20]
 8002d56:	e024      	b.n	8002da2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d60:	4b6a      	ldr	r3, [pc, #424]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d109      	bne.n	8002d80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0c6      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d70:	4b66      	ldr	r3, [pc, #408]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0be      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d80:	f000 f8ce 	bl	8002f20 <HAL_RCC_GetSysClockFreq>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4a61      	ldr	r2, [pc, #388]	; (8002f10 <HAL_RCC_ClockConfig+0x268>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d909      	bls.n	8002da2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d8e:	4b5f      	ldr	r3, [pc, #380]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d96:	4a5d      	ldr	r2, [pc, #372]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002da2:	4b5a      	ldr	r3, [pc, #360]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f023 0203 	bic.w	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	4957      	ldr	r1, [pc, #348]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002db4:	f7fe fde6 	bl	8001984 <HAL_GetTick>
 8002db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dba:	e00a      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dbc:	f7fe fde2 	bl	8001984 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e095      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	4b4e      	ldr	r3, [pc, #312]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 020c 	and.w	r2, r3, #12
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d1eb      	bne.n	8002dbc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d023      	beq.n	8002e38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dfc:	4b43      	ldr	r3, [pc, #268]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	4a42      	ldr	r2, [pc, #264]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e14:	4b3d      	ldr	r3, [pc, #244]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002e1c:	4a3b      	ldr	r2, [pc, #236]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e24:	4b39      	ldr	r3, [pc, #228]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	4936      	ldr	r1, [pc, #216]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	608b      	str	r3, [r1, #8]
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	2b80      	cmp	r3, #128	; 0x80
 8002e3c:	d105      	bne.n	8002e4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e3e:	4b33      	ldr	r3, [pc, #204]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	4a32      	ldr	r2, [pc, #200]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002e44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e4a:	4b2f      	ldr	r3, [pc, #188]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d21d      	bcs.n	8002e94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e58:	4b2b      	ldr	r3, [pc, #172]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 020f 	bic.w	r2, r3, #15
 8002e60:	4929      	ldr	r1, [pc, #164]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e68:	f7fe fd8c 	bl	8001984 <HAL_GetTick>
 8002e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e70:	f7fe fd88 	bl	8001984 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e03b      	b.n	8002efe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b20      	ldr	r3, [pc, #128]	; (8002f08 <HAL_RCC_ClockConfig+0x260>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d1ed      	bne.n	8002e70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea0:	4b1a      	ldr	r3, [pc, #104]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4917      	ldr	r1, [pc, #92]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ebe:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	490f      	ldr	r1, [pc, #60]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ed2:	f000 f825 	bl	8002f20 <HAL_RCC_GetSysClockFreq>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	; (8002f0c <HAL_RCC_ClockConfig+0x264>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	490c      	ldr	r1, [pc, #48]	; (8002f14 <HAL_RCC_ClockConfig+0x26c>)
 8002ee4:	5ccb      	ldrb	r3, [r1, r3]
 8002ee6:	f003 031f 	and.w	r3, r3, #31
 8002eea:	fa22 f303 	lsr.w	r3, r2, r3
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <HAL_RCC_ClockConfig+0x270>)
 8002ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ef2:	4b0a      	ldr	r3, [pc, #40]	; (8002f1c <HAL_RCC_ClockConfig+0x274>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fcf8 	bl	80018ec <HAL_InitTick>
 8002efc:	4603      	mov	r3, r0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40022000 	.word	0x40022000
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	04c4b400 	.word	0x04c4b400
 8002f14:	08006f38 	.word	0x08006f38
 8002f18:	20000004 	.word	0x20000004
 8002f1c:	20000008 	.word	0x20000008

08002f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f26:	4b2c      	ldr	r3, [pc, #176]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d102      	bne.n	8002f38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f32:	4b2a      	ldr	r3, [pc, #168]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	e047      	b.n	8002fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f38:	4b27      	ldr	r3, [pc, #156]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 030c 	and.w	r3, r3, #12
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d102      	bne.n	8002f4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f44:	4b26      	ldr	r3, [pc, #152]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	e03e      	b.n	8002fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f4a:	4b23      	ldr	r3, [pc, #140]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d136      	bne.n	8002fc4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f56:	4b20      	ldr	r3, [pc, #128]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f60:	4b1d      	ldr	r3, [pc, #116]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d10c      	bne.n	8002f8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f74:	4a1a      	ldr	r2, [pc, #104]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f7c:	4a16      	ldr	r2, [pc, #88]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f7e:	68d2      	ldr	r2, [r2, #12]
 8002f80:	0a12      	lsrs	r2, r2, #8
 8002f82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	617b      	str	r3, [r7, #20]
      break;
 8002f8c:	e00c      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f8e:	4a13      	ldr	r2, [pc, #76]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f96:	4a10      	ldr	r2, [pc, #64]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f98:	68d2      	ldr	r2, [r2, #12]
 8002f9a:	0a12      	lsrs	r2, r2, #8
 8002f9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fa0:	fb02 f303 	mul.w	r3, r2, r3
 8002fa4:	617b      	str	r3, [r7, #20]
      break;
 8002fa6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	0e5b      	lsrs	r3, r3, #25
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	e001      	b.n	8002fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002fc8:	693b      	ldr	r3, [r7, #16]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	00f42400 	.word	0x00f42400
 8002fe0:	007a1200 	.word	0x007a1200

08002fe4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b087      	sub	sp, #28
 8002fe8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fea:	4b1e      	ldr	r3, [pc, #120]	; (8003064 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ff4:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	3301      	adds	r3, #1
 8003000:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	2b03      	cmp	r3, #3
 8003006:	d10c      	bne.n	8003022 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003008:	4a17      	ldr	r2, [pc, #92]	; (8003068 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	4a14      	ldr	r2, [pc, #80]	; (8003064 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003012:	68d2      	ldr	r2, [r2, #12]
 8003014:	0a12      	lsrs	r2, r2, #8
 8003016:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	617b      	str	r3, [r7, #20]
    break;
 8003020:	e00c      	b.n	800303c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003022:	4a12      	ldr	r2, [pc, #72]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	4a0e      	ldr	r2, [pc, #56]	; (8003064 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800302c:	68d2      	ldr	r2, [r2, #12]
 800302e:	0a12      	lsrs	r2, r2, #8
 8003030:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003034:	fb02 f303 	mul.w	r3, r2, r3
 8003038:	617b      	str	r3, [r7, #20]
    break;
 800303a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800303c:	4b09      	ldr	r3, [pc, #36]	; (8003064 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	0e5b      	lsrs	r3, r3, #25
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	3301      	adds	r3, #1
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	fbb2 f3f3 	udiv	r3, r2, r3
 8003054:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003056:	687b      	ldr	r3, [r7, #4]
}
 8003058:	4618      	mov	r0, r3
 800305a:	371c      	adds	r7, #28
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	40021000 	.word	0x40021000
 8003068:	007a1200 	.word	0x007a1200
 800306c:	00f42400 	.word	0x00f42400

08003070 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e084      	b.n	800318c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d106      	bne.n	80030a2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7fe f8ef 	bl	8001280 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2202      	movs	r2, #2
 80030a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030b8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030c2:	d902      	bls.n	80030ca <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80030c4:	2300      	movs	r3, #0
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	e002      	b.n	80030d0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80030d8:	d007      	beq.n	80030ea <HAL_SPI_Init+0x7a>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030e2:	d002      	beq.n	80030ea <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10b      	bne.n	800310a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030fa:	d903      	bls.n	8003104 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2202      	movs	r2, #2
 8003100:	631a      	str	r2, [r3, #48]	; 0x30
 8003102:	e002      	b.n	800310a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685a      	ldr	r2, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	431a      	orrs	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	ea42 0103 	orr.w	r1, r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	0c1b      	lsrs	r3, r3, #16
 800314a:	f003 0204 	and.w	r2, r3, #4
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003158:	431a      	orrs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	ea42 0103 	orr.w	r1, r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	430a      	orrs	r2, r1
 800316a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	69da      	ldr	r2, [r3, #28]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af02      	add	r7, sp, #8
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	4613      	mov	r3, r2
 80031a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031b0:	d112      	bne.n	80031d8 <HAL_SPI_Receive+0x44>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10e      	bne.n	80031d8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2204      	movs	r2, #4
 80031be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80031c2:	88fa      	ldrh	r2, [r7, #6]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	4613      	mov	r3, r2
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	68b9      	ldr	r1, [r7, #8]
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 f908 	bl	80033e4 <HAL_SPI_TransmitReceive>
 80031d4:	4603      	mov	r3, r0
 80031d6:	e101      	b.n	80033dc <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d101      	bne.n	80031e6 <HAL_SPI_Receive+0x52>
 80031e2:	2302      	movs	r3, #2
 80031e4:	e0fa      	b.n	80033dc <HAL_SPI_Receive+0x248>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031ee:	f7fe fbc9 	bl	8001984 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d002      	beq.n	8003206 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003204:	e0e1      	b.n	80033ca <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_SPI_Receive+0x7e>
 800320c:	88fb      	ldrh	r3, [r7, #6]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d102      	bne.n	8003218 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003216:	e0d8      	b.n	80033ca <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2204      	movs	r2, #4
 800321c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	88fa      	ldrh	r2, [r7, #6]
 8003230:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	88fa      	ldrh	r2, [r7, #6]
 8003238:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003262:	d908      	bls.n	8003276 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003272:	605a      	str	r2, [r3, #4]
 8003274:	e007      	b.n	8003286 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685a      	ldr	r2, [r3, #4]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003284:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800328e:	d107      	bne.n	80032a0 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800329e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032aa:	2b40      	cmp	r3, #64	; 0x40
 80032ac:	d007      	beq.n	80032be <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032c6:	d867      	bhi.n	8003398 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80032c8:	e030      	b.n	800332c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d117      	bne.n	8003308 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f103 020c 	add.w	r2, r3, #12
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e4:	7812      	ldrb	r2, [r2, #0]
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	3b01      	subs	r3, #1
 80032fe:	b29a      	uxth	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003306:	e011      	b.n	800332c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003308:	f7fe fb3c 	bl	8001984 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	429a      	cmp	r2, r3
 8003316:	d803      	bhi.n	8003320 <HAL_SPI_Receive+0x18c>
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331e:	d102      	bne.n	8003326 <HAL_SPI_Receive+0x192>
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d102      	bne.n	800332c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	75fb      	strb	r3, [r7, #23]
          goto error;
 800332a:	e04e      	b.n	80033ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1c8      	bne.n	80032ca <HAL_SPI_Receive+0x136>
 8003338:	e034      	b.n	80033a4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b01      	cmp	r3, #1
 8003346:	d115      	bne.n	8003374 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	b292      	uxth	r2, r2
 8003354:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	1c9a      	adds	r2, r3, #2
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003372:	e011      	b.n	8003398 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003374:	f7fe fb06 	bl	8001984 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d803      	bhi.n	800338c <HAL_SPI_Receive+0x1f8>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338a:	d102      	bne.n	8003392 <HAL_SPI_Receive+0x1fe>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d102      	bne.n	8003398 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003396:	e018      	b.n	80033ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800339e:	b29b      	uxth	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1ca      	bne.n	800333a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	6839      	ldr	r1, [r7, #0]
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 fee0 	bl	800416e <SPI_EndRxTransaction>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	75fb      	strb	r3, [r7, #23]
 80033c6:	e000      	b.n	80033ca <HAL_SPI_Receive+0x236>
  }

error :
 80033c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80033da:	7dfb      	ldrb	r3, [r7, #23]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08a      	sub	sp, #40	; 0x28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80033f2:	2301      	movs	r3, #1
 80033f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_SPI_TransmitReceive+0x26>
 8003406:	2302      	movs	r3, #2
 8003408:	e1fb      	b.n	8003802 <HAL_SPI_TransmitReceive+0x41e>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003412:	f7fe fab7 	bl	8001984 <HAL_GetTick>
 8003416:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800341e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003426:	887b      	ldrh	r3, [r7, #2]
 8003428:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800342a:	887b      	ldrh	r3, [r7, #2]
 800342c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800342e:	7efb      	ldrb	r3, [r7, #27]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d00e      	beq.n	8003452 <HAL_SPI_TransmitReceive+0x6e>
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800343a:	d106      	bne.n	800344a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d102      	bne.n	800344a <HAL_SPI_TransmitReceive+0x66>
 8003444:	7efb      	ldrb	r3, [r7, #27]
 8003446:	2b04      	cmp	r3, #4
 8003448:	d003      	beq.n	8003452 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800344a:	2302      	movs	r3, #2
 800344c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003450:	e1cd      	b.n	80037ee <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d005      	beq.n	8003464 <HAL_SPI_TransmitReceive+0x80>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <HAL_SPI_TransmitReceive+0x80>
 800345e:	887b      	ldrh	r3, [r7, #2]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d103      	bne.n	800346c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800346a:	e1c0      	b.n	80037ee <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b04      	cmp	r3, #4
 8003476:	d003      	beq.n	8003480 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2205      	movs	r2, #5
 800347c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	887a      	ldrh	r2, [r7, #2]
 8003498:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	887a      	ldrh	r2, [r7, #2]
 80034a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	887a      	ldrh	r2, [r7, #2]
 80034ac:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034c2:	d802      	bhi.n	80034ca <HAL_SPI_TransmitReceive+0xe6>
 80034c4:	8a3b      	ldrh	r3, [r7, #16]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d908      	bls.n	80034dc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	e007      	b.n	80034ec <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f6:	2b40      	cmp	r3, #64	; 0x40
 80034f8:	d007      	beq.n	800350a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003508:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003512:	d97c      	bls.n	800360e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <HAL_SPI_TransmitReceive+0x13e>
 800351c:	8a7b      	ldrh	r3, [r7, #18]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d169      	bne.n	80035f6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003526:	881a      	ldrh	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003532:	1c9a      	adds	r2, r3, #2
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800353c:	b29b      	uxth	r3, r3
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003546:	e056      	b.n	80035f6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b02      	cmp	r3, #2
 8003554:	d11b      	bne.n	800358e <HAL_SPI_TransmitReceive+0x1aa>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d016      	beq.n	800358e <HAL_SPI_TransmitReceive+0x1aa>
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	2b01      	cmp	r3, #1
 8003564:	d113      	bne.n	800358e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356a:	881a      	ldrh	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003576:	1c9a      	adds	r2, r3, #2
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b01      	cmp	r3, #1
 800359a:	d11c      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x1f2>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d016      	beq.n	80035d6 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	b292      	uxth	r2, r2
 80035b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	1c9a      	adds	r2, r3, #2
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035d2:	2301      	movs	r3, #1
 80035d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035d6:	f7fe f9d5 	bl	8001984 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d807      	bhi.n	80035f6 <HAL_SPI_TransmitReceive+0x212>
 80035e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d003      	beq.n	80035f6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80035f4:	e0fb      	b.n	80037ee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1a3      	bne.n	8003548 <HAL_SPI_TransmitReceive+0x164>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d19d      	bne.n	8003548 <HAL_SPI_TransmitReceive+0x164>
 800360c:	e0df      	b.n	80037ce <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_SPI_TransmitReceive+0x23a>
 8003616:	8a7b      	ldrh	r3, [r7, #18]
 8003618:	2b01      	cmp	r3, #1
 800361a:	f040 80cb 	bne.w	80037b4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b01      	cmp	r3, #1
 8003626:	d912      	bls.n	800364e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362c:	881a      	ldrh	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003638:	1c9a      	adds	r2, r3, #2
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b02      	subs	r3, #2
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800364c:	e0b2      	b.n	80037b4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	330c      	adds	r3, #12
 8003658:	7812      	ldrb	r2, [r2, #0]
 800365a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003674:	e09e      	b.n	80037b4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b02      	cmp	r3, #2
 8003682:	d134      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x30a>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d02f      	beq.n	80036ee <HAL_SPI_TransmitReceive+0x30a>
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	2b01      	cmp	r3, #1
 8003692:	d12c      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003698:	b29b      	uxth	r3, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d912      	bls.n	80036c4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a2:	881a      	ldrh	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	1c9a      	adds	r2, r3, #2
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b02      	subs	r3, #2
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80036c2:	e012      	b.n	80036ea <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	330c      	adds	r3, #12
 80036ce:	7812      	ldrb	r2, [r2, #0]
 80036d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d148      	bne.n	800378e <HAL_SPI_TransmitReceive+0x3aa>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003702:	b29b      	uxth	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d042      	beq.n	800378e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b01      	cmp	r3, #1
 8003712:	d923      	bls.n	800375c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	b292      	uxth	r2, r2
 8003720:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	1c9a      	adds	r2, r3, #2
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003732:	b29b      	uxth	r3, r3
 8003734:	3b02      	subs	r3, #2
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b01      	cmp	r3, #1
 8003748:	d81f      	bhi.n	800378a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003758:	605a      	str	r2, [r3, #4]
 800375a:	e016      	b.n	800378a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f103 020c 	add.w	r2, r3, #12
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	7812      	ldrb	r2, [r2, #0]
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800377e:	b29b      	uxth	r3, r3
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800378a:	2301      	movs	r3, #1
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800378e:	f7fe f8f9 	bl	8001984 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800379a:	429a      	cmp	r2, r3
 800379c:	d803      	bhi.n	80037a6 <HAL_SPI_TransmitReceive+0x3c2>
 800379e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d102      	bne.n	80037ac <HAL_SPI_TransmitReceive+0x3c8>
 80037a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d103      	bne.n	80037b4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80037b2:	e01c      	b.n	80037ee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f47f af5b 	bne.w	8003676 <HAL_SPI_TransmitReceive+0x292>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f47f af54 	bne.w	8003676 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037ce:	69fa      	ldr	r2, [r7, #28]
 80037d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f000 fd23 	bl	800421e <SPI_EndRxTxTransaction>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d006      	beq.n	80037ec <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	661a      	str	r2, [r3, #96]	; 0x60
 80037ea:	e000      	b.n	80037ee <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80037ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80037fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003802:	4618      	mov	r0, r3
 8003804:	3728      	adds	r7, #40	; 0x28
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	4613      	mov	r3, r2
 8003818:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d110      	bne.n	8003848 <HAL_SPI_Receive_IT+0x3c>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800382e:	d10b      	bne.n	8003848 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2204      	movs	r2, #4
 8003834:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003838:	88fb      	ldrh	r3, [r7, #6]
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	68b9      	ldr	r1, [r7, #8]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f88c 	bl	800395c <HAL_SPI_TransmitReceive_IT>
 8003844:	4603      	mov	r3, r0
 8003846:	e081      	b.n	800394c <HAL_SPI_Receive_IT+0x140>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800384e:	2b01      	cmp	r3, #1
 8003850:	d101      	bne.n	8003856 <HAL_SPI_Receive_IT+0x4a>
 8003852:	2302      	movs	r3, #2
 8003854:	e07a      	b.n	800394c <HAL_SPI_Receive_IT+0x140>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b01      	cmp	r3, #1
 8003868:	d002      	beq.n	8003870 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800386a:	2302      	movs	r3, #2
 800386c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800386e:	e068      	b.n	8003942 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0U))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d002      	beq.n	800387c <HAL_SPI_Receive_IT+0x70>
 8003876:	88fb      	ldrh	r3, [r7, #6]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003880:	e05f      	b.n	8003942 <HAL_SPI_Receive_IT+0x136>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2204      	movs	r2, #4
 8003886:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	88fa      	ldrh	r2, [r7, #6]
 800389a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	88fa      	ldrh	r2, [r7, #6]
 80038a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038c6:	d90b      	bls.n	80038e0 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038d6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4a1e      	ldr	r2, [pc, #120]	; (8003954 <HAL_SPI_Receive_IT+0x148>)
 80038dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80038de:	e00a      	b.n	80038f6 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038ee:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a19      	ldr	r2, [pc, #100]	; (8003958 <HAL_SPI_Receive_IT+0x14c>)
 80038f4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038fe:	d107      	bne.n	8003910 <HAL_SPI_Receive_IT+0x104>
  {
    SPI_1LINE_RX(hspi);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800390e:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800391e:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800392a:	2b40      	cmp	r3, #64	; 0x40
 800392c:	d008      	beq.n	8003940 <HAL_SPI_Receive_IT+0x134>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	e000      	b.n	8003942 <HAL_SPI_Receive_IT+0x136>
  }

error :
 8003940:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800394a:	7dfb      	ldrb	r3, [r7, #23]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	08003f75 	.word	0x08003f75
 8003958:	08003f25 	.word	0x08003f25

0800395c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
 8003968:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003974:	2b01      	cmp	r3, #1
 8003976:	d101      	bne.n	800397c <HAL_SPI_TransmitReceive_IT+0x20>
 8003978:	2302      	movs	r3, #2
 800397a:	e091      	b.n	8003aa0 <HAL_SPI_TransmitReceive_IT+0x144>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800398a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003992:	7dbb      	ldrb	r3, [r7, #22]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d00d      	beq.n	80039b4 <HAL_SPI_TransmitReceive_IT+0x58>
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800399e:	d106      	bne.n	80039ae <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d102      	bne.n	80039ae <HAL_SPI_TransmitReceive_IT+0x52>
 80039a8:	7dbb      	ldrb	r3, [r7, #22]
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d002      	beq.n	80039b4 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80039ae:	2302      	movs	r3, #2
 80039b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039b2:	e070      	b.n	8003a96 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d005      	beq.n	80039c6 <HAL_SPI_TransmitReceive_IT+0x6a>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_SPI_TransmitReceive_IT+0x6a>
 80039c0:	887b      	ldrh	r3, [r7, #2]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d102      	bne.n	80039cc <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039ca:	e064      	b.n	8003a96 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d003      	beq.n	80039e0 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2205      	movs	r2, #5
 80039dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	68ba      	ldr	r2, [r7, #8]
 80039ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	887a      	ldrh	r2, [r7, #2]
 80039f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	887a      	ldrh	r2, [r7, #2]
 80039f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	887a      	ldrh	r2, [r7, #2]
 8003a02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	887a      	ldrh	r2, [r7, #2]
 8003a0a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a16:	d906      	bls.n	8003a26 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4a24      	ldr	r2, [pc, #144]	; (8003aac <HAL_SPI_TransmitReceive_IT+0x150>)
 8003a1c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4a23      	ldr	r2, [pc, #140]	; (8003ab0 <HAL_SPI_TransmitReceive_IT+0x154>)
 8003a22:	651a      	str	r2, [r3, #80]	; 0x50
 8003a24:	e005      	b.n	8003a32 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4a22      	ldr	r2, [pc, #136]	; (8003ab4 <HAL_SPI_TransmitReceive_IT+0x158>)
 8003a2a:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4a22      	ldr	r2, [pc, #136]	; (8003ab8 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8003a30:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a3a:	d802      	bhi.n	8003a42 <HAL_SPI_TransmitReceive_IT+0xe6>
 8003a3c:	887b      	ldrh	r3, [r7, #2]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d908      	bls.n	8003a54 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	e007      	b.n	8003a64 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a62:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003a72:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7e:	2b40      	cmp	r3, #64	; 0x40
 8003a80:	d008      	beq.n	8003a94 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e000      	b.n	8003a96 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8003a94:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	08003e5f 	.word	0x08003e5f
 8003ab0:	08003ec5 	.word	0x08003ec5
 8003ab4:	08003d0f 	.word	0x08003d0f
 8003ab8:	08003dcd 	.word	0x08003dcd

08003abc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	099b      	lsrs	r3, r3, #6
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10f      	bne.n	8003b00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00a      	beq.n	8003b00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	099b      	lsrs	r3, r3, #6
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	4798      	blx	r3
    return;
 8003afe:	e0d7      	b.n	8003cb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00a      	beq.n	8003b22 <HAL_SPI_IRQHandler+0x66>
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	09db      	lsrs	r3, r3, #7
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d004      	beq.n	8003b22 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	4798      	blx	r3
    return;
 8003b20:	e0c6      	b.n	8003cb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10c      	bne.n	8003b48 <HAL_SPI_IRQHandler+0x8c>
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	099b      	lsrs	r3, r3, #6
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	0a1b      	lsrs	r3, r3, #8
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 80b4 	beq.w	8003cb0 <HAL_SPI_IRQHandler+0x1f4>
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 80ad 	beq.w	8003cb0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	099b      	lsrs	r3, r3, #6
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d023      	beq.n	8003baa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d011      	beq.n	8003b92 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b72:	f043 0204 	orr.w	r2, r3, #4
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	e00b      	b.n	8003baa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b92:	2300      	movs	r3, #0
 8003b94:	613b      	str	r3, [r7, #16]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	693b      	ldr	r3, [r7, #16]
        return;
 8003ba8:	e082      	b.n	8003cb0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	095b      	lsrs	r3, r3, #5
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d014      	beq.n	8003be0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bba:	f043 0201 	orr.w	r2, r3, #1
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	60fb      	str	r3, [r7, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	0a1b      	lsrs	r3, r3, #8
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00c      	beq.n	8003c06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bf0:	f043 0208 	orr.w	r2, r3, #8
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	60bb      	str	r3, [r7, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	60bb      	str	r3, [r7, #8]
 8003c04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d04f      	beq.n	8003cae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d104      	bne.n	8003c3a <HAL_SPI_IRQHandler+0x17e>
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d034      	beq.n	8003ca4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0203 	bic.w	r2, r2, #3
 8003c48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d011      	beq.n	8003c76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c56:	4a18      	ldr	r2, [pc, #96]	; (8003cb8 <HAL_SPI_IRQHandler+0x1fc>)
 8003c58:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fd ffcd 	bl	8001bfe <HAL_DMA_Abort_IT>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d016      	beq.n	8003cac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c82:	4a0d      	ldr	r2, [pc, #52]	; (8003cb8 <HAL_SPI_IRQHandler+0x1fc>)
 8003c84:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fd ffb7 	bl	8001bfe <HAL_DMA_Abort_IT>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00a      	beq.n	8003cac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003ca2:	e003      	b.n	8003cac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f813 	bl	8003cd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003caa:	e000      	b.n	8003cae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003cac:	bf00      	nop
    return;
 8003cae:	bf00      	nop
  }
}
 8003cb0:	3720      	adds	r7, #32
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	08003ce5 	.word	0x08003ce5

08003cbc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f7ff ffe5 	bl	8003cd0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d06:	bf00      	nop
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d923      	bls.n	8003d6a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68da      	ldr	r2, [r3, #12]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	b292      	uxth	r2, r2
 8003d2e:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d34:	1c9a      	adds	r2, r3, #2
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b02      	subs	r3, #2
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d11f      	bne.n	8003d98 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d66:	605a      	str	r2, [r3, #4]
 8003d68:	e016      	b.n	8003d98 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f103 020c 	add.w	r2, r3, #12
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	7812      	ldrb	r2, [r2, #0]
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10f      	bne.n	8003dc4 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003db2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d102      	bne.n	8003dc4 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fa73 	bl	80042aa <SPI_CloseRxTx_ISR>
    }
  }
}
 8003dc4:	bf00      	nop
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d912      	bls.n	8003e04 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de2:	881a      	ldrh	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dee:	1c9a      	adds	r2, r3, #2
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b02      	subs	r3, #2
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e02:	e012      	b.n	8003e2a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	330c      	adds	r3, #12
 8003e0e:	7812      	ldrb	r2, [r2, #0]
 8003e10:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d110      	bne.n	8003e56 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e42:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d102      	bne.n	8003e56 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 fa2a 	bl	80042aa <SPI_CloseRxTx_ISR>
    }
  }
}
 8003e56:	bf00      	nop
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b082      	sub	sp, #8
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68da      	ldr	r2, [r3, #12]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	b292      	uxth	r2, r2
 8003e72:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	1c9a      	adds	r2, r3, #2
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10f      	bne.n	8003ebc <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eaa:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f9f7 	bl	80042aa <SPI_CloseRxTx_ISR>
    }
  }
}
 8003ebc:	bf00      	nop
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed0:	881a      	ldrh	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003edc:	1c9a      	adds	r2, r3, #2
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d110      	bne.n	8003f1c <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f08:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d102      	bne.n	8003f1c <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f9c7 	bl	80042aa <SPI_CloseRxTx_ISR>
    }
  }
}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f103 020c 	add.w	r2, r3, #12
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	7812      	ldrb	r2, [r2, #0]
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d102      	bne.n	8003f6c <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f9e1 	bl	800432e <SPI_CloseRx_ISR>
  }
}
 8003f6c:	bf00      	nop
 8003f6e:	3708      	adds	r7, #8
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	b292      	uxth	r2, r2
 8003f88:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	1c9a      	adds	r2, r3, #2
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d102      	bne.n	8003fb8 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f9bb 	bl	800432e <SPI_CloseRx_ISR>
  }
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fd0:	e04c      	b.n	800406c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd8:	d048      	beq.n	800406c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003fda:	f7fd fcd3 	bl	8001984 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d902      	bls.n	8003ff0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d13d      	bne.n	800406c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ffe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004008:	d111      	bne.n	800402e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004012:	d004      	beq.n	800401e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800401c:	d107      	bne.n	800402e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800402c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004036:	d10f      	bne.n	8004058 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004056:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e00f      	b.n	800408c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4013      	ands	r3, r2
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	429a      	cmp	r2, r3
 800407a:	bf0c      	ite	eq
 800407c:	2301      	moveq	r3, #1
 800407e:	2300      	movne	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	461a      	mov	r2, r3
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	429a      	cmp	r2, r3
 8004088:	d1a3      	bne.n	8003fd2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80040a2:	e057      	b.n	8004154 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040aa:	d106      	bne.n	80040ba <SPI_WaitFifoStateUntilTimeout+0x26>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	330c      	adds	r3, #12
 80040b8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c0:	d048      	beq.n	8004154 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80040c2:	f7fd fc5f 	bl	8001984 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d902      	bls.n	80040d8 <SPI_WaitFifoStateUntilTimeout+0x44>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d13d      	bne.n	8004154 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040f0:	d111      	bne.n	8004116 <SPI_WaitFifoStateUntilTimeout+0x82>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040fa:	d004      	beq.n	8004106 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004104:	d107      	bne.n	8004116 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004114:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800411e:	d10f      	bne.n	8004140 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800413e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e008      	b.n	8004166 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4013      	ands	r3, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	429a      	cmp	r2, r3
 8004162:	d19f      	bne.n	80040a4 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b086      	sub	sp, #24
 8004172:	af02      	add	r7, sp, #8
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	60b9      	str	r1, [r7, #8]
 8004178:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004182:	d111      	bne.n	80041a8 <SPI_EndRxTransaction+0x3a>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800418c:	d004      	beq.n	8004198 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004196:	d107      	bne.n	80041a8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2200      	movs	r2, #0
 80041b0:	2180      	movs	r1, #128	; 0x80
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f7ff ff04 	bl	8003fc0 <SPI_WaitFlagStateUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d007      	beq.n	80041ce <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c2:	f043 0220 	orr.w	r2, r3, #32
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e023      	b.n	8004216 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041d6:	d11d      	bne.n	8004214 <SPI_EndRxTransaction+0xa6>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e0:	d004      	beq.n	80041ec <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ea:	d113      	bne.n	8004214 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f7ff ff4b 	bl	8004094 <SPI_WaitFifoStateUntilTimeout>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d007      	beq.n	8004214 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004208:	f043 0220 	orr.w	r2, r3, #32
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e000      	b.n	8004216 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b086      	sub	sp, #24
 8004222:	af02      	add	r7, sp, #8
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	60b9      	str	r1, [r7, #8]
 8004228:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2200      	movs	r2, #0
 8004232:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f7ff ff2c 	bl	8004094 <SPI_WaitFifoStateUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d007      	beq.n	8004252 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004246:	f043 0220 	orr.w	r2, r3, #32
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e027      	b.n	80042a2 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2200      	movs	r2, #0
 800425a:	2180      	movs	r1, #128	; 0x80
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f7ff feaf 	bl	8003fc0 <SPI_WaitFlagStateUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e014      	b.n	80042a2 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2200      	movs	r2, #0
 8004280:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f7ff ff05 	bl	8004094 <SPI_WaitFifoStateUntilTimeout>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d007      	beq.n	80042a0 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004294:	f043 0220 	orr.w	r2, r3, #32
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e000      	b.n	80042a2 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80042b2:	f7fd fb67 	bl	8001984 <HAL_GetTick>
 80042b6:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 0220 	bic.w	r2, r2, #32
 80042c6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	2164      	movs	r1, #100	; 0x64
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f7ff ffa6 	bl	800421e <SPI_EndRxTxTransaction>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d005      	beq.n	80042e4 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042dc:	f043 0220 	orr.w	r2, r3, #32
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d115      	bne.n	8004318 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d107      	bne.n	8004308 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7fc fdaf 	bl	8000e64 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004306:	e00e      	b.n	8004326 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff fcd3 	bl	8003cbc <HAL_SPI_TxRxCpltCallback>
}
 8004316:	e006      	b.n	8004326 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7ff fcd5 	bl	8003cd0 <HAL_SPI_ErrorCallback>
}
 8004326:	bf00      	nop
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b082      	sub	sp, #8
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004344:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004346:	f7fd fb1d 	bl	8001984 <HAL_GetTick>
 800434a:	4603      	mov	r3, r0
 800434c:	461a      	mov	r2, r3
 800434e:	2164      	movs	r1, #100	; 0x64
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff ff0c 	bl	800416e <SPI_EndRxTransaction>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004374:	2b00      	cmp	r3, #0
 8004376:	d103      	bne.n	8004380 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7fc fd73 	bl	8000e64 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800437e:	e002      	b.n	8004386 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7ff fca5 	bl	8003cd0 <HAL_SPI_ErrorCallback>
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <LL_TIM_SetPrescaler>:
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <LL_TIM_SetAutoReload>:
{
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <LL_TIM_SetRepetitionCounter>:
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	f043 0201 	orr.w	r2, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	615a      	str	r2, [r3, #20]
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
	...

08004404 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a39      	ldr	r2, [pc, #228]	; (80044fc <LL_TIM_Init+0xf8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d00f      	beq.n	800443c <LL_TIM_Init+0x38>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004422:	d00b      	beq.n	800443c <LL_TIM_Init+0x38>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a36      	ldr	r2, [pc, #216]	; (8004500 <LL_TIM_Init+0xfc>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d007      	beq.n	800443c <LL_TIM_Init+0x38>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a35      	ldr	r2, [pc, #212]	; (8004504 <LL_TIM_Init+0x100>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d003      	beq.n	800443c <LL_TIM_Init+0x38>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a34      	ldr	r2, [pc, #208]	; (8004508 <LL_TIM_Init+0x104>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d106      	bne.n	800444a <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a2b      	ldr	r2, [pc, #172]	; (80044fc <LL_TIM_Init+0xf8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d01b      	beq.n	800448a <LL_TIM_Init+0x86>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004458:	d017      	beq.n	800448a <LL_TIM_Init+0x86>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a28      	ldr	r2, [pc, #160]	; (8004500 <LL_TIM_Init+0xfc>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d013      	beq.n	800448a <LL_TIM_Init+0x86>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a27      	ldr	r2, [pc, #156]	; (8004504 <LL_TIM_Init+0x100>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <LL_TIM_Init+0x86>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a26      	ldr	r2, [pc, #152]	; (8004508 <LL_TIM_Init+0x104>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <LL_TIM_Init+0x86>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a25      	ldr	r2, [pc, #148]	; (800450c <LL_TIM_Init+0x108>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d007      	beq.n	800448a <LL_TIM_Init+0x86>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a24      	ldr	r2, [pc, #144]	; (8004510 <LL_TIM_Init+0x10c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <LL_TIM_Init+0x86>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a23      	ldr	r2, [pc, #140]	; (8004514 <LL_TIM_Init+0x110>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d106      	bne.n	8004498 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	4313      	orrs	r3, r2
 8004496:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	4619      	mov	r1, r3
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7ff ff80 	bl	80043aa <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	881b      	ldrh	r3, [r3, #0]
 80044ae:	4619      	mov	r1, r3
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff ff6c 	bl	800438e <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a10      	ldr	r2, [pc, #64]	; (80044fc <LL_TIM_Init+0xf8>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00f      	beq.n	80044de <LL_TIM_Init+0xda>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a11      	ldr	r2, [pc, #68]	; (8004508 <LL_TIM_Init+0x104>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d00b      	beq.n	80044de <LL_TIM_Init+0xda>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a10      	ldr	r2, [pc, #64]	; (800450c <LL_TIM_Init+0x108>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d007      	beq.n	80044de <LL_TIM_Init+0xda>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a0f      	ldr	r2, [pc, #60]	; (8004510 <LL_TIM_Init+0x10c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d003      	beq.n	80044de <LL_TIM_Init+0xda>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a0e      	ldr	r2, [pc, #56]	; (8004514 <LL_TIM_Init+0x110>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d105      	bne.n	80044ea <LL_TIM_Init+0xe6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	4619      	mov	r1, r3
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff ff6e 	bl	80043c6 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7ff ff79 	bl	80043e2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40012c00 	.word	0x40012c00
 8004500:	40000400 	.word	0x40000400
 8004504:	40000800 	.word	0x40000800
 8004508:	40013400 	.word	0x40013400
 800450c:	40014000 	.word	0x40014000
 8004510:	40014400 	.word	0x40014400
 8004514:	40014800 	.word	0x40014800

08004518 <__errno>:
 8004518:	4b01      	ldr	r3, [pc, #4]	; (8004520 <__errno+0x8>)
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	20000030 	.word	0x20000030

08004524 <__libc_init_array>:
 8004524:	b570      	push	{r4, r5, r6, lr}
 8004526:	4d0d      	ldr	r5, [pc, #52]	; (800455c <__libc_init_array+0x38>)
 8004528:	4c0d      	ldr	r4, [pc, #52]	; (8004560 <__libc_init_array+0x3c>)
 800452a:	1b64      	subs	r4, r4, r5
 800452c:	10a4      	asrs	r4, r4, #2
 800452e:	2600      	movs	r6, #0
 8004530:	42a6      	cmp	r6, r4
 8004532:	d109      	bne.n	8004548 <__libc_init_array+0x24>
 8004534:	4d0b      	ldr	r5, [pc, #44]	; (8004564 <__libc_init_array+0x40>)
 8004536:	4c0c      	ldr	r4, [pc, #48]	; (8004568 <__libc_init_array+0x44>)
 8004538:	f002 fcf0 	bl	8006f1c <_init>
 800453c:	1b64      	subs	r4, r4, r5
 800453e:	10a4      	asrs	r4, r4, #2
 8004540:	2600      	movs	r6, #0
 8004542:	42a6      	cmp	r6, r4
 8004544:	d105      	bne.n	8004552 <__libc_init_array+0x2e>
 8004546:	bd70      	pop	{r4, r5, r6, pc}
 8004548:	f855 3b04 	ldr.w	r3, [r5], #4
 800454c:	4798      	blx	r3
 800454e:	3601      	adds	r6, #1
 8004550:	e7ee      	b.n	8004530 <__libc_init_array+0xc>
 8004552:	f855 3b04 	ldr.w	r3, [r5], #4
 8004556:	4798      	blx	r3
 8004558:	3601      	adds	r6, #1
 800455a:	e7f2      	b.n	8004542 <__libc_init_array+0x1e>
 800455c:	0800732c 	.word	0x0800732c
 8004560:	0800732c 	.word	0x0800732c
 8004564:	0800732c 	.word	0x0800732c
 8004568:	08007330 	.word	0x08007330

0800456c <memset>:
 800456c:	4402      	add	r2, r0
 800456e:	4603      	mov	r3, r0
 8004570:	4293      	cmp	r3, r2
 8004572:	d100      	bne.n	8004576 <memset+0xa>
 8004574:	4770      	bx	lr
 8004576:	f803 1b01 	strb.w	r1, [r3], #1
 800457a:	e7f9      	b.n	8004570 <memset+0x4>

0800457c <__cvt>:
 800457c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004580:	ec55 4b10 	vmov	r4, r5, d0
 8004584:	2d00      	cmp	r5, #0
 8004586:	460e      	mov	r6, r1
 8004588:	4619      	mov	r1, r3
 800458a:	462b      	mov	r3, r5
 800458c:	bfbb      	ittet	lt
 800458e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004592:	461d      	movlt	r5, r3
 8004594:	2300      	movge	r3, #0
 8004596:	232d      	movlt	r3, #45	; 0x2d
 8004598:	700b      	strb	r3, [r1, #0]
 800459a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800459c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80045a0:	4691      	mov	r9, r2
 80045a2:	f023 0820 	bic.w	r8, r3, #32
 80045a6:	bfbc      	itt	lt
 80045a8:	4622      	movlt	r2, r4
 80045aa:	4614      	movlt	r4, r2
 80045ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045b0:	d005      	beq.n	80045be <__cvt+0x42>
 80045b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045b6:	d100      	bne.n	80045ba <__cvt+0x3e>
 80045b8:	3601      	adds	r6, #1
 80045ba:	2102      	movs	r1, #2
 80045bc:	e000      	b.n	80045c0 <__cvt+0x44>
 80045be:	2103      	movs	r1, #3
 80045c0:	ab03      	add	r3, sp, #12
 80045c2:	9301      	str	r3, [sp, #4]
 80045c4:	ab02      	add	r3, sp, #8
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	ec45 4b10 	vmov	d0, r4, r5
 80045cc:	4653      	mov	r3, sl
 80045ce:	4632      	mov	r2, r6
 80045d0:	f000 fcca 	bl	8004f68 <_dtoa_r>
 80045d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80045d8:	4607      	mov	r7, r0
 80045da:	d102      	bne.n	80045e2 <__cvt+0x66>
 80045dc:	f019 0f01 	tst.w	r9, #1
 80045e0:	d022      	beq.n	8004628 <__cvt+0xac>
 80045e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045e6:	eb07 0906 	add.w	r9, r7, r6
 80045ea:	d110      	bne.n	800460e <__cvt+0x92>
 80045ec:	783b      	ldrb	r3, [r7, #0]
 80045ee:	2b30      	cmp	r3, #48	; 0x30
 80045f0:	d10a      	bne.n	8004608 <__cvt+0x8c>
 80045f2:	2200      	movs	r2, #0
 80045f4:	2300      	movs	r3, #0
 80045f6:	4620      	mov	r0, r4
 80045f8:	4629      	mov	r1, r5
 80045fa:	f7fc fa8d 	bl	8000b18 <__aeabi_dcmpeq>
 80045fe:	b918      	cbnz	r0, 8004608 <__cvt+0x8c>
 8004600:	f1c6 0601 	rsb	r6, r6, #1
 8004604:	f8ca 6000 	str.w	r6, [sl]
 8004608:	f8da 3000 	ldr.w	r3, [sl]
 800460c:	4499      	add	r9, r3
 800460e:	2200      	movs	r2, #0
 8004610:	2300      	movs	r3, #0
 8004612:	4620      	mov	r0, r4
 8004614:	4629      	mov	r1, r5
 8004616:	f7fc fa7f 	bl	8000b18 <__aeabi_dcmpeq>
 800461a:	b108      	cbz	r0, 8004620 <__cvt+0xa4>
 800461c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004620:	2230      	movs	r2, #48	; 0x30
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	454b      	cmp	r3, r9
 8004626:	d307      	bcc.n	8004638 <__cvt+0xbc>
 8004628:	9b03      	ldr	r3, [sp, #12]
 800462a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800462c:	1bdb      	subs	r3, r3, r7
 800462e:	4638      	mov	r0, r7
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	b004      	add	sp, #16
 8004634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004638:	1c59      	adds	r1, r3, #1
 800463a:	9103      	str	r1, [sp, #12]
 800463c:	701a      	strb	r2, [r3, #0]
 800463e:	e7f0      	b.n	8004622 <__cvt+0xa6>

08004640 <__exponent>:
 8004640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004642:	4603      	mov	r3, r0
 8004644:	2900      	cmp	r1, #0
 8004646:	bfb8      	it	lt
 8004648:	4249      	neglt	r1, r1
 800464a:	f803 2b02 	strb.w	r2, [r3], #2
 800464e:	bfb4      	ite	lt
 8004650:	222d      	movlt	r2, #45	; 0x2d
 8004652:	222b      	movge	r2, #43	; 0x2b
 8004654:	2909      	cmp	r1, #9
 8004656:	7042      	strb	r2, [r0, #1]
 8004658:	dd2a      	ble.n	80046b0 <__exponent+0x70>
 800465a:	f10d 0407 	add.w	r4, sp, #7
 800465e:	46a4      	mov	ip, r4
 8004660:	270a      	movs	r7, #10
 8004662:	46a6      	mov	lr, r4
 8004664:	460a      	mov	r2, r1
 8004666:	fb91 f6f7 	sdiv	r6, r1, r7
 800466a:	fb07 1516 	mls	r5, r7, r6, r1
 800466e:	3530      	adds	r5, #48	; 0x30
 8004670:	2a63      	cmp	r2, #99	; 0x63
 8004672:	f104 34ff 	add.w	r4, r4, #4294967295
 8004676:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800467a:	4631      	mov	r1, r6
 800467c:	dcf1      	bgt.n	8004662 <__exponent+0x22>
 800467e:	3130      	adds	r1, #48	; 0x30
 8004680:	f1ae 0502 	sub.w	r5, lr, #2
 8004684:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004688:	1c44      	adds	r4, r0, #1
 800468a:	4629      	mov	r1, r5
 800468c:	4561      	cmp	r1, ip
 800468e:	d30a      	bcc.n	80046a6 <__exponent+0x66>
 8004690:	f10d 0209 	add.w	r2, sp, #9
 8004694:	eba2 020e 	sub.w	r2, r2, lr
 8004698:	4565      	cmp	r5, ip
 800469a:	bf88      	it	hi
 800469c:	2200      	movhi	r2, #0
 800469e:	4413      	add	r3, r2
 80046a0:	1a18      	subs	r0, r3, r0
 80046a2:	b003      	add	sp, #12
 80046a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046ae:	e7ed      	b.n	800468c <__exponent+0x4c>
 80046b0:	2330      	movs	r3, #48	; 0x30
 80046b2:	3130      	adds	r1, #48	; 0x30
 80046b4:	7083      	strb	r3, [r0, #2]
 80046b6:	70c1      	strb	r1, [r0, #3]
 80046b8:	1d03      	adds	r3, r0, #4
 80046ba:	e7f1      	b.n	80046a0 <__exponent+0x60>

080046bc <_printf_float>:
 80046bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c0:	ed2d 8b02 	vpush	{d8}
 80046c4:	b08d      	sub	sp, #52	; 0x34
 80046c6:	460c      	mov	r4, r1
 80046c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80046cc:	4616      	mov	r6, r2
 80046ce:	461f      	mov	r7, r3
 80046d0:	4605      	mov	r5, r0
 80046d2:	f001 fa35 	bl	8005b40 <_localeconv_r>
 80046d6:	f8d0 a000 	ldr.w	sl, [r0]
 80046da:	4650      	mov	r0, sl
 80046dc:	f7fb fda0 	bl	8000220 <strlen>
 80046e0:	2300      	movs	r3, #0
 80046e2:	930a      	str	r3, [sp, #40]	; 0x28
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	9305      	str	r3, [sp, #20]
 80046e8:	f8d8 3000 	ldr.w	r3, [r8]
 80046ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80046f0:	3307      	adds	r3, #7
 80046f2:	f023 0307 	bic.w	r3, r3, #7
 80046f6:	f103 0208 	add.w	r2, r3, #8
 80046fa:	f8c8 2000 	str.w	r2, [r8]
 80046fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004702:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004706:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800470a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800470e:	9307      	str	r3, [sp, #28]
 8004710:	f8cd 8018 	str.w	r8, [sp, #24]
 8004714:	ee08 0a10 	vmov	s16, r0
 8004718:	4b9f      	ldr	r3, [pc, #636]	; (8004998 <_printf_float+0x2dc>)
 800471a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800471e:	f04f 32ff 	mov.w	r2, #4294967295
 8004722:	f7fc fa2b 	bl	8000b7c <__aeabi_dcmpun>
 8004726:	bb88      	cbnz	r0, 800478c <_printf_float+0xd0>
 8004728:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800472c:	4b9a      	ldr	r3, [pc, #616]	; (8004998 <_printf_float+0x2dc>)
 800472e:	f04f 32ff 	mov.w	r2, #4294967295
 8004732:	f7fc fa05 	bl	8000b40 <__aeabi_dcmple>
 8004736:	bb48      	cbnz	r0, 800478c <_printf_float+0xd0>
 8004738:	2200      	movs	r2, #0
 800473a:	2300      	movs	r3, #0
 800473c:	4640      	mov	r0, r8
 800473e:	4649      	mov	r1, r9
 8004740:	f7fc f9f4 	bl	8000b2c <__aeabi_dcmplt>
 8004744:	b110      	cbz	r0, 800474c <_printf_float+0x90>
 8004746:	232d      	movs	r3, #45	; 0x2d
 8004748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800474c:	4b93      	ldr	r3, [pc, #588]	; (800499c <_printf_float+0x2e0>)
 800474e:	4894      	ldr	r0, [pc, #592]	; (80049a0 <_printf_float+0x2e4>)
 8004750:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004754:	bf94      	ite	ls
 8004756:	4698      	movls	r8, r3
 8004758:	4680      	movhi	r8, r0
 800475a:	2303      	movs	r3, #3
 800475c:	6123      	str	r3, [r4, #16]
 800475e:	9b05      	ldr	r3, [sp, #20]
 8004760:	f023 0204 	bic.w	r2, r3, #4
 8004764:	6022      	str	r2, [r4, #0]
 8004766:	f04f 0900 	mov.w	r9, #0
 800476a:	9700      	str	r7, [sp, #0]
 800476c:	4633      	mov	r3, r6
 800476e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004770:	4621      	mov	r1, r4
 8004772:	4628      	mov	r0, r5
 8004774:	f000 f9d8 	bl	8004b28 <_printf_common>
 8004778:	3001      	adds	r0, #1
 800477a:	f040 8090 	bne.w	800489e <_printf_float+0x1e2>
 800477e:	f04f 30ff 	mov.w	r0, #4294967295
 8004782:	b00d      	add	sp, #52	; 0x34
 8004784:	ecbd 8b02 	vpop	{d8}
 8004788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800478c:	4642      	mov	r2, r8
 800478e:	464b      	mov	r3, r9
 8004790:	4640      	mov	r0, r8
 8004792:	4649      	mov	r1, r9
 8004794:	f7fc f9f2 	bl	8000b7c <__aeabi_dcmpun>
 8004798:	b140      	cbz	r0, 80047ac <_printf_float+0xf0>
 800479a:	464b      	mov	r3, r9
 800479c:	2b00      	cmp	r3, #0
 800479e:	bfbc      	itt	lt
 80047a0:	232d      	movlt	r3, #45	; 0x2d
 80047a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047a6:	487f      	ldr	r0, [pc, #508]	; (80049a4 <_printf_float+0x2e8>)
 80047a8:	4b7f      	ldr	r3, [pc, #508]	; (80049a8 <_printf_float+0x2ec>)
 80047aa:	e7d1      	b.n	8004750 <_printf_float+0x94>
 80047ac:	6863      	ldr	r3, [r4, #4]
 80047ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80047b2:	9206      	str	r2, [sp, #24]
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	d13f      	bne.n	8004838 <_printf_float+0x17c>
 80047b8:	2306      	movs	r3, #6
 80047ba:	6063      	str	r3, [r4, #4]
 80047bc:	9b05      	ldr	r3, [sp, #20]
 80047be:	6861      	ldr	r1, [r4, #4]
 80047c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047c4:	2300      	movs	r3, #0
 80047c6:	9303      	str	r3, [sp, #12]
 80047c8:	ab0a      	add	r3, sp, #40	; 0x28
 80047ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80047ce:	ab09      	add	r3, sp, #36	; 0x24
 80047d0:	ec49 8b10 	vmov	d0, r8, r9
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	6022      	str	r2, [r4, #0]
 80047d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047dc:	4628      	mov	r0, r5
 80047de:	f7ff fecd 	bl	800457c <__cvt>
 80047e2:	9b06      	ldr	r3, [sp, #24]
 80047e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047e6:	2b47      	cmp	r3, #71	; 0x47
 80047e8:	4680      	mov	r8, r0
 80047ea:	d108      	bne.n	80047fe <_printf_float+0x142>
 80047ec:	1cc8      	adds	r0, r1, #3
 80047ee:	db02      	blt.n	80047f6 <_printf_float+0x13a>
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	4299      	cmp	r1, r3
 80047f4:	dd41      	ble.n	800487a <_printf_float+0x1be>
 80047f6:	f1ab 0b02 	sub.w	fp, fp, #2
 80047fa:	fa5f fb8b 	uxtb.w	fp, fp
 80047fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004802:	d820      	bhi.n	8004846 <_printf_float+0x18a>
 8004804:	3901      	subs	r1, #1
 8004806:	465a      	mov	r2, fp
 8004808:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800480c:	9109      	str	r1, [sp, #36]	; 0x24
 800480e:	f7ff ff17 	bl	8004640 <__exponent>
 8004812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004814:	1813      	adds	r3, r2, r0
 8004816:	2a01      	cmp	r2, #1
 8004818:	4681      	mov	r9, r0
 800481a:	6123      	str	r3, [r4, #16]
 800481c:	dc02      	bgt.n	8004824 <_printf_float+0x168>
 800481e:	6822      	ldr	r2, [r4, #0]
 8004820:	07d2      	lsls	r2, r2, #31
 8004822:	d501      	bpl.n	8004828 <_printf_float+0x16c>
 8004824:	3301      	adds	r3, #1
 8004826:	6123      	str	r3, [r4, #16]
 8004828:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800482c:	2b00      	cmp	r3, #0
 800482e:	d09c      	beq.n	800476a <_printf_float+0xae>
 8004830:	232d      	movs	r3, #45	; 0x2d
 8004832:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004836:	e798      	b.n	800476a <_printf_float+0xae>
 8004838:	9a06      	ldr	r2, [sp, #24]
 800483a:	2a47      	cmp	r2, #71	; 0x47
 800483c:	d1be      	bne.n	80047bc <_printf_float+0x100>
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1bc      	bne.n	80047bc <_printf_float+0x100>
 8004842:	2301      	movs	r3, #1
 8004844:	e7b9      	b.n	80047ba <_printf_float+0xfe>
 8004846:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800484a:	d118      	bne.n	800487e <_printf_float+0x1c2>
 800484c:	2900      	cmp	r1, #0
 800484e:	6863      	ldr	r3, [r4, #4]
 8004850:	dd0b      	ble.n	800486a <_printf_float+0x1ae>
 8004852:	6121      	str	r1, [r4, #16]
 8004854:	b913      	cbnz	r3, 800485c <_printf_float+0x1a0>
 8004856:	6822      	ldr	r2, [r4, #0]
 8004858:	07d0      	lsls	r0, r2, #31
 800485a:	d502      	bpl.n	8004862 <_printf_float+0x1a6>
 800485c:	3301      	adds	r3, #1
 800485e:	440b      	add	r3, r1
 8004860:	6123      	str	r3, [r4, #16]
 8004862:	65a1      	str	r1, [r4, #88]	; 0x58
 8004864:	f04f 0900 	mov.w	r9, #0
 8004868:	e7de      	b.n	8004828 <_printf_float+0x16c>
 800486a:	b913      	cbnz	r3, 8004872 <_printf_float+0x1b6>
 800486c:	6822      	ldr	r2, [r4, #0]
 800486e:	07d2      	lsls	r2, r2, #31
 8004870:	d501      	bpl.n	8004876 <_printf_float+0x1ba>
 8004872:	3302      	adds	r3, #2
 8004874:	e7f4      	b.n	8004860 <_printf_float+0x1a4>
 8004876:	2301      	movs	r3, #1
 8004878:	e7f2      	b.n	8004860 <_printf_float+0x1a4>
 800487a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800487e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004880:	4299      	cmp	r1, r3
 8004882:	db05      	blt.n	8004890 <_printf_float+0x1d4>
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	6121      	str	r1, [r4, #16]
 8004888:	07d8      	lsls	r0, r3, #31
 800488a:	d5ea      	bpl.n	8004862 <_printf_float+0x1a6>
 800488c:	1c4b      	adds	r3, r1, #1
 800488e:	e7e7      	b.n	8004860 <_printf_float+0x1a4>
 8004890:	2900      	cmp	r1, #0
 8004892:	bfd4      	ite	le
 8004894:	f1c1 0202 	rsble	r2, r1, #2
 8004898:	2201      	movgt	r2, #1
 800489a:	4413      	add	r3, r2
 800489c:	e7e0      	b.n	8004860 <_printf_float+0x1a4>
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	055a      	lsls	r2, r3, #21
 80048a2:	d407      	bmi.n	80048b4 <_printf_float+0x1f8>
 80048a4:	6923      	ldr	r3, [r4, #16]
 80048a6:	4642      	mov	r2, r8
 80048a8:	4631      	mov	r1, r6
 80048aa:	4628      	mov	r0, r5
 80048ac:	47b8      	blx	r7
 80048ae:	3001      	adds	r0, #1
 80048b0:	d12c      	bne.n	800490c <_printf_float+0x250>
 80048b2:	e764      	b.n	800477e <_printf_float+0xc2>
 80048b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048b8:	f240 80e0 	bls.w	8004a7c <_printf_float+0x3c0>
 80048bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048c0:	2200      	movs	r2, #0
 80048c2:	2300      	movs	r3, #0
 80048c4:	f7fc f928 	bl	8000b18 <__aeabi_dcmpeq>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	d034      	beq.n	8004936 <_printf_float+0x27a>
 80048cc:	4a37      	ldr	r2, [pc, #220]	; (80049ac <_printf_float+0x2f0>)
 80048ce:	2301      	movs	r3, #1
 80048d0:	4631      	mov	r1, r6
 80048d2:	4628      	mov	r0, r5
 80048d4:	47b8      	blx	r7
 80048d6:	3001      	adds	r0, #1
 80048d8:	f43f af51 	beq.w	800477e <_printf_float+0xc2>
 80048dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048e0:	429a      	cmp	r2, r3
 80048e2:	db02      	blt.n	80048ea <_printf_float+0x22e>
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	07d8      	lsls	r0, r3, #31
 80048e8:	d510      	bpl.n	800490c <_printf_float+0x250>
 80048ea:	ee18 3a10 	vmov	r3, s16
 80048ee:	4652      	mov	r2, sl
 80048f0:	4631      	mov	r1, r6
 80048f2:	4628      	mov	r0, r5
 80048f4:	47b8      	blx	r7
 80048f6:	3001      	adds	r0, #1
 80048f8:	f43f af41 	beq.w	800477e <_printf_float+0xc2>
 80048fc:	f04f 0800 	mov.w	r8, #0
 8004900:	f104 091a 	add.w	r9, r4, #26
 8004904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004906:	3b01      	subs	r3, #1
 8004908:	4543      	cmp	r3, r8
 800490a:	dc09      	bgt.n	8004920 <_printf_float+0x264>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	079b      	lsls	r3, r3, #30
 8004910:	f100 8105 	bmi.w	8004b1e <_printf_float+0x462>
 8004914:	68e0      	ldr	r0, [r4, #12]
 8004916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004918:	4298      	cmp	r0, r3
 800491a:	bfb8      	it	lt
 800491c:	4618      	movlt	r0, r3
 800491e:	e730      	b.n	8004782 <_printf_float+0xc6>
 8004920:	2301      	movs	r3, #1
 8004922:	464a      	mov	r2, r9
 8004924:	4631      	mov	r1, r6
 8004926:	4628      	mov	r0, r5
 8004928:	47b8      	blx	r7
 800492a:	3001      	adds	r0, #1
 800492c:	f43f af27 	beq.w	800477e <_printf_float+0xc2>
 8004930:	f108 0801 	add.w	r8, r8, #1
 8004934:	e7e6      	b.n	8004904 <_printf_float+0x248>
 8004936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	dc39      	bgt.n	80049b0 <_printf_float+0x2f4>
 800493c:	4a1b      	ldr	r2, [pc, #108]	; (80049ac <_printf_float+0x2f0>)
 800493e:	2301      	movs	r3, #1
 8004940:	4631      	mov	r1, r6
 8004942:	4628      	mov	r0, r5
 8004944:	47b8      	blx	r7
 8004946:	3001      	adds	r0, #1
 8004948:	f43f af19 	beq.w	800477e <_printf_float+0xc2>
 800494c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004950:	4313      	orrs	r3, r2
 8004952:	d102      	bne.n	800495a <_printf_float+0x29e>
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	07d9      	lsls	r1, r3, #31
 8004958:	d5d8      	bpl.n	800490c <_printf_float+0x250>
 800495a:	ee18 3a10 	vmov	r3, s16
 800495e:	4652      	mov	r2, sl
 8004960:	4631      	mov	r1, r6
 8004962:	4628      	mov	r0, r5
 8004964:	47b8      	blx	r7
 8004966:	3001      	adds	r0, #1
 8004968:	f43f af09 	beq.w	800477e <_printf_float+0xc2>
 800496c:	f04f 0900 	mov.w	r9, #0
 8004970:	f104 0a1a 	add.w	sl, r4, #26
 8004974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004976:	425b      	negs	r3, r3
 8004978:	454b      	cmp	r3, r9
 800497a:	dc01      	bgt.n	8004980 <_printf_float+0x2c4>
 800497c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800497e:	e792      	b.n	80048a6 <_printf_float+0x1ea>
 8004980:	2301      	movs	r3, #1
 8004982:	4652      	mov	r2, sl
 8004984:	4631      	mov	r1, r6
 8004986:	4628      	mov	r0, r5
 8004988:	47b8      	blx	r7
 800498a:	3001      	adds	r0, #1
 800498c:	f43f aef7 	beq.w	800477e <_printf_float+0xc2>
 8004990:	f109 0901 	add.w	r9, r9, #1
 8004994:	e7ee      	b.n	8004974 <_printf_float+0x2b8>
 8004996:	bf00      	nop
 8004998:	7fefffff 	.word	0x7fefffff
 800499c:	08006f4c 	.word	0x08006f4c
 80049a0:	08006f50 	.word	0x08006f50
 80049a4:	08006f58 	.word	0x08006f58
 80049a8:	08006f54 	.word	0x08006f54
 80049ac:	08006f5c 	.word	0x08006f5c
 80049b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049b4:	429a      	cmp	r2, r3
 80049b6:	bfa8      	it	ge
 80049b8:	461a      	movge	r2, r3
 80049ba:	2a00      	cmp	r2, #0
 80049bc:	4691      	mov	r9, r2
 80049be:	dc37      	bgt.n	8004a30 <_printf_float+0x374>
 80049c0:	f04f 0b00 	mov.w	fp, #0
 80049c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049c8:	f104 021a 	add.w	r2, r4, #26
 80049cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049ce:	9305      	str	r3, [sp, #20]
 80049d0:	eba3 0309 	sub.w	r3, r3, r9
 80049d4:	455b      	cmp	r3, fp
 80049d6:	dc33      	bgt.n	8004a40 <_printf_float+0x384>
 80049d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049dc:	429a      	cmp	r2, r3
 80049de:	db3b      	blt.n	8004a58 <_printf_float+0x39c>
 80049e0:	6823      	ldr	r3, [r4, #0]
 80049e2:	07da      	lsls	r2, r3, #31
 80049e4:	d438      	bmi.n	8004a58 <_printf_float+0x39c>
 80049e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049e8:	9b05      	ldr	r3, [sp, #20]
 80049ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	eba2 0901 	sub.w	r9, r2, r1
 80049f2:	4599      	cmp	r9, r3
 80049f4:	bfa8      	it	ge
 80049f6:	4699      	movge	r9, r3
 80049f8:	f1b9 0f00 	cmp.w	r9, #0
 80049fc:	dc35      	bgt.n	8004a6a <_printf_float+0x3ae>
 80049fe:	f04f 0800 	mov.w	r8, #0
 8004a02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a06:	f104 0a1a 	add.w	sl, r4, #26
 8004a0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	eba3 0309 	sub.w	r3, r3, r9
 8004a14:	4543      	cmp	r3, r8
 8004a16:	f77f af79 	ble.w	800490c <_printf_float+0x250>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4652      	mov	r2, sl
 8004a1e:	4631      	mov	r1, r6
 8004a20:	4628      	mov	r0, r5
 8004a22:	47b8      	blx	r7
 8004a24:	3001      	adds	r0, #1
 8004a26:	f43f aeaa 	beq.w	800477e <_printf_float+0xc2>
 8004a2a:	f108 0801 	add.w	r8, r8, #1
 8004a2e:	e7ec      	b.n	8004a0a <_printf_float+0x34e>
 8004a30:	4613      	mov	r3, r2
 8004a32:	4631      	mov	r1, r6
 8004a34:	4642      	mov	r2, r8
 8004a36:	4628      	mov	r0, r5
 8004a38:	47b8      	blx	r7
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d1c0      	bne.n	80049c0 <_printf_float+0x304>
 8004a3e:	e69e      	b.n	800477e <_printf_float+0xc2>
 8004a40:	2301      	movs	r3, #1
 8004a42:	4631      	mov	r1, r6
 8004a44:	4628      	mov	r0, r5
 8004a46:	9205      	str	r2, [sp, #20]
 8004a48:	47b8      	blx	r7
 8004a4a:	3001      	adds	r0, #1
 8004a4c:	f43f ae97 	beq.w	800477e <_printf_float+0xc2>
 8004a50:	9a05      	ldr	r2, [sp, #20]
 8004a52:	f10b 0b01 	add.w	fp, fp, #1
 8004a56:	e7b9      	b.n	80049cc <_printf_float+0x310>
 8004a58:	ee18 3a10 	vmov	r3, s16
 8004a5c:	4652      	mov	r2, sl
 8004a5e:	4631      	mov	r1, r6
 8004a60:	4628      	mov	r0, r5
 8004a62:	47b8      	blx	r7
 8004a64:	3001      	adds	r0, #1
 8004a66:	d1be      	bne.n	80049e6 <_printf_float+0x32a>
 8004a68:	e689      	b.n	800477e <_printf_float+0xc2>
 8004a6a:	9a05      	ldr	r2, [sp, #20]
 8004a6c:	464b      	mov	r3, r9
 8004a6e:	4442      	add	r2, r8
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	d1c1      	bne.n	80049fe <_printf_float+0x342>
 8004a7a:	e680      	b.n	800477e <_printf_float+0xc2>
 8004a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a7e:	2a01      	cmp	r2, #1
 8004a80:	dc01      	bgt.n	8004a86 <_printf_float+0x3ca>
 8004a82:	07db      	lsls	r3, r3, #31
 8004a84:	d538      	bpl.n	8004af8 <_printf_float+0x43c>
 8004a86:	2301      	movs	r3, #1
 8004a88:	4642      	mov	r2, r8
 8004a8a:	4631      	mov	r1, r6
 8004a8c:	4628      	mov	r0, r5
 8004a8e:	47b8      	blx	r7
 8004a90:	3001      	adds	r0, #1
 8004a92:	f43f ae74 	beq.w	800477e <_printf_float+0xc2>
 8004a96:	ee18 3a10 	vmov	r3, s16
 8004a9a:	4652      	mov	r2, sl
 8004a9c:	4631      	mov	r1, r6
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	47b8      	blx	r7
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	f43f ae6b 	beq.w	800477e <_printf_float+0xc2>
 8004aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004aac:	2200      	movs	r2, #0
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f7fc f832 	bl	8000b18 <__aeabi_dcmpeq>
 8004ab4:	b9d8      	cbnz	r0, 8004aee <_printf_float+0x432>
 8004ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ab8:	f108 0201 	add.w	r2, r8, #1
 8004abc:	3b01      	subs	r3, #1
 8004abe:	4631      	mov	r1, r6
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	47b8      	blx	r7
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d10e      	bne.n	8004ae6 <_printf_float+0x42a>
 8004ac8:	e659      	b.n	800477e <_printf_float+0xc2>
 8004aca:	2301      	movs	r3, #1
 8004acc:	4652      	mov	r2, sl
 8004ace:	4631      	mov	r1, r6
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	47b8      	blx	r7
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	f43f ae52 	beq.w	800477e <_printf_float+0xc2>
 8004ada:	f108 0801 	add.w	r8, r8, #1
 8004ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	4543      	cmp	r3, r8
 8004ae4:	dcf1      	bgt.n	8004aca <_printf_float+0x40e>
 8004ae6:	464b      	mov	r3, r9
 8004ae8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004aec:	e6dc      	b.n	80048a8 <_printf_float+0x1ec>
 8004aee:	f04f 0800 	mov.w	r8, #0
 8004af2:	f104 0a1a 	add.w	sl, r4, #26
 8004af6:	e7f2      	b.n	8004ade <_printf_float+0x422>
 8004af8:	2301      	movs	r3, #1
 8004afa:	4642      	mov	r2, r8
 8004afc:	e7df      	b.n	8004abe <_printf_float+0x402>
 8004afe:	2301      	movs	r3, #1
 8004b00:	464a      	mov	r2, r9
 8004b02:	4631      	mov	r1, r6
 8004b04:	4628      	mov	r0, r5
 8004b06:	47b8      	blx	r7
 8004b08:	3001      	adds	r0, #1
 8004b0a:	f43f ae38 	beq.w	800477e <_printf_float+0xc2>
 8004b0e:	f108 0801 	add.w	r8, r8, #1
 8004b12:	68e3      	ldr	r3, [r4, #12]
 8004b14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b16:	1a5b      	subs	r3, r3, r1
 8004b18:	4543      	cmp	r3, r8
 8004b1a:	dcf0      	bgt.n	8004afe <_printf_float+0x442>
 8004b1c:	e6fa      	b.n	8004914 <_printf_float+0x258>
 8004b1e:	f04f 0800 	mov.w	r8, #0
 8004b22:	f104 0919 	add.w	r9, r4, #25
 8004b26:	e7f4      	b.n	8004b12 <_printf_float+0x456>

08004b28 <_printf_common>:
 8004b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b2c:	4616      	mov	r6, r2
 8004b2e:	4699      	mov	r9, r3
 8004b30:	688a      	ldr	r2, [r1, #8]
 8004b32:	690b      	ldr	r3, [r1, #16]
 8004b34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bfb8      	it	lt
 8004b3c:	4613      	movlt	r3, r2
 8004b3e:	6033      	str	r3, [r6, #0]
 8004b40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b44:	4607      	mov	r7, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	b10a      	cbz	r2, 8004b4e <_printf_common+0x26>
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	6033      	str	r3, [r6, #0]
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	0699      	lsls	r1, r3, #26
 8004b52:	bf42      	ittt	mi
 8004b54:	6833      	ldrmi	r3, [r6, #0]
 8004b56:	3302      	addmi	r3, #2
 8004b58:	6033      	strmi	r3, [r6, #0]
 8004b5a:	6825      	ldr	r5, [r4, #0]
 8004b5c:	f015 0506 	ands.w	r5, r5, #6
 8004b60:	d106      	bne.n	8004b70 <_printf_common+0x48>
 8004b62:	f104 0a19 	add.w	sl, r4, #25
 8004b66:	68e3      	ldr	r3, [r4, #12]
 8004b68:	6832      	ldr	r2, [r6, #0]
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	42ab      	cmp	r3, r5
 8004b6e:	dc26      	bgt.n	8004bbe <_printf_common+0x96>
 8004b70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b74:	1e13      	subs	r3, r2, #0
 8004b76:	6822      	ldr	r2, [r4, #0]
 8004b78:	bf18      	it	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	0692      	lsls	r2, r2, #26
 8004b7e:	d42b      	bmi.n	8004bd8 <_printf_common+0xb0>
 8004b80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b84:	4649      	mov	r1, r9
 8004b86:	4638      	mov	r0, r7
 8004b88:	47c0      	blx	r8
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	d01e      	beq.n	8004bcc <_printf_common+0xa4>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	68e5      	ldr	r5, [r4, #12]
 8004b92:	6832      	ldr	r2, [r6, #0]
 8004b94:	f003 0306 	and.w	r3, r3, #6
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	bf08      	it	eq
 8004b9c:	1aad      	subeq	r5, r5, r2
 8004b9e:	68a3      	ldr	r3, [r4, #8]
 8004ba0:	6922      	ldr	r2, [r4, #16]
 8004ba2:	bf0c      	ite	eq
 8004ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ba8:	2500      	movne	r5, #0
 8004baa:	4293      	cmp	r3, r2
 8004bac:	bfc4      	itt	gt
 8004bae:	1a9b      	subgt	r3, r3, r2
 8004bb0:	18ed      	addgt	r5, r5, r3
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	341a      	adds	r4, #26
 8004bb6:	42b5      	cmp	r5, r6
 8004bb8:	d11a      	bne.n	8004bf0 <_printf_common+0xc8>
 8004bba:	2000      	movs	r0, #0
 8004bbc:	e008      	b.n	8004bd0 <_printf_common+0xa8>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	4652      	mov	r2, sl
 8004bc2:	4649      	mov	r1, r9
 8004bc4:	4638      	mov	r0, r7
 8004bc6:	47c0      	blx	r8
 8004bc8:	3001      	adds	r0, #1
 8004bca:	d103      	bne.n	8004bd4 <_printf_common+0xac>
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd4:	3501      	adds	r5, #1
 8004bd6:	e7c6      	b.n	8004b66 <_printf_common+0x3e>
 8004bd8:	18e1      	adds	r1, r4, r3
 8004bda:	1c5a      	adds	r2, r3, #1
 8004bdc:	2030      	movs	r0, #48	; 0x30
 8004bde:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004be2:	4422      	add	r2, r4
 8004be4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004be8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bec:	3302      	adds	r3, #2
 8004bee:	e7c7      	b.n	8004b80 <_printf_common+0x58>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4622      	mov	r2, r4
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	47c0      	blx	r8
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d0e6      	beq.n	8004bcc <_printf_common+0xa4>
 8004bfe:	3601      	adds	r6, #1
 8004c00:	e7d9      	b.n	8004bb6 <_printf_common+0x8e>
	...

08004c04 <_printf_i>:
 8004c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c08:	460c      	mov	r4, r1
 8004c0a:	4691      	mov	r9, r2
 8004c0c:	7e27      	ldrb	r7, [r4, #24]
 8004c0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c10:	2f78      	cmp	r7, #120	; 0x78
 8004c12:	4680      	mov	r8, r0
 8004c14:	469a      	mov	sl, r3
 8004c16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c1a:	d807      	bhi.n	8004c2c <_printf_i+0x28>
 8004c1c:	2f62      	cmp	r7, #98	; 0x62
 8004c1e:	d80a      	bhi.n	8004c36 <_printf_i+0x32>
 8004c20:	2f00      	cmp	r7, #0
 8004c22:	f000 80d8 	beq.w	8004dd6 <_printf_i+0x1d2>
 8004c26:	2f58      	cmp	r7, #88	; 0x58
 8004c28:	f000 80a3 	beq.w	8004d72 <_printf_i+0x16e>
 8004c2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c34:	e03a      	b.n	8004cac <_printf_i+0xa8>
 8004c36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c3a:	2b15      	cmp	r3, #21
 8004c3c:	d8f6      	bhi.n	8004c2c <_printf_i+0x28>
 8004c3e:	a001      	add	r0, pc, #4	; (adr r0, 8004c44 <_printf_i+0x40>)
 8004c40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004c44:	08004c9d 	.word	0x08004c9d
 8004c48:	08004cb1 	.word	0x08004cb1
 8004c4c:	08004c2d 	.word	0x08004c2d
 8004c50:	08004c2d 	.word	0x08004c2d
 8004c54:	08004c2d 	.word	0x08004c2d
 8004c58:	08004c2d 	.word	0x08004c2d
 8004c5c:	08004cb1 	.word	0x08004cb1
 8004c60:	08004c2d 	.word	0x08004c2d
 8004c64:	08004c2d 	.word	0x08004c2d
 8004c68:	08004c2d 	.word	0x08004c2d
 8004c6c:	08004c2d 	.word	0x08004c2d
 8004c70:	08004dbd 	.word	0x08004dbd
 8004c74:	08004ce1 	.word	0x08004ce1
 8004c78:	08004d9f 	.word	0x08004d9f
 8004c7c:	08004c2d 	.word	0x08004c2d
 8004c80:	08004c2d 	.word	0x08004c2d
 8004c84:	08004ddf 	.word	0x08004ddf
 8004c88:	08004c2d 	.word	0x08004c2d
 8004c8c:	08004ce1 	.word	0x08004ce1
 8004c90:	08004c2d 	.word	0x08004c2d
 8004c94:	08004c2d 	.word	0x08004c2d
 8004c98:	08004da7 	.word	0x08004da7
 8004c9c:	680b      	ldr	r3, [r1, #0]
 8004c9e:	1d1a      	adds	r2, r3, #4
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	600a      	str	r2, [r1, #0]
 8004ca4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ca8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cac:	2301      	movs	r3, #1
 8004cae:	e0a3      	b.n	8004df8 <_printf_i+0x1f4>
 8004cb0:	6825      	ldr	r5, [r4, #0]
 8004cb2:	6808      	ldr	r0, [r1, #0]
 8004cb4:	062e      	lsls	r6, r5, #24
 8004cb6:	f100 0304 	add.w	r3, r0, #4
 8004cba:	d50a      	bpl.n	8004cd2 <_printf_i+0xce>
 8004cbc:	6805      	ldr	r5, [r0, #0]
 8004cbe:	600b      	str	r3, [r1, #0]
 8004cc0:	2d00      	cmp	r5, #0
 8004cc2:	da03      	bge.n	8004ccc <_printf_i+0xc8>
 8004cc4:	232d      	movs	r3, #45	; 0x2d
 8004cc6:	426d      	negs	r5, r5
 8004cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ccc:	485e      	ldr	r0, [pc, #376]	; (8004e48 <_printf_i+0x244>)
 8004cce:	230a      	movs	r3, #10
 8004cd0:	e019      	b.n	8004d06 <_printf_i+0x102>
 8004cd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004cd6:	6805      	ldr	r5, [r0, #0]
 8004cd8:	600b      	str	r3, [r1, #0]
 8004cda:	bf18      	it	ne
 8004cdc:	b22d      	sxthne	r5, r5
 8004cde:	e7ef      	b.n	8004cc0 <_printf_i+0xbc>
 8004ce0:	680b      	ldr	r3, [r1, #0]
 8004ce2:	6825      	ldr	r5, [r4, #0]
 8004ce4:	1d18      	adds	r0, r3, #4
 8004ce6:	6008      	str	r0, [r1, #0]
 8004ce8:	0628      	lsls	r0, r5, #24
 8004cea:	d501      	bpl.n	8004cf0 <_printf_i+0xec>
 8004cec:	681d      	ldr	r5, [r3, #0]
 8004cee:	e002      	b.n	8004cf6 <_printf_i+0xf2>
 8004cf0:	0669      	lsls	r1, r5, #25
 8004cf2:	d5fb      	bpl.n	8004cec <_printf_i+0xe8>
 8004cf4:	881d      	ldrh	r5, [r3, #0]
 8004cf6:	4854      	ldr	r0, [pc, #336]	; (8004e48 <_printf_i+0x244>)
 8004cf8:	2f6f      	cmp	r7, #111	; 0x6f
 8004cfa:	bf0c      	ite	eq
 8004cfc:	2308      	moveq	r3, #8
 8004cfe:	230a      	movne	r3, #10
 8004d00:	2100      	movs	r1, #0
 8004d02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d06:	6866      	ldr	r6, [r4, #4]
 8004d08:	60a6      	str	r6, [r4, #8]
 8004d0a:	2e00      	cmp	r6, #0
 8004d0c:	bfa2      	ittt	ge
 8004d0e:	6821      	ldrge	r1, [r4, #0]
 8004d10:	f021 0104 	bicge.w	r1, r1, #4
 8004d14:	6021      	strge	r1, [r4, #0]
 8004d16:	b90d      	cbnz	r5, 8004d1c <_printf_i+0x118>
 8004d18:	2e00      	cmp	r6, #0
 8004d1a:	d04d      	beq.n	8004db8 <_printf_i+0x1b4>
 8004d1c:	4616      	mov	r6, r2
 8004d1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d22:	fb03 5711 	mls	r7, r3, r1, r5
 8004d26:	5dc7      	ldrb	r7, [r0, r7]
 8004d28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d2c:	462f      	mov	r7, r5
 8004d2e:	42bb      	cmp	r3, r7
 8004d30:	460d      	mov	r5, r1
 8004d32:	d9f4      	bls.n	8004d1e <_printf_i+0x11a>
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d10b      	bne.n	8004d50 <_printf_i+0x14c>
 8004d38:	6823      	ldr	r3, [r4, #0]
 8004d3a:	07df      	lsls	r7, r3, #31
 8004d3c:	d508      	bpl.n	8004d50 <_printf_i+0x14c>
 8004d3e:	6923      	ldr	r3, [r4, #16]
 8004d40:	6861      	ldr	r1, [r4, #4]
 8004d42:	4299      	cmp	r1, r3
 8004d44:	bfde      	ittt	le
 8004d46:	2330      	movle	r3, #48	; 0x30
 8004d48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d50:	1b92      	subs	r2, r2, r6
 8004d52:	6122      	str	r2, [r4, #16]
 8004d54:	f8cd a000 	str.w	sl, [sp]
 8004d58:	464b      	mov	r3, r9
 8004d5a:	aa03      	add	r2, sp, #12
 8004d5c:	4621      	mov	r1, r4
 8004d5e:	4640      	mov	r0, r8
 8004d60:	f7ff fee2 	bl	8004b28 <_printf_common>
 8004d64:	3001      	adds	r0, #1
 8004d66:	d14c      	bne.n	8004e02 <_printf_i+0x1fe>
 8004d68:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6c:	b004      	add	sp, #16
 8004d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d72:	4835      	ldr	r0, [pc, #212]	; (8004e48 <_printf_i+0x244>)
 8004d74:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	680e      	ldr	r6, [r1, #0]
 8004d7c:	061f      	lsls	r7, r3, #24
 8004d7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004d82:	600e      	str	r6, [r1, #0]
 8004d84:	d514      	bpl.n	8004db0 <_printf_i+0x1ac>
 8004d86:	07d9      	lsls	r1, r3, #31
 8004d88:	bf44      	itt	mi
 8004d8a:	f043 0320 	orrmi.w	r3, r3, #32
 8004d8e:	6023      	strmi	r3, [r4, #0]
 8004d90:	b91d      	cbnz	r5, 8004d9a <_printf_i+0x196>
 8004d92:	6823      	ldr	r3, [r4, #0]
 8004d94:	f023 0320 	bic.w	r3, r3, #32
 8004d98:	6023      	str	r3, [r4, #0]
 8004d9a:	2310      	movs	r3, #16
 8004d9c:	e7b0      	b.n	8004d00 <_printf_i+0xfc>
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	f043 0320 	orr.w	r3, r3, #32
 8004da4:	6023      	str	r3, [r4, #0]
 8004da6:	2378      	movs	r3, #120	; 0x78
 8004da8:	4828      	ldr	r0, [pc, #160]	; (8004e4c <_printf_i+0x248>)
 8004daa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004dae:	e7e3      	b.n	8004d78 <_printf_i+0x174>
 8004db0:	065e      	lsls	r6, r3, #25
 8004db2:	bf48      	it	mi
 8004db4:	b2ad      	uxthmi	r5, r5
 8004db6:	e7e6      	b.n	8004d86 <_printf_i+0x182>
 8004db8:	4616      	mov	r6, r2
 8004dba:	e7bb      	b.n	8004d34 <_printf_i+0x130>
 8004dbc:	680b      	ldr	r3, [r1, #0]
 8004dbe:	6826      	ldr	r6, [r4, #0]
 8004dc0:	6960      	ldr	r0, [r4, #20]
 8004dc2:	1d1d      	adds	r5, r3, #4
 8004dc4:	600d      	str	r5, [r1, #0]
 8004dc6:	0635      	lsls	r5, r6, #24
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	d501      	bpl.n	8004dd0 <_printf_i+0x1cc>
 8004dcc:	6018      	str	r0, [r3, #0]
 8004dce:	e002      	b.n	8004dd6 <_printf_i+0x1d2>
 8004dd0:	0671      	lsls	r1, r6, #25
 8004dd2:	d5fb      	bpl.n	8004dcc <_printf_i+0x1c8>
 8004dd4:	8018      	strh	r0, [r3, #0]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	6123      	str	r3, [r4, #16]
 8004dda:	4616      	mov	r6, r2
 8004ddc:	e7ba      	b.n	8004d54 <_printf_i+0x150>
 8004dde:	680b      	ldr	r3, [r1, #0]
 8004de0:	1d1a      	adds	r2, r3, #4
 8004de2:	600a      	str	r2, [r1, #0]
 8004de4:	681e      	ldr	r6, [r3, #0]
 8004de6:	6862      	ldr	r2, [r4, #4]
 8004de8:	2100      	movs	r1, #0
 8004dea:	4630      	mov	r0, r6
 8004dec:	f7fb fa20 	bl	8000230 <memchr>
 8004df0:	b108      	cbz	r0, 8004df6 <_printf_i+0x1f2>
 8004df2:	1b80      	subs	r0, r0, r6
 8004df4:	6060      	str	r0, [r4, #4]
 8004df6:	6863      	ldr	r3, [r4, #4]
 8004df8:	6123      	str	r3, [r4, #16]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e00:	e7a8      	b.n	8004d54 <_printf_i+0x150>
 8004e02:	6923      	ldr	r3, [r4, #16]
 8004e04:	4632      	mov	r2, r6
 8004e06:	4649      	mov	r1, r9
 8004e08:	4640      	mov	r0, r8
 8004e0a:	47d0      	blx	sl
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d0ab      	beq.n	8004d68 <_printf_i+0x164>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	079b      	lsls	r3, r3, #30
 8004e14:	d413      	bmi.n	8004e3e <_printf_i+0x23a>
 8004e16:	68e0      	ldr	r0, [r4, #12]
 8004e18:	9b03      	ldr	r3, [sp, #12]
 8004e1a:	4298      	cmp	r0, r3
 8004e1c:	bfb8      	it	lt
 8004e1e:	4618      	movlt	r0, r3
 8004e20:	e7a4      	b.n	8004d6c <_printf_i+0x168>
 8004e22:	2301      	movs	r3, #1
 8004e24:	4632      	mov	r2, r6
 8004e26:	4649      	mov	r1, r9
 8004e28:	4640      	mov	r0, r8
 8004e2a:	47d0      	blx	sl
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d09b      	beq.n	8004d68 <_printf_i+0x164>
 8004e30:	3501      	adds	r5, #1
 8004e32:	68e3      	ldr	r3, [r4, #12]
 8004e34:	9903      	ldr	r1, [sp, #12]
 8004e36:	1a5b      	subs	r3, r3, r1
 8004e38:	42ab      	cmp	r3, r5
 8004e3a:	dcf2      	bgt.n	8004e22 <_printf_i+0x21e>
 8004e3c:	e7eb      	b.n	8004e16 <_printf_i+0x212>
 8004e3e:	2500      	movs	r5, #0
 8004e40:	f104 0619 	add.w	r6, r4, #25
 8004e44:	e7f5      	b.n	8004e32 <_printf_i+0x22e>
 8004e46:	bf00      	nop
 8004e48:	08006f5e 	.word	0x08006f5e
 8004e4c:	08006f6f 	.word	0x08006f6f

08004e50 <quorem>:
 8004e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	6903      	ldr	r3, [r0, #16]
 8004e56:	690c      	ldr	r4, [r1, #16]
 8004e58:	42a3      	cmp	r3, r4
 8004e5a:	4607      	mov	r7, r0
 8004e5c:	f2c0 8081 	blt.w	8004f62 <quorem+0x112>
 8004e60:	3c01      	subs	r4, #1
 8004e62:	f101 0814 	add.w	r8, r1, #20
 8004e66:	f100 0514 	add.w	r5, r0, #20
 8004e6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e6e:	9301      	str	r3, [sp, #4]
 8004e70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004e80:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e84:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e88:	d331      	bcc.n	8004eee <quorem+0x9e>
 8004e8a:	f04f 0e00 	mov.w	lr, #0
 8004e8e:	4640      	mov	r0, r8
 8004e90:	46ac      	mov	ip, r5
 8004e92:	46f2      	mov	sl, lr
 8004e94:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e98:	b293      	uxth	r3, r2
 8004e9a:	fb06 e303 	mla	r3, r6, r3, lr
 8004e9e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ea8:	0c12      	lsrs	r2, r2, #16
 8004eaa:	f8dc a000 	ldr.w	sl, [ip]
 8004eae:	fb06 e202 	mla	r2, r6, r2, lr
 8004eb2:	fa13 f38a 	uxtah	r3, r3, sl
 8004eb6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004eba:	fa1f fa82 	uxth.w	sl, r2
 8004ebe:	f8dc 2000 	ldr.w	r2, [ip]
 8004ec2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004ec6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ed0:	4581      	cmp	r9, r0
 8004ed2:	f84c 3b04 	str.w	r3, [ip], #4
 8004ed6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004eda:	d2db      	bcs.n	8004e94 <quorem+0x44>
 8004edc:	f855 300b 	ldr.w	r3, [r5, fp]
 8004ee0:	b92b      	cbnz	r3, 8004eee <quorem+0x9e>
 8004ee2:	9b01      	ldr	r3, [sp, #4]
 8004ee4:	3b04      	subs	r3, #4
 8004ee6:	429d      	cmp	r5, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	d32e      	bcc.n	8004f4a <quorem+0xfa>
 8004eec:	613c      	str	r4, [r7, #16]
 8004eee:	4638      	mov	r0, r7
 8004ef0:	f001 f8be 	bl	8006070 <__mcmp>
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	db24      	blt.n	8004f42 <quorem+0xf2>
 8004ef8:	3601      	adds	r6, #1
 8004efa:	4628      	mov	r0, r5
 8004efc:	f04f 0c00 	mov.w	ip, #0
 8004f00:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f04:	f8d0 e000 	ldr.w	lr, [r0]
 8004f08:	b293      	uxth	r3, r2
 8004f0a:	ebac 0303 	sub.w	r3, ip, r3
 8004f0e:	0c12      	lsrs	r2, r2, #16
 8004f10:	fa13 f38e 	uxtah	r3, r3, lr
 8004f14:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f22:	45c1      	cmp	r9, r8
 8004f24:	f840 3b04 	str.w	r3, [r0], #4
 8004f28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f2c:	d2e8      	bcs.n	8004f00 <quorem+0xb0>
 8004f2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f36:	b922      	cbnz	r2, 8004f42 <quorem+0xf2>
 8004f38:	3b04      	subs	r3, #4
 8004f3a:	429d      	cmp	r5, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	d30a      	bcc.n	8004f56 <quorem+0x106>
 8004f40:	613c      	str	r4, [r7, #16]
 8004f42:	4630      	mov	r0, r6
 8004f44:	b003      	add	sp, #12
 8004f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	3b04      	subs	r3, #4
 8004f4e:	2a00      	cmp	r2, #0
 8004f50:	d1cc      	bne.n	8004eec <quorem+0x9c>
 8004f52:	3c01      	subs	r4, #1
 8004f54:	e7c7      	b.n	8004ee6 <quorem+0x96>
 8004f56:	6812      	ldr	r2, [r2, #0]
 8004f58:	3b04      	subs	r3, #4
 8004f5a:	2a00      	cmp	r2, #0
 8004f5c:	d1f0      	bne.n	8004f40 <quorem+0xf0>
 8004f5e:	3c01      	subs	r4, #1
 8004f60:	e7eb      	b.n	8004f3a <quorem+0xea>
 8004f62:	2000      	movs	r0, #0
 8004f64:	e7ee      	b.n	8004f44 <quorem+0xf4>
	...

08004f68 <_dtoa_r>:
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	ed2d 8b02 	vpush	{d8}
 8004f70:	ec57 6b10 	vmov	r6, r7, d0
 8004f74:	b095      	sub	sp, #84	; 0x54
 8004f76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004f78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004f7c:	9105      	str	r1, [sp, #20]
 8004f7e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004f82:	4604      	mov	r4, r0
 8004f84:	9209      	str	r2, [sp, #36]	; 0x24
 8004f86:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f88:	b975      	cbnz	r5, 8004fa8 <_dtoa_r+0x40>
 8004f8a:	2010      	movs	r0, #16
 8004f8c:	f000 fddc 	bl	8005b48 <malloc>
 8004f90:	4602      	mov	r2, r0
 8004f92:	6260      	str	r0, [r4, #36]	; 0x24
 8004f94:	b920      	cbnz	r0, 8004fa0 <_dtoa_r+0x38>
 8004f96:	4bb2      	ldr	r3, [pc, #712]	; (8005260 <_dtoa_r+0x2f8>)
 8004f98:	21ea      	movs	r1, #234	; 0xea
 8004f9a:	48b2      	ldr	r0, [pc, #712]	; (8005264 <_dtoa_r+0x2fc>)
 8004f9c:	f001 fa32 	bl	8006404 <__assert_func>
 8004fa0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004fa4:	6005      	str	r5, [r0, #0]
 8004fa6:	60c5      	str	r5, [r0, #12]
 8004fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004faa:	6819      	ldr	r1, [r3, #0]
 8004fac:	b151      	cbz	r1, 8004fc4 <_dtoa_r+0x5c>
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	604a      	str	r2, [r1, #4]
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4093      	lsls	r3, r2
 8004fb6:	608b      	str	r3, [r1, #8]
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f000 fe1b 	bl	8005bf4 <_Bfree>
 8004fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	1e3b      	subs	r3, r7, #0
 8004fc6:	bfb9      	ittee	lt
 8004fc8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004fcc:	9303      	strlt	r3, [sp, #12]
 8004fce:	2300      	movge	r3, #0
 8004fd0:	f8c8 3000 	strge.w	r3, [r8]
 8004fd4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004fd8:	4ba3      	ldr	r3, [pc, #652]	; (8005268 <_dtoa_r+0x300>)
 8004fda:	bfbc      	itt	lt
 8004fdc:	2201      	movlt	r2, #1
 8004fde:	f8c8 2000 	strlt.w	r2, [r8]
 8004fe2:	ea33 0309 	bics.w	r3, r3, r9
 8004fe6:	d11b      	bne.n	8005020 <_dtoa_r+0xb8>
 8004fe8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004fea:	f242 730f 	movw	r3, #9999	; 0x270f
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004ff4:	4333      	orrs	r3, r6
 8004ff6:	f000 857a 	beq.w	8005aee <_dtoa_r+0xb86>
 8004ffa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ffc:	b963      	cbnz	r3, 8005018 <_dtoa_r+0xb0>
 8004ffe:	4b9b      	ldr	r3, [pc, #620]	; (800526c <_dtoa_r+0x304>)
 8005000:	e024      	b.n	800504c <_dtoa_r+0xe4>
 8005002:	4b9b      	ldr	r3, [pc, #620]	; (8005270 <_dtoa_r+0x308>)
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	3308      	adds	r3, #8
 8005008:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	9800      	ldr	r0, [sp, #0]
 800500e:	b015      	add	sp, #84	; 0x54
 8005010:	ecbd 8b02 	vpop	{d8}
 8005014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005018:	4b94      	ldr	r3, [pc, #592]	; (800526c <_dtoa_r+0x304>)
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	3303      	adds	r3, #3
 800501e:	e7f3      	b.n	8005008 <_dtoa_r+0xa0>
 8005020:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005024:	2200      	movs	r2, #0
 8005026:	ec51 0b17 	vmov	r0, r1, d7
 800502a:	2300      	movs	r3, #0
 800502c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005030:	f7fb fd72 	bl	8000b18 <__aeabi_dcmpeq>
 8005034:	4680      	mov	r8, r0
 8005036:	b158      	cbz	r0, 8005050 <_dtoa_r+0xe8>
 8005038:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800503a:	2301      	movs	r3, #1
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 8551 	beq.w	8005ae8 <_dtoa_r+0xb80>
 8005046:	488b      	ldr	r0, [pc, #556]	; (8005274 <_dtoa_r+0x30c>)
 8005048:	6018      	str	r0, [r3, #0]
 800504a:	1e43      	subs	r3, r0, #1
 800504c:	9300      	str	r3, [sp, #0]
 800504e:	e7dd      	b.n	800500c <_dtoa_r+0xa4>
 8005050:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005054:	aa12      	add	r2, sp, #72	; 0x48
 8005056:	a913      	add	r1, sp, #76	; 0x4c
 8005058:	4620      	mov	r0, r4
 800505a:	f001 f8ad 	bl	80061b8 <__d2b>
 800505e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005062:	4683      	mov	fp, r0
 8005064:	2d00      	cmp	r5, #0
 8005066:	d07c      	beq.n	8005162 <_dtoa_r+0x1fa>
 8005068:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800506a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800506e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005072:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005076:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800507a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800507e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005082:	4b7d      	ldr	r3, [pc, #500]	; (8005278 <_dtoa_r+0x310>)
 8005084:	2200      	movs	r2, #0
 8005086:	4630      	mov	r0, r6
 8005088:	4639      	mov	r1, r7
 800508a:	f7fb f925 	bl	80002d8 <__aeabi_dsub>
 800508e:	a36e      	add	r3, pc, #440	; (adr r3, 8005248 <_dtoa_r+0x2e0>)
 8005090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005094:	f7fb fad8 	bl	8000648 <__aeabi_dmul>
 8005098:	a36d      	add	r3, pc, #436	; (adr r3, 8005250 <_dtoa_r+0x2e8>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb f91d 	bl	80002dc <__adddf3>
 80050a2:	4606      	mov	r6, r0
 80050a4:	4628      	mov	r0, r5
 80050a6:	460f      	mov	r7, r1
 80050a8:	f7fb fa64 	bl	8000574 <__aeabi_i2d>
 80050ac:	a36a      	add	r3, pc, #424	; (adr r3, 8005258 <_dtoa_r+0x2f0>)
 80050ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b2:	f7fb fac9 	bl	8000648 <__aeabi_dmul>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4630      	mov	r0, r6
 80050bc:	4639      	mov	r1, r7
 80050be:	f7fb f90d 	bl	80002dc <__adddf3>
 80050c2:	4606      	mov	r6, r0
 80050c4:	460f      	mov	r7, r1
 80050c6:	f7fb fd6f 	bl	8000ba8 <__aeabi_d2iz>
 80050ca:	2200      	movs	r2, #0
 80050cc:	4682      	mov	sl, r0
 80050ce:	2300      	movs	r3, #0
 80050d0:	4630      	mov	r0, r6
 80050d2:	4639      	mov	r1, r7
 80050d4:	f7fb fd2a 	bl	8000b2c <__aeabi_dcmplt>
 80050d8:	b148      	cbz	r0, 80050ee <_dtoa_r+0x186>
 80050da:	4650      	mov	r0, sl
 80050dc:	f7fb fa4a 	bl	8000574 <__aeabi_i2d>
 80050e0:	4632      	mov	r2, r6
 80050e2:	463b      	mov	r3, r7
 80050e4:	f7fb fd18 	bl	8000b18 <__aeabi_dcmpeq>
 80050e8:	b908      	cbnz	r0, 80050ee <_dtoa_r+0x186>
 80050ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050ee:	f1ba 0f16 	cmp.w	sl, #22
 80050f2:	d854      	bhi.n	800519e <_dtoa_r+0x236>
 80050f4:	4b61      	ldr	r3, [pc, #388]	; (800527c <_dtoa_r+0x314>)
 80050f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005102:	f7fb fd13 	bl	8000b2c <__aeabi_dcmplt>
 8005106:	2800      	cmp	r0, #0
 8005108:	d04b      	beq.n	80051a2 <_dtoa_r+0x23a>
 800510a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800510e:	2300      	movs	r3, #0
 8005110:	930e      	str	r3, [sp, #56]	; 0x38
 8005112:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005114:	1b5d      	subs	r5, r3, r5
 8005116:	1e6b      	subs	r3, r5, #1
 8005118:	9304      	str	r3, [sp, #16]
 800511a:	bf43      	ittte	mi
 800511c:	2300      	movmi	r3, #0
 800511e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005122:	9304      	strmi	r3, [sp, #16]
 8005124:	f04f 0800 	movpl.w	r8, #0
 8005128:	f1ba 0f00 	cmp.w	sl, #0
 800512c:	db3b      	blt.n	80051a6 <_dtoa_r+0x23e>
 800512e:	9b04      	ldr	r3, [sp, #16]
 8005130:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005134:	4453      	add	r3, sl
 8005136:	9304      	str	r3, [sp, #16]
 8005138:	2300      	movs	r3, #0
 800513a:	9306      	str	r3, [sp, #24]
 800513c:	9b05      	ldr	r3, [sp, #20]
 800513e:	2b09      	cmp	r3, #9
 8005140:	d869      	bhi.n	8005216 <_dtoa_r+0x2ae>
 8005142:	2b05      	cmp	r3, #5
 8005144:	bfc4      	itt	gt
 8005146:	3b04      	subgt	r3, #4
 8005148:	9305      	strgt	r3, [sp, #20]
 800514a:	9b05      	ldr	r3, [sp, #20]
 800514c:	f1a3 0302 	sub.w	r3, r3, #2
 8005150:	bfcc      	ite	gt
 8005152:	2500      	movgt	r5, #0
 8005154:	2501      	movle	r5, #1
 8005156:	2b03      	cmp	r3, #3
 8005158:	d869      	bhi.n	800522e <_dtoa_r+0x2c6>
 800515a:	e8df f003 	tbb	[pc, r3]
 800515e:	4e2c      	.short	0x4e2c
 8005160:	5a4c      	.short	0x5a4c
 8005162:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005166:	441d      	add	r5, r3
 8005168:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800516c:	2b20      	cmp	r3, #32
 800516e:	bfc1      	itttt	gt
 8005170:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005174:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005178:	fa09 f303 	lslgt.w	r3, r9, r3
 800517c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005180:	bfda      	itte	le
 8005182:	f1c3 0320 	rsble	r3, r3, #32
 8005186:	fa06 f003 	lslle.w	r0, r6, r3
 800518a:	4318      	orrgt	r0, r3
 800518c:	f7fb f9e2 	bl	8000554 <__aeabi_ui2d>
 8005190:	2301      	movs	r3, #1
 8005192:	4606      	mov	r6, r0
 8005194:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005198:	3d01      	subs	r5, #1
 800519a:	9310      	str	r3, [sp, #64]	; 0x40
 800519c:	e771      	b.n	8005082 <_dtoa_r+0x11a>
 800519e:	2301      	movs	r3, #1
 80051a0:	e7b6      	b.n	8005110 <_dtoa_r+0x1a8>
 80051a2:	900e      	str	r0, [sp, #56]	; 0x38
 80051a4:	e7b5      	b.n	8005112 <_dtoa_r+0x1aa>
 80051a6:	f1ca 0300 	rsb	r3, sl, #0
 80051aa:	9306      	str	r3, [sp, #24]
 80051ac:	2300      	movs	r3, #0
 80051ae:	eba8 080a 	sub.w	r8, r8, sl
 80051b2:	930d      	str	r3, [sp, #52]	; 0x34
 80051b4:	e7c2      	b.n	800513c <_dtoa_r+0x1d4>
 80051b6:	2300      	movs	r3, #0
 80051b8:	9308      	str	r3, [sp, #32]
 80051ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051bc:	2b00      	cmp	r3, #0
 80051be:	dc39      	bgt.n	8005234 <_dtoa_r+0x2cc>
 80051c0:	f04f 0901 	mov.w	r9, #1
 80051c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80051c8:	464b      	mov	r3, r9
 80051ca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80051ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80051d0:	2200      	movs	r2, #0
 80051d2:	6042      	str	r2, [r0, #4]
 80051d4:	2204      	movs	r2, #4
 80051d6:	f102 0614 	add.w	r6, r2, #20
 80051da:	429e      	cmp	r6, r3
 80051dc:	6841      	ldr	r1, [r0, #4]
 80051de:	d92f      	bls.n	8005240 <_dtoa_r+0x2d8>
 80051e0:	4620      	mov	r0, r4
 80051e2:	f000 fcc7 	bl	8005b74 <_Balloc>
 80051e6:	9000      	str	r0, [sp, #0]
 80051e8:	2800      	cmp	r0, #0
 80051ea:	d14b      	bne.n	8005284 <_dtoa_r+0x31c>
 80051ec:	4b24      	ldr	r3, [pc, #144]	; (8005280 <_dtoa_r+0x318>)
 80051ee:	4602      	mov	r2, r0
 80051f0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80051f4:	e6d1      	b.n	8004f9a <_dtoa_r+0x32>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e7de      	b.n	80051b8 <_dtoa_r+0x250>
 80051fa:	2300      	movs	r3, #0
 80051fc:	9308      	str	r3, [sp, #32]
 80051fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005200:	eb0a 0903 	add.w	r9, sl, r3
 8005204:	f109 0301 	add.w	r3, r9, #1
 8005208:	2b01      	cmp	r3, #1
 800520a:	9301      	str	r3, [sp, #4]
 800520c:	bfb8      	it	lt
 800520e:	2301      	movlt	r3, #1
 8005210:	e7dd      	b.n	80051ce <_dtoa_r+0x266>
 8005212:	2301      	movs	r3, #1
 8005214:	e7f2      	b.n	80051fc <_dtoa_r+0x294>
 8005216:	2501      	movs	r5, #1
 8005218:	2300      	movs	r3, #0
 800521a:	9305      	str	r3, [sp, #20]
 800521c:	9508      	str	r5, [sp, #32]
 800521e:	f04f 39ff 	mov.w	r9, #4294967295
 8005222:	2200      	movs	r2, #0
 8005224:	f8cd 9004 	str.w	r9, [sp, #4]
 8005228:	2312      	movs	r3, #18
 800522a:	9209      	str	r2, [sp, #36]	; 0x24
 800522c:	e7cf      	b.n	80051ce <_dtoa_r+0x266>
 800522e:	2301      	movs	r3, #1
 8005230:	9308      	str	r3, [sp, #32]
 8005232:	e7f4      	b.n	800521e <_dtoa_r+0x2b6>
 8005234:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005238:	f8cd 9004 	str.w	r9, [sp, #4]
 800523c:	464b      	mov	r3, r9
 800523e:	e7c6      	b.n	80051ce <_dtoa_r+0x266>
 8005240:	3101      	adds	r1, #1
 8005242:	6041      	str	r1, [r0, #4]
 8005244:	0052      	lsls	r2, r2, #1
 8005246:	e7c6      	b.n	80051d6 <_dtoa_r+0x26e>
 8005248:	636f4361 	.word	0x636f4361
 800524c:	3fd287a7 	.word	0x3fd287a7
 8005250:	8b60c8b3 	.word	0x8b60c8b3
 8005254:	3fc68a28 	.word	0x3fc68a28
 8005258:	509f79fb 	.word	0x509f79fb
 800525c:	3fd34413 	.word	0x3fd34413
 8005260:	08006f8d 	.word	0x08006f8d
 8005264:	08006fa4 	.word	0x08006fa4
 8005268:	7ff00000 	.word	0x7ff00000
 800526c:	08006f89 	.word	0x08006f89
 8005270:	08006f80 	.word	0x08006f80
 8005274:	08006f5d 	.word	0x08006f5d
 8005278:	3ff80000 	.word	0x3ff80000
 800527c:	080070a0 	.word	0x080070a0
 8005280:	08007003 	.word	0x08007003
 8005284:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005286:	9a00      	ldr	r2, [sp, #0]
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	9b01      	ldr	r3, [sp, #4]
 800528c:	2b0e      	cmp	r3, #14
 800528e:	f200 80ad 	bhi.w	80053ec <_dtoa_r+0x484>
 8005292:	2d00      	cmp	r5, #0
 8005294:	f000 80aa 	beq.w	80053ec <_dtoa_r+0x484>
 8005298:	f1ba 0f00 	cmp.w	sl, #0
 800529c:	dd36      	ble.n	800530c <_dtoa_r+0x3a4>
 800529e:	4ac3      	ldr	r2, [pc, #780]	; (80055ac <_dtoa_r+0x644>)
 80052a0:	f00a 030f 	and.w	r3, sl, #15
 80052a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80052a8:	ed93 7b00 	vldr	d7, [r3]
 80052ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80052b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80052b4:	eeb0 8a47 	vmov.f32	s16, s14
 80052b8:	eef0 8a67 	vmov.f32	s17, s15
 80052bc:	d016      	beq.n	80052ec <_dtoa_r+0x384>
 80052be:	4bbc      	ldr	r3, [pc, #752]	; (80055b0 <_dtoa_r+0x648>)
 80052c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80052c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052c8:	f7fb fae8 	bl	800089c <__aeabi_ddiv>
 80052cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052d0:	f007 070f 	and.w	r7, r7, #15
 80052d4:	2503      	movs	r5, #3
 80052d6:	4eb6      	ldr	r6, [pc, #728]	; (80055b0 <_dtoa_r+0x648>)
 80052d8:	b957      	cbnz	r7, 80052f0 <_dtoa_r+0x388>
 80052da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052de:	ec53 2b18 	vmov	r2, r3, d8
 80052e2:	f7fb fadb 	bl	800089c <__aeabi_ddiv>
 80052e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052ea:	e029      	b.n	8005340 <_dtoa_r+0x3d8>
 80052ec:	2502      	movs	r5, #2
 80052ee:	e7f2      	b.n	80052d6 <_dtoa_r+0x36e>
 80052f0:	07f9      	lsls	r1, r7, #31
 80052f2:	d508      	bpl.n	8005306 <_dtoa_r+0x39e>
 80052f4:	ec51 0b18 	vmov	r0, r1, d8
 80052f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052fc:	f7fb f9a4 	bl	8000648 <__aeabi_dmul>
 8005300:	ec41 0b18 	vmov	d8, r0, r1
 8005304:	3501      	adds	r5, #1
 8005306:	107f      	asrs	r7, r7, #1
 8005308:	3608      	adds	r6, #8
 800530a:	e7e5      	b.n	80052d8 <_dtoa_r+0x370>
 800530c:	f000 80a6 	beq.w	800545c <_dtoa_r+0x4f4>
 8005310:	f1ca 0600 	rsb	r6, sl, #0
 8005314:	4ba5      	ldr	r3, [pc, #660]	; (80055ac <_dtoa_r+0x644>)
 8005316:	4fa6      	ldr	r7, [pc, #664]	; (80055b0 <_dtoa_r+0x648>)
 8005318:	f006 020f 	and.w	r2, r6, #15
 800531c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005328:	f7fb f98e 	bl	8000648 <__aeabi_dmul>
 800532c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005330:	1136      	asrs	r6, r6, #4
 8005332:	2300      	movs	r3, #0
 8005334:	2502      	movs	r5, #2
 8005336:	2e00      	cmp	r6, #0
 8005338:	f040 8085 	bne.w	8005446 <_dtoa_r+0x4de>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1d2      	bne.n	80052e6 <_dtoa_r+0x37e>
 8005340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005342:	2b00      	cmp	r3, #0
 8005344:	f000 808c 	beq.w	8005460 <_dtoa_r+0x4f8>
 8005348:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800534c:	4b99      	ldr	r3, [pc, #612]	; (80055b4 <_dtoa_r+0x64c>)
 800534e:	2200      	movs	r2, #0
 8005350:	4630      	mov	r0, r6
 8005352:	4639      	mov	r1, r7
 8005354:	f7fb fbea 	bl	8000b2c <__aeabi_dcmplt>
 8005358:	2800      	cmp	r0, #0
 800535a:	f000 8081 	beq.w	8005460 <_dtoa_r+0x4f8>
 800535e:	9b01      	ldr	r3, [sp, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d07d      	beq.n	8005460 <_dtoa_r+0x4f8>
 8005364:	f1b9 0f00 	cmp.w	r9, #0
 8005368:	dd3c      	ble.n	80053e4 <_dtoa_r+0x47c>
 800536a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800536e:	9307      	str	r3, [sp, #28]
 8005370:	2200      	movs	r2, #0
 8005372:	4b91      	ldr	r3, [pc, #580]	; (80055b8 <_dtoa_r+0x650>)
 8005374:	4630      	mov	r0, r6
 8005376:	4639      	mov	r1, r7
 8005378:	f7fb f966 	bl	8000648 <__aeabi_dmul>
 800537c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005380:	3501      	adds	r5, #1
 8005382:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005386:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800538a:	4628      	mov	r0, r5
 800538c:	f7fb f8f2 	bl	8000574 <__aeabi_i2d>
 8005390:	4632      	mov	r2, r6
 8005392:	463b      	mov	r3, r7
 8005394:	f7fb f958 	bl	8000648 <__aeabi_dmul>
 8005398:	4b88      	ldr	r3, [pc, #544]	; (80055bc <_dtoa_r+0x654>)
 800539a:	2200      	movs	r2, #0
 800539c:	f7fa ff9e 	bl	80002dc <__adddf3>
 80053a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80053a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053a8:	9303      	str	r3, [sp, #12]
 80053aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d15c      	bne.n	800546a <_dtoa_r+0x502>
 80053b0:	4b83      	ldr	r3, [pc, #524]	; (80055c0 <_dtoa_r+0x658>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	4630      	mov	r0, r6
 80053b6:	4639      	mov	r1, r7
 80053b8:	f7fa ff8e 	bl	80002d8 <__aeabi_dsub>
 80053bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053c0:	4606      	mov	r6, r0
 80053c2:	460f      	mov	r7, r1
 80053c4:	f7fb fbd0 	bl	8000b68 <__aeabi_dcmpgt>
 80053c8:	2800      	cmp	r0, #0
 80053ca:	f040 8296 	bne.w	80058fa <_dtoa_r+0x992>
 80053ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80053d2:	4630      	mov	r0, r6
 80053d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053d8:	4639      	mov	r1, r7
 80053da:	f7fb fba7 	bl	8000b2c <__aeabi_dcmplt>
 80053de:	2800      	cmp	r0, #0
 80053e0:	f040 8288 	bne.w	80058f4 <_dtoa_r+0x98c>
 80053e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80053ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f2c0 8158 	blt.w	80056a4 <_dtoa_r+0x73c>
 80053f4:	f1ba 0f0e 	cmp.w	sl, #14
 80053f8:	f300 8154 	bgt.w	80056a4 <_dtoa_r+0x73c>
 80053fc:	4b6b      	ldr	r3, [pc, #428]	; (80055ac <_dtoa_r+0x644>)
 80053fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005402:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	f280 80e3 	bge.w	80055d4 <_dtoa_r+0x66c>
 800540e:	9b01      	ldr	r3, [sp, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	f300 80df 	bgt.w	80055d4 <_dtoa_r+0x66c>
 8005416:	f040 826d 	bne.w	80058f4 <_dtoa_r+0x98c>
 800541a:	4b69      	ldr	r3, [pc, #420]	; (80055c0 <_dtoa_r+0x658>)
 800541c:	2200      	movs	r2, #0
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f7fb f911 	bl	8000648 <__aeabi_dmul>
 8005426:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800542a:	f7fb fb93 	bl	8000b54 <__aeabi_dcmpge>
 800542e:	9e01      	ldr	r6, [sp, #4]
 8005430:	4637      	mov	r7, r6
 8005432:	2800      	cmp	r0, #0
 8005434:	f040 8243 	bne.w	80058be <_dtoa_r+0x956>
 8005438:	9d00      	ldr	r5, [sp, #0]
 800543a:	2331      	movs	r3, #49	; 0x31
 800543c:	f805 3b01 	strb.w	r3, [r5], #1
 8005440:	f10a 0a01 	add.w	sl, sl, #1
 8005444:	e23f      	b.n	80058c6 <_dtoa_r+0x95e>
 8005446:	07f2      	lsls	r2, r6, #31
 8005448:	d505      	bpl.n	8005456 <_dtoa_r+0x4ee>
 800544a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800544e:	f7fb f8fb 	bl	8000648 <__aeabi_dmul>
 8005452:	3501      	adds	r5, #1
 8005454:	2301      	movs	r3, #1
 8005456:	1076      	asrs	r6, r6, #1
 8005458:	3708      	adds	r7, #8
 800545a:	e76c      	b.n	8005336 <_dtoa_r+0x3ce>
 800545c:	2502      	movs	r5, #2
 800545e:	e76f      	b.n	8005340 <_dtoa_r+0x3d8>
 8005460:	9b01      	ldr	r3, [sp, #4]
 8005462:	f8cd a01c 	str.w	sl, [sp, #28]
 8005466:	930c      	str	r3, [sp, #48]	; 0x30
 8005468:	e78d      	b.n	8005386 <_dtoa_r+0x41e>
 800546a:	9900      	ldr	r1, [sp, #0]
 800546c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800546e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005470:	4b4e      	ldr	r3, [pc, #312]	; (80055ac <_dtoa_r+0x644>)
 8005472:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005476:	4401      	add	r1, r0
 8005478:	9102      	str	r1, [sp, #8]
 800547a:	9908      	ldr	r1, [sp, #32]
 800547c:	eeb0 8a47 	vmov.f32	s16, s14
 8005480:	eef0 8a67 	vmov.f32	s17, s15
 8005484:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005488:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800548c:	2900      	cmp	r1, #0
 800548e:	d045      	beq.n	800551c <_dtoa_r+0x5b4>
 8005490:	494c      	ldr	r1, [pc, #304]	; (80055c4 <_dtoa_r+0x65c>)
 8005492:	2000      	movs	r0, #0
 8005494:	f7fb fa02 	bl	800089c <__aeabi_ddiv>
 8005498:	ec53 2b18 	vmov	r2, r3, d8
 800549c:	f7fa ff1c 	bl	80002d8 <__aeabi_dsub>
 80054a0:	9d00      	ldr	r5, [sp, #0]
 80054a2:	ec41 0b18 	vmov	d8, r0, r1
 80054a6:	4639      	mov	r1, r7
 80054a8:	4630      	mov	r0, r6
 80054aa:	f7fb fb7d 	bl	8000ba8 <__aeabi_d2iz>
 80054ae:	900c      	str	r0, [sp, #48]	; 0x30
 80054b0:	f7fb f860 	bl	8000574 <__aeabi_i2d>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4630      	mov	r0, r6
 80054ba:	4639      	mov	r1, r7
 80054bc:	f7fa ff0c 	bl	80002d8 <__aeabi_dsub>
 80054c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054c2:	3330      	adds	r3, #48	; 0x30
 80054c4:	f805 3b01 	strb.w	r3, [r5], #1
 80054c8:	ec53 2b18 	vmov	r2, r3, d8
 80054cc:	4606      	mov	r6, r0
 80054ce:	460f      	mov	r7, r1
 80054d0:	f7fb fb2c 	bl	8000b2c <__aeabi_dcmplt>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d165      	bne.n	80055a4 <_dtoa_r+0x63c>
 80054d8:	4632      	mov	r2, r6
 80054da:	463b      	mov	r3, r7
 80054dc:	4935      	ldr	r1, [pc, #212]	; (80055b4 <_dtoa_r+0x64c>)
 80054de:	2000      	movs	r0, #0
 80054e0:	f7fa fefa 	bl	80002d8 <__aeabi_dsub>
 80054e4:	ec53 2b18 	vmov	r2, r3, d8
 80054e8:	f7fb fb20 	bl	8000b2c <__aeabi_dcmplt>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	f040 80b9 	bne.w	8005664 <_dtoa_r+0x6fc>
 80054f2:	9b02      	ldr	r3, [sp, #8]
 80054f4:	429d      	cmp	r5, r3
 80054f6:	f43f af75 	beq.w	80053e4 <_dtoa_r+0x47c>
 80054fa:	4b2f      	ldr	r3, [pc, #188]	; (80055b8 <_dtoa_r+0x650>)
 80054fc:	ec51 0b18 	vmov	r0, r1, d8
 8005500:	2200      	movs	r2, #0
 8005502:	f7fb f8a1 	bl	8000648 <__aeabi_dmul>
 8005506:	4b2c      	ldr	r3, [pc, #176]	; (80055b8 <_dtoa_r+0x650>)
 8005508:	ec41 0b18 	vmov	d8, r0, r1
 800550c:	2200      	movs	r2, #0
 800550e:	4630      	mov	r0, r6
 8005510:	4639      	mov	r1, r7
 8005512:	f7fb f899 	bl	8000648 <__aeabi_dmul>
 8005516:	4606      	mov	r6, r0
 8005518:	460f      	mov	r7, r1
 800551a:	e7c4      	b.n	80054a6 <_dtoa_r+0x53e>
 800551c:	ec51 0b17 	vmov	r0, r1, d7
 8005520:	f7fb f892 	bl	8000648 <__aeabi_dmul>
 8005524:	9b02      	ldr	r3, [sp, #8]
 8005526:	9d00      	ldr	r5, [sp, #0]
 8005528:	930c      	str	r3, [sp, #48]	; 0x30
 800552a:	ec41 0b18 	vmov	d8, r0, r1
 800552e:	4639      	mov	r1, r7
 8005530:	4630      	mov	r0, r6
 8005532:	f7fb fb39 	bl	8000ba8 <__aeabi_d2iz>
 8005536:	9011      	str	r0, [sp, #68]	; 0x44
 8005538:	f7fb f81c 	bl	8000574 <__aeabi_i2d>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	4630      	mov	r0, r6
 8005542:	4639      	mov	r1, r7
 8005544:	f7fa fec8 	bl	80002d8 <__aeabi_dsub>
 8005548:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800554a:	3330      	adds	r3, #48	; 0x30
 800554c:	f805 3b01 	strb.w	r3, [r5], #1
 8005550:	9b02      	ldr	r3, [sp, #8]
 8005552:	429d      	cmp	r5, r3
 8005554:	4606      	mov	r6, r0
 8005556:	460f      	mov	r7, r1
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	d134      	bne.n	80055c8 <_dtoa_r+0x660>
 800555e:	4b19      	ldr	r3, [pc, #100]	; (80055c4 <_dtoa_r+0x65c>)
 8005560:	ec51 0b18 	vmov	r0, r1, d8
 8005564:	f7fa feba 	bl	80002dc <__adddf3>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	4630      	mov	r0, r6
 800556e:	4639      	mov	r1, r7
 8005570:	f7fb fafa 	bl	8000b68 <__aeabi_dcmpgt>
 8005574:	2800      	cmp	r0, #0
 8005576:	d175      	bne.n	8005664 <_dtoa_r+0x6fc>
 8005578:	ec53 2b18 	vmov	r2, r3, d8
 800557c:	4911      	ldr	r1, [pc, #68]	; (80055c4 <_dtoa_r+0x65c>)
 800557e:	2000      	movs	r0, #0
 8005580:	f7fa feaa 	bl	80002d8 <__aeabi_dsub>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	4630      	mov	r0, r6
 800558a:	4639      	mov	r1, r7
 800558c:	f7fb face 	bl	8000b2c <__aeabi_dcmplt>
 8005590:	2800      	cmp	r0, #0
 8005592:	f43f af27 	beq.w	80053e4 <_dtoa_r+0x47c>
 8005596:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005598:	1e6b      	subs	r3, r5, #1
 800559a:	930c      	str	r3, [sp, #48]	; 0x30
 800559c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80055a0:	2b30      	cmp	r3, #48	; 0x30
 80055a2:	d0f8      	beq.n	8005596 <_dtoa_r+0x62e>
 80055a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80055a8:	e04a      	b.n	8005640 <_dtoa_r+0x6d8>
 80055aa:	bf00      	nop
 80055ac:	080070a0 	.word	0x080070a0
 80055b0:	08007078 	.word	0x08007078
 80055b4:	3ff00000 	.word	0x3ff00000
 80055b8:	40240000 	.word	0x40240000
 80055bc:	401c0000 	.word	0x401c0000
 80055c0:	40140000 	.word	0x40140000
 80055c4:	3fe00000 	.word	0x3fe00000
 80055c8:	4baf      	ldr	r3, [pc, #700]	; (8005888 <_dtoa_r+0x920>)
 80055ca:	f7fb f83d 	bl	8000648 <__aeabi_dmul>
 80055ce:	4606      	mov	r6, r0
 80055d0:	460f      	mov	r7, r1
 80055d2:	e7ac      	b.n	800552e <_dtoa_r+0x5c6>
 80055d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80055d8:	9d00      	ldr	r5, [sp, #0]
 80055da:	4642      	mov	r2, r8
 80055dc:	464b      	mov	r3, r9
 80055de:	4630      	mov	r0, r6
 80055e0:	4639      	mov	r1, r7
 80055e2:	f7fb f95b 	bl	800089c <__aeabi_ddiv>
 80055e6:	f7fb fadf 	bl	8000ba8 <__aeabi_d2iz>
 80055ea:	9002      	str	r0, [sp, #8]
 80055ec:	f7fa ffc2 	bl	8000574 <__aeabi_i2d>
 80055f0:	4642      	mov	r2, r8
 80055f2:	464b      	mov	r3, r9
 80055f4:	f7fb f828 	bl	8000648 <__aeabi_dmul>
 80055f8:	4602      	mov	r2, r0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4630      	mov	r0, r6
 80055fe:	4639      	mov	r1, r7
 8005600:	f7fa fe6a 	bl	80002d8 <__aeabi_dsub>
 8005604:	9e02      	ldr	r6, [sp, #8]
 8005606:	9f01      	ldr	r7, [sp, #4]
 8005608:	3630      	adds	r6, #48	; 0x30
 800560a:	f805 6b01 	strb.w	r6, [r5], #1
 800560e:	9e00      	ldr	r6, [sp, #0]
 8005610:	1bae      	subs	r6, r5, r6
 8005612:	42b7      	cmp	r7, r6
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	d137      	bne.n	800568a <_dtoa_r+0x722>
 800561a:	f7fa fe5f 	bl	80002dc <__adddf3>
 800561e:	4642      	mov	r2, r8
 8005620:	464b      	mov	r3, r9
 8005622:	4606      	mov	r6, r0
 8005624:	460f      	mov	r7, r1
 8005626:	f7fb fa9f 	bl	8000b68 <__aeabi_dcmpgt>
 800562a:	b9c8      	cbnz	r0, 8005660 <_dtoa_r+0x6f8>
 800562c:	4642      	mov	r2, r8
 800562e:	464b      	mov	r3, r9
 8005630:	4630      	mov	r0, r6
 8005632:	4639      	mov	r1, r7
 8005634:	f7fb fa70 	bl	8000b18 <__aeabi_dcmpeq>
 8005638:	b110      	cbz	r0, 8005640 <_dtoa_r+0x6d8>
 800563a:	9b02      	ldr	r3, [sp, #8]
 800563c:	07d9      	lsls	r1, r3, #31
 800563e:	d40f      	bmi.n	8005660 <_dtoa_r+0x6f8>
 8005640:	4620      	mov	r0, r4
 8005642:	4659      	mov	r1, fp
 8005644:	f000 fad6 	bl	8005bf4 <_Bfree>
 8005648:	2300      	movs	r3, #0
 800564a:	702b      	strb	r3, [r5, #0]
 800564c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800564e:	f10a 0001 	add.w	r0, sl, #1
 8005652:	6018      	str	r0, [r3, #0]
 8005654:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005656:	2b00      	cmp	r3, #0
 8005658:	f43f acd8 	beq.w	800500c <_dtoa_r+0xa4>
 800565c:	601d      	str	r5, [r3, #0]
 800565e:	e4d5      	b.n	800500c <_dtoa_r+0xa4>
 8005660:	f8cd a01c 	str.w	sl, [sp, #28]
 8005664:	462b      	mov	r3, r5
 8005666:	461d      	mov	r5, r3
 8005668:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800566c:	2a39      	cmp	r2, #57	; 0x39
 800566e:	d108      	bne.n	8005682 <_dtoa_r+0x71a>
 8005670:	9a00      	ldr	r2, [sp, #0]
 8005672:	429a      	cmp	r2, r3
 8005674:	d1f7      	bne.n	8005666 <_dtoa_r+0x6fe>
 8005676:	9a07      	ldr	r2, [sp, #28]
 8005678:	9900      	ldr	r1, [sp, #0]
 800567a:	3201      	adds	r2, #1
 800567c:	9207      	str	r2, [sp, #28]
 800567e:	2230      	movs	r2, #48	; 0x30
 8005680:	700a      	strb	r2, [r1, #0]
 8005682:	781a      	ldrb	r2, [r3, #0]
 8005684:	3201      	adds	r2, #1
 8005686:	701a      	strb	r2, [r3, #0]
 8005688:	e78c      	b.n	80055a4 <_dtoa_r+0x63c>
 800568a:	4b7f      	ldr	r3, [pc, #508]	; (8005888 <_dtoa_r+0x920>)
 800568c:	2200      	movs	r2, #0
 800568e:	f7fa ffdb 	bl	8000648 <__aeabi_dmul>
 8005692:	2200      	movs	r2, #0
 8005694:	2300      	movs	r3, #0
 8005696:	4606      	mov	r6, r0
 8005698:	460f      	mov	r7, r1
 800569a:	f7fb fa3d 	bl	8000b18 <__aeabi_dcmpeq>
 800569e:	2800      	cmp	r0, #0
 80056a0:	d09b      	beq.n	80055da <_dtoa_r+0x672>
 80056a2:	e7cd      	b.n	8005640 <_dtoa_r+0x6d8>
 80056a4:	9a08      	ldr	r2, [sp, #32]
 80056a6:	2a00      	cmp	r2, #0
 80056a8:	f000 80c4 	beq.w	8005834 <_dtoa_r+0x8cc>
 80056ac:	9a05      	ldr	r2, [sp, #20]
 80056ae:	2a01      	cmp	r2, #1
 80056b0:	f300 80a8 	bgt.w	8005804 <_dtoa_r+0x89c>
 80056b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	f000 80a0 	beq.w	80057fc <_dtoa_r+0x894>
 80056bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80056c0:	9e06      	ldr	r6, [sp, #24]
 80056c2:	4645      	mov	r5, r8
 80056c4:	9a04      	ldr	r2, [sp, #16]
 80056c6:	2101      	movs	r1, #1
 80056c8:	441a      	add	r2, r3
 80056ca:	4620      	mov	r0, r4
 80056cc:	4498      	add	r8, r3
 80056ce:	9204      	str	r2, [sp, #16]
 80056d0:	f000 fb4c 	bl	8005d6c <__i2b>
 80056d4:	4607      	mov	r7, r0
 80056d6:	2d00      	cmp	r5, #0
 80056d8:	dd0b      	ble.n	80056f2 <_dtoa_r+0x78a>
 80056da:	9b04      	ldr	r3, [sp, #16]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	dd08      	ble.n	80056f2 <_dtoa_r+0x78a>
 80056e0:	42ab      	cmp	r3, r5
 80056e2:	9a04      	ldr	r2, [sp, #16]
 80056e4:	bfa8      	it	ge
 80056e6:	462b      	movge	r3, r5
 80056e8:	eba8 0803 	sub.w	r8, r8, r3
 80056ec:	1aed      	subs	r5, r5, r3
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	9304      	str	r3, [sp, #16]
 80056f2:	9b06      	ldr	r3, [sp, #24]
 80056f4:	b1fb      	cbz	r3, 8005736 <_dtoa_r+0x7ce>
 80056f6:	9b08      	ldr	r3, [sp, #32]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 809f 	beq.w	800583c <_dtoa_r+0x8d4>
 80056fe:	2e00      	cmp	r6, #0
 8005700:	dd11      	ble.n	8005726 <_dtoa_r+0x7be>
 8005702:	4639      	mov	r1, r7
 8005704:	4632      	mov	r2, r6
 8005706:	4620      	mov	r0, r4
 8005708:	f000 fbec 	bl	8005ee4 <__pow5mult>
 800570c:	465a      	mov	r2, fp
 800570e:	4601      	mov	r1, r0
 8005710:	4607      	mov	r7, r0
 8005712:	4620      	mov	r0, r4
 8005714:	f000 fb40 	bl	8005d98 <__multiply>
 8005718:	4659      	mov	r1, fp
 800571a:	9007      	str	r0, [sp, #28]
 800571c:	4620      	mov	r0, r4
 800571e:	f000 fa69 	bl	8005bf4 <_Bfree>
 8005722:	9b07      	ldr	r3, [sp, #28]
 8005724:	469b      	mov	fp, r3
 8005726:	9b06      	ldr	r3, [sp, #24]
 8005728:	1b9a      	subs	r2, r3, r6
 800572a:	d004      	beq.n	8005736 <_dtoa_r+0x7ce>
 800572c:	4659      	mov	r1, fp
 800572e:	4620      	mov	r0, r4
 8005730:	f000 fbd8 	bl	8005ee4 <__pow5mult>
 8005734:	4683      	mov	fp, r0
 8005736:	2101      	movs	r1, #1
 8005738:	4620      	mov	r0, r4
 800573a:	f000 fb17 	bl	8005d6c <__i2b>
 800573e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005740:	2b00      	cmp	r3, #0
 8005742:	4606      	mov	r6, r0
 8005744:	dd7c      	ble.n	8005840 <_dtoa_r+0x8d8>
 8005746:	461a      	mov	r2, r3
 8005748:	4601      	mov	r1, r0
 800574a:	4620      	mov	r0, r4
 800574c:	f000 fbca 	bl	8005ee4 <__pow5mult>
 8005750:	9b05      	ldr	r3, [sp, #20]
 8005752:	2b01      	cmp	r3, #1
 8005754:	4606      	mov	r6, r0
 8005756:	dd76      	ble.n	8005846 <_dtoa_r+0x8de>
 8005758:	2300      	movs	r3, #0
 800575a:	9306      	str	r3, [sp, #24]
 800575c:	6933      	ldr	r3, [r6, #16]
 800575e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005762:	6918      	ldr	r0, [r3, #16]
 8005764:	f000 fab2 	bl	8005ccc <__hi0bits>
 8005768:	f1c0 0020 	rsb	r0, r0, #32
 800576c:	9b04      	ldr	r3, [sp, #16]
 800576e:	4418      	add	r0, r3
 8005770:	f010 001f 	ands.w	r0, r0, #31
 8005774:	f000 8086 	beq.w	8005884 <_dtoa_r+0x91c>
 8005778:	f1c0 0320 	rsb	r3, r0, #32
 800577c:	2b04      	cmp	r3, #4
 800577e:	dd7f      	ble.n	8005880 <_dtoa_r+0x918>
 8005780:	f1c0 001c 	rsb	r0, r0, #28
 8005784:	9b04      	ldr	r3, [sp, #16]
 8005786:	4403      	add	r3, r0
 8005788:	4480      	add	r8, r0
 800578a:	4405      	add	r5, r0
 800578c:	9304      	str	r3, [sp, #16]
 800578e:	f1b8 0f00 	cmp.w	r8, #0
 8005792:	dd05      	ble.n	80057a0 <_dtoa_r+0x838>
 8005794:	4659      	mov	r1, fp
 8005796:	4642      	mov	r2, r8
 8005798:	4620      	mov	r0, r4
 800579a:	f000 fbfd 	bl	8005f98 <__lshift>
 800579e:	4683      	mov	fp, r0
 80057a0:	9b04      	ldr	r3, [sp, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	dd05      	ble.n	80057b2 <_dtoa_r+0x84a>
 80057a6:	4631      	mov	r1, r6
 80057a8:	461a      	mov	r2, r3
 80057aa:	4620      	mov	r0, r4
 80057ac:	f000 fbf4 	bl	8005f98 <__lshift>
 80057b0:	4606      	mov	r6, r0
 80057b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d069      	beq.n	800588c <_dtoa_r+0x924>
 80057b8:	4631      	mov	r1, r6
 80057ba:	4658      	mov	r0, fp
 80057bc:	f000 fc58 	bl	8006070 <__mcmp>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	da63      	bge.n	800588c <_dtoa_r+0x924>
 80057c4:	2300      	movs	r3, #0
 80057c6:	4659      	mov	r1, fp
 80057c8:	220a      	movs	r2, #10
 80057ca:	4620      	mov	r0, r4
 80057cc:	f000 fa34 	bl	8005c38 <__multadd>
 80057d0:	9b08      	ldr	r3, [sp, #32]
 80057d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057d6:	4683      	mov	fp, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 818f 	beq.w	8005afc <_dtoa_r+0xb94>
 80057de:	4639      	mov	r1, r7
 80057e0:	2300      	movs	r3, #0
 80057e2:	220a      	movs	r2, #10
 80057e4:	4620      	mov	r0, r4
 80057e6:	f000 fa27 	bl	8005c38 <__multadd>
 80057ea:	f1b9 0f00 	cmp.w	r9, #0
 80057ee:	4607      	mov	r7, r0
 80057f0:	f300 808e 	bgt.w	8005910 <_dtoa_r+0x9a8>
 80057f4:	9b05      	ldr	r3, [sp, #20]
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	dc50      	bgt.n	800589c <_dtoa_r+0x934>
 80057fa:	e089      	b.n	8005910 <_dtoa_r+0x9a8>
 80057fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005802:	e75d      	b.n	80056c0 <_dtoa_r+0x758>
 8005804:	9b01      	ldr	r3, [sp, #4]
 8005806:	1e5e      	subs	r6, r3, #1
 8005808:	9b06      	ldr	r3, [sp, #24]
 800580a:	42b3      	cmp	r3, r6
 800580c:	bfbf      	itttt	lt
 800580e:	9b06      	ldrlt	r3, [sp, #24]
 8005810:	9606      	strlt	r6, [sp, #24]
 8005812:	1af2      	sublt	r2, r6, r3
 8005814:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005816:	bfb6      	itet	lt
 8005818:	189b      	addlt	r3, r3, r2
 800581a:	1b9e      	subge	r6, r3, r6
 800581c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800581e:	9b01      	ldr	r3, [sp, #4]
 8005820:	bfb8      	it	lt
 8005822:	2600      	movlt	r6, #0
 8005824:	2b00      	cmp	r3, #0
 8005826:	bfb5      	itete	lt
 8005828:	eba8 0503 	sublt.w	r5, r8, r3
 800582c:	9b01      	ldrge	r3, [sp, #4]
 800582e:	2300      	movlt	r3, #0
 8005830:	4645      	movge	r5, r8
 8005832:	e747      	b.n	80056c4 <_dtoa_r+0x75c>
 8005834:	9e06      	ldr	r6, [sp, #24]
 8005836:	9f08      	ldr	r7, [sp, #32]
 8005838:	4645      	mov	r5, r8
 800583a:	e74c      	b.n	80056d6 <_dtoa_r+0x76e>
 800583c:	9a06      	ldr	r2, [sp, #24]
 800583e:	e775      	b.n	800572c <_dtoa_r+0x7c4>
 8005840:	9b05      	ldr	r3, [sp, #20]
 8005842:	2b01      	cmp	r3, #1
 8005844:	dc18      	bgt.n	8005878 <_dtoa_r+0x910>
 8005846:	9b02      	ldr	r3, [sp, #8]
 8005848:	b9b3      	cbnz	r3, 8005878 <_dtoa_r+0x910>
 800584a:	9b03      	ldr	r3, [sp, #12]
 800584c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005850:	b9a3      	cbnz	r3, 800587c <_dtoa_r+0x914>
 8005852:	9b03      	ldr	r3, [sp, #12]
 8005854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005858:	0d1b      	lsrs	r3, r3, #20
 800585a:	051b      	lsls	r3, r3, #20
 800585c:	b12b      	cbz	r3, 800586a <_dtoa_r+0x902>
 800585e:	9b04      	ldr	r3, [sp, #16]
 8005860:	3301      	adds	r3, #1
 8005862:	9304      	str	r3, [sp, #16]
 8005864:	f108 0801 	add.w	r8, r8, #1
 8005868:	2301      	movs	r3, #1
 800586a:	9306      	str	r3, [sp, #24]
 800586c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800586e:	2b00      	cmp	r3, #0
 8005870:	f47f af74 	bne.w	800575c <_dtoa_r+0x7f4>
 8005874:	2001      	movs	r0, #1
 8005876:	e779      	b.n	800576c <_dtoa_r+0x804>
 8005878:	2300      	movs	r3, #0
 800587a:	e7f6      	b.n	800586a <_dtoa_r+0x902>
 800587c:	9b02      	ldr	r3, [sp, #8]
 800587e:	e7f4      	b.n	800586a <_dtoa_r+0x902>
 8005880:	d085      	beq.n	800578e <_dtoa_r+0x826>
 8005882:	4618      	mov	r0, r3
 8005884:	301c      	adds	r0, #28
 8005886:	e77d      	b.n	8005784 <_dtoa_r+0x81c>
 8005888:	40240000 	.word	0x40240000
 800588c:	9b01      	ldr	r3, [sp, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	dc38      	bgt.n	8005904 <_dtoa_r+0x99c>
 8005892:	9b05      	ldr	r3, [sp, #20]
 8005894:	2b02      	cmp	r3, #2
 8005896:	dd35      	ble.n	8005904 <_dtoa_r+0x99c>
 8005898:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800589c:	f1b9 0f00 	cmp.w	r9, #0
 80058a0:	d10d      	bne.n	80058be <_dtoa_r+0x956>
 80058a2:	4631      	mov	r1, r6
 80058a4:	464b      	mov	r3, r9
 80058a6:	2205      	movs	r2, #5
 80058a8:	4620      	mov	r0, r4
 80058aa:	f000 f9c5 	bl	8005c38 <__multadd>
 80058ae:	4601      	mov	r1, r0
 80058b0:	4606      	mov	r6, r0
 80058b2:	4658      	mov	r0, fp
 80058b4:	f000 fbdc 	bl	8006070 <__mcmp>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	f73f adbd 	bgt.w	8005438 <_dtoa_r+0x4d0>
 80058be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058c0:	9d00      	ldr	r5, [sp, #0]
 80058c2:	ea6f 0a03 	mvn.w	sl, r3
 80058c6:	f04f 0800 	mov.w	r8, #0
 80058ca:	4631      	mov	r1, r6
 80058cc:	4620      	mov	r0, r4
 80058ce:	f000 f991 	bl	8005bf4 <_Bfree>
 80058d2:	2f00      	cmp	r7, #0
 80058d4:	f43f aeb4 	beq.w	8005640 <_dtoa_r+0x6d8>
 80058d8:	f1b8 0f00 	cmp.w	r8, #0
 80058dc:	d005      	beq.n	80058ea <_dtoa_r+0x982>
 80058de:	45b8      	cmp	r8, r7
 80058e0:	d003      	beq.n	80058ea <_dtoa_r+0x982>
 80058e2:	4641      	mov	r1, r8
 80058e4:	4620      	mov	r0, r4
 80058e6:	f000 f985 	bl	8005bf4 <_Bfree>
 80058ea:	4639      	mov	r1, r7
 80058ec:	4620      	mov	r0, r4
 80058ee:	f000 f981 	bl	8005bf4 <_Bfree>
 80058f2:	e6a5      	b.n	8005640 <_dtoa_r+0x6d8>
 80058f4:	2600      	movs	r6, #0
 80058f6:	4637      	mov	r7, r6
 80058f8:	e7e1      	b.n	80058be <_dtoa_r+0x956>
 80058fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80058fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005900:	4637      	mov	r7, r6
 8005902:	e599      	b.n	8005438 <_dtoa_r+0x4d0>
 8005904:	9b08      	ldr	r3, [sp, #32]
 8005906:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 80fd 	beq.w	8005b0a <_dtoa_r+0xba2>
 8005910:	2d00      	cmp	r5, #0
 8005912:	dd05      	ble.n	8005920 <_dtoa_r+0x9b8>
 8005914:	4639      	mov	r1, r7
 8005916:	462a      	mov	r2, r5
 8005918:	4620      	mov	r0, r4
 800591a:	f000 fb3d 	bl	8005f98 <__lshift>
 800591e:	4607      	mov	r7, r0
 8005920:	9b06      	ldr	r3, [sp, #24]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d05c      	beq.n	80059e0 <_dtoa_r+0xa78>
 8005926:	6879      	ldr	r1, [r7, #4]
 8005928:	4620      	mov	r0, r4
 800592a:	f000 f923 	bl	8005b74 <_Balloc>
 800592e:	4605      	mov	r5, r0
 8005930:	b928      	cbnz	r0, 800593e <_dtoa_r+0x9d6>
 8005932:	4b80      	ldr	r3, [pc, #512]	; (8005b34 <_dtoa_r+0xbcc>)
 8005934:	4602      	mov	r2, r0
 8005936:	f240 21ea 	movw	r1, #746	; 0x2ea
 800593a:	f7ff bb2e 	b.w	8004f9a <_dtoa_r+0x32>
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	3202      	adds	r2, #2
 8005942:	0092      	lsls	r2, r2, #2
 8005944:	f107 010c 	add.w	r1, r7, #12
 8005948:	300c      	adds	r0, #12
 800594a:	f000 f905 	bl	8005b58 <memcpy>
 800594e:	2201      	movs	r2, #1
 8005950:	4629      	mov	r1, r5
 8005952:	4620      	mov	r0, r4
 8005954:	f000 fb20 	bl	8005f98 <__lshift>
 8005958:	9b00      	ldr	r3, [sp, #0]
 800595a:	3301      	adds	r3, #1
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	9b00      	ldr	r3, [sp, #0]
 8005960:	444b      	add	r3, r9
 8005962:	9307      	str	r3, [sp, #28]
 8005964:	9b02      	ldr	r3, [sp, #8]
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	46b8      	mov	r8, r7
 800596c:	9306      	str	r3, [sp, #24]
 800596e:	4607      	mov	r7, r0
 8005970:	9b01      	ldr	r3, [sp, #4]
 8005972:	4631      	mov	r1, r6
 8005974:	3b01      	subs	r3, #1
 8005976:	4658      	mov	r0, fp
 8005978:	9302      	str	r3, [sp, #8]
 800597a:	f7ff fa69 	bl	8004e50 <quorem>
 800597e:	4603      	mov	r3, r0
 8005980:	3330      	adds	r3, #48	; 0x30
 8005982:	9004      	str	r0, [sp, #16]
 8005984:	4641      	mov	r1, r8
 8005986:	4658      	mov	r0, fp
 8005988:	9308      	str	r3, [sp, #32]
 800598a:	f000 fb71 	bl	8006070 <__mcmp>
 800598e:	463a      	mov	r2, r7
 8005990:	4681      	mov	r9, r0
 8005992:	4631      	mov	r1, r6
 8005994:	4620      	mov	r0, r4
 8005996:	f000 fb87 	bl	80060a8 <__mdiff>
 800599a:	68c2      	ldr	r2, [r0, #12]
 800599c:	9b08      	ldr	r3, [sp, #32]
 800599e:	4605      	mov	r5, r0
 80059a0:	bb02      	cbnz	r2, 80059e4 <_dtoa_r+0xa7c>
 80059a2:	4601      	mov	r1, r0
 80059a4:	4658      	mov	r0, fp
 80059a6:	f000 fb63 	bl	8006070 <__mcmp>
 80059aa:	9b08      	ldr	r3, [sp, #32]
 80059ac:	4602      	mov	r2, r0
 80059ae:	4629      	mov	r1, r5
 80059b0:	4620      	mov	r0, r4
 80059b2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80059b6:	f000 f91d 	bl	8005bf4 <_Bfree>
 80059ba:	9b05      	ldr	r3, [sp, #20]
 80059bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059be:	9d01      	ldr	r5, [sp, #4]
 80059c0:	ea43 0102 	orr.w	r1, r3, r2
 80059c4:	9b06      	ldr	r3, [sp, #24]
 80059c6:	430b      	orrs	r3, r1
 80059c8:	9b08      	ldr	r3, [sp, #32]
 80059ca:	d10d      	bne.n	80059e8 <_dtoa_r+0xa80>
 80059cc:	2b39      	cmp	r3, #57	; 0x39
 80059ce:	d029      	beq.n	8005a24 <_dtoa_r+0xabc>
 80059d0:	f1b9 0f00 	cmp.w	r9, #0
 80059d4:	dd01      	ble.n	80059da <_dtoa_r+0xa72>
 80059d6:	9b04      	ldr	r3, [sp, #16]
 80059d8:	3331      	adds	r3, #49	; 0x31
 80059da:	9a02      	ldr	r2, [sp, #8]
 80059dc:	7013      	strb	r3, [r2, #0]
 80059de:	e774      	b.n	80058ca <_dtoa_r+0x962>
 80059e0:	4638      	mov	r0, r7
 80059e2:	e7b9      	b.n	8005958 <_dtoa_r+0x9f0>
 80059e4:	2201      	movs	r2, #1
 80059e6:	e7e2      	b.n	80059ae <_dtoa_r+0xa46>
 80059e8:	f1b9 0f00 	cmp.w	r9, #0
 80059ec:	db06      	blt.n	80059fc <_dtoa_r+0xa94>
 80059ee:	9905      	ldr	r1, [sp, #20]
 80059f0:	ea41 0909 	orr.w	r9, r1, r9
 80059f4:	9906      	ldr	r1, [sp, #24]
 80059f6:	ea59 0101 	orrs.w	r1, r9, r1
 80059fa:	d120      	bne.n	8005a3e <_dtoa_r+0xad6>
 80059fc:	2a00      	cmp	r2, #0
 80059fe:	ddec      	ble.n	80059da <_dtoa_r+0xa72>
 8005a00:	4659      	mov	r1, fp
 8005a02:	2201      	movs	r2, #1
 8005a04:	4620      	mov	r0, r4
 8005a06:	9301      	str	r3, [sp, #4]
 8005a08:	f000 fac6 	bl	8005f98 <__lshift>
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4683      	mov	fp, r0
 8005a10:	f000 fb2e 	bl	8006070 <__mcmp>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	9b01      	ldr	r3, [sp, #4]
 8005a18:	dc02      	bgt.n	8005a20 <_dtoa_r+0xab8>
 8005a1a:	d1de      	bne.n	80059da <_dtoa_r+0xa72>
 8005a1c:	07da      	lsls	r2, r3, #31
 8005a1e:	d5dc      	bpl.n	80059da <_dtoa_r+0xa72>
 8005a20:	2b39      	cmp	r3, #57	; 0x39
 8005a22:	d1d8      	bne.n	80059d6 <_dtoa_r+0xa6e>
 8005a24:	9a02      	ldr	r2, [sp, #8]
 8005a26:	2339      	movs	r3, #57	; 0x39
 8005a28:	7013      	strb	r3, [r2, #0]
 8005a2a:	462b      	mov	r3, r5
 8005a2c:	461d      	mov	r5, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a34:	2a39      	cmp	r2, #57	; 0x39
 8005a36:	d050      	beq.n	8005ada <_dtoa_r+0xb72>
 8005a38:	3201      	adds	r2, #1
 8005a3a:	701a      	strb	r2, [r3, #0]
 8005a3c:	e745      	b.n	80058ca <_dtoa_r+0x962>
 8005a3e:	2a00      	cmp	r2, #0
 8005a40:	dd03      	ble.n	8005a4a <_dtoa_r+0xae2>
 8005a42:	2b39      	cmp	r3, #57	; 0x39
 8005a44:	d0ee      	beq.n	8005a24 <_dtoa_r+0xabc>
 8005a46:	3301      	adds	r3, #1
 8005a48:	e7c7      	b.n	80059da <_dtoa_r+0xa72>
 8005a4a:	9a01      	ldr	r2, [sp, #4]
 8005a4c:	9907      	ldr	r1, [sp, #28]
 8005a4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a52:	428a      	cmp	r2, r1
 8005a54:	d02a      	beq.n	8005aac <_dtoa_r+0xb44>
 8005a56:	4659      	mov	r1, fp
 8005a58:	2300      	movs	r3, #0
 8005a5a:	220a      	movs	r2, #10
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f000 f8eb 	bl	8005c38 <__multadd>
 8005a62:	45b8      	cmp	r8, r7
 8005a64:	4683      	mov	fp, r0
 8005a66:	f04f 0300 	mov.w	r3, #0
 8005a6a:	f04f 020a 	mov.w	r2, #10
 8005a6e:	4641      	mov	r1, r8
 8005a70:	4620      	mov	r0, r4
 8005a72:	d107      	bne.n	8005a84 <_dtoa_r+0xb1c>
 8005a74:	f000 f8e0 	bl	8005c38 <__multadd>
 8005a78:	4680      	mov	r8, r0
 8005a7a:	4607      	mov	r7, r0
 8005a7c:	9b01      	ldr	r3, [sp, #4]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	9301      	str	r3, [sp, #4]
 8005a82:	e775      	b.n	8005970 <_dtoa_r+0xa08>
 8005a84:	f000 f8d8 	bl	8005c38 <__multadd>
 8005a88:	4639      	mov	r1, r7
 8005a8a:	4680      	mov	r8, r0
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	220a      	movs	r2, #10
 8005a90:	4620      	mov	r0, r4
 8005a92:	f000 f8d1 	bl	8005c38 <__multadd>
 8005a96:	4607      	mov	r7, r0
 8005a98:	e7f0      	b.n	8005a7c <_dtoa_r+0xb14>
 8005a9a:	f1b9 0f00 	cmp.w	r9, #0
 8005a9e:	9a00      	ldr	r2, [sp, #0]
 8005aa0:	bfcc      	ite	gt
 8005aa2:	464d      	movgt	r5, r9
 8005aa4:	2501      	movle	r5, #1
 8005aa6:	4415      	add	r5, r2
 8005aa8:	f04f 0800 	mov.w	r8, #0
 8005aac:	4659      	mov	r1, fp
 8005aae:	2201      	movs	r2, #1
 8005ab0:	4620      	mov	r0, r4
 8005ab2:	9301      	str	r3, [sp, #4]
 8005ab4:	f000 fa70 	bl	8005f98 <__lshift>
 8005ab8:	4631      	mov	r1, r6
 8005aba:	4683      	mov	fp, r0
 8005abc:	f000 fad8 	bl	8006070 <__mcmp>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	dcb2      	bgt.n	8005a2a <_dtoa_r+0xac2>
 8005ac4:	d102      	bne.n	8005acc <_dtoa_r+0xb64>
 8005ac6:	9b01      	ldr	r3, [sp, #4]
 8005ac8:	07db      	lsls	r3, r3, #31
 8005aca:	d4ae      	bmi.n	8005a2a <_dtoa_r+0xac2>
 8005acc:	462b      	mov	r3, r5
 8005ace:	461d      	mov	r5, r3
 8005ad0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ad4:	2a30      	cmp	r2, #48	; 0x30
 8005ad6:	d0fa      	beq.n	8005ace <_dtoa_r+0xb66>
 8005ad8:	e6f7      	b.n	80058ca <_dtoa_r+0x962>
 8005ada:	9a00      	ldr	r2, [sp, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d1a5      	bne.n	8005a2c <_dtoa_r+0xac4>
 8005ae0:	f10a 0a01 	add.w	sl, sl, #1
 8005ae4:	2331      	movs	r3, #49	; 0x31
 8005ae6:	e779      	b.n	80059dc <_dtoa_r+0xa74>
 8005ae8:	4b13      	ldr	r3, [pc, #76]	; (8005b38 <_dtoa_r+0xbd0>)
 8005aea:	f7ff baaf 	b.w	800504c <_dtoa_r+0xe4>
 8005aee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f47f aa86 	bne.w	8005002 <_dtoa_r+0x9a>
 8005af6:	4b11      	ldr	r3, [pc, #68]	; (8005b3c <_dtoa_r+0xbd4>)
 8005af8:	f7ff baa8 	b.w	800504c <_dtoa_r+0xe4>
 8005afc:	f1b9 0f00 	cmp.w	r9, #0
 8005b00:	dc03      	bgt.n	8005b0a <_dtoa_r+0xba2>
 8005b02:	9b05      	ldr	r3, [sp, #20]
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	f73f aec9 	bgt.w	800589c <_dtoa_r+0x934>
 8005b0a:	9d00      	ldr	r5, [sp, #0]
 8005b0c:	4631      	mov	r1, r6
 8005b0e:	4658      	mov	r0, fp
 8005b10:	f7ff f99e 	bl	8004e50 <quorem>
 8005b14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005b18:	f805 3b01 	strb.w	r3, [r5], #1
 8005b1c:	9a00      	ldr	r2, [sp, #0]
 8005b1e:	1aaa      	subs	r2, r5, r2
 8005b20:	4591      	cmp	r9, r2
 8005b22:	ddba      	ble.n	8005a9a <_dtoa_r+0xb32>
 8005b24:	4659      	mov	r1, fp
 8005b26:	2300      	movs	r3, #0
 8005b28:	220a      	movs	r2, #10
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f000 f884 	bl	8005c38 <__multadd>
 8005b30:	4683      	mov	fp, r0
 8005b32:	e7eb      	b.n	8005b0c <_dtoa_r+0xba4>
 8005b34:	08007003 	.word	0x08007003
 8005b38:	08006f5c 	.word	0x08006f5c
 8005b3c:	08006f80 	.word	0x08006f80

08005b40 <_localeconv_r>:
 8005b40:	4800      	ldr	r0, [pc, #0]	; (8005b44 <_localeconv_r+0x4>)
 8005b42:	4770      	bx	lr
 8005b44:	20000184 	.word	0x20000184

08005b48 <malloc>:
 8005b48:	4b02      	ldr	r3, [pc, #8]	; (8005b54 <malloc+0xc>)
 8005b4a:	4601      	mov	r1, r0
 8005b4c:	6818      	ldr	r0, [r3, #0]
 8005b4e:	f000 bbef 	b.w	8006330 <_malloc_r>
 8005b52:	bf00      	nop
 8005b54:	20000030 	.word	0x20000030

08005b58 <memcpy>:
 8005b58:	440a      	add	r2, r1
 8005b5a:	4291      	cmp	r1, r2
 8005b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b60:	d100      	bne.n	8005b64 <memcpy+0xc>
 8005b62:	4770      	bx	lr
 8005b64:	b510      	push	{r4, lr}
 8005b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b6e:	4291      	cmp	r1, r2
 8005b70:	d1f9      	bne.n	8005b66 <memcpy+0xe>
 8005b72:	bd10      	pop	{r4, pc}

08005b74 <_Balloc>:
 8005b74:	b570      	push	{r4, r5, r6, lr}
 8005b76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005b78:	4604      	mov	r4, r0
 8005b7a:	460d      	mov	r5, r1
 8005b7c:	b976      	cbnz	r6, 8005b9c <_Balloc+0x28>
 8005b7e:	2010      	movs	r0, #16
 8005b80:	f7ff ffe2 	bl	8005b48 <malloc>
 8005b84:	4602      	mov	r2, r0
 8005b86:	6260      	str	r0, [r4, #36]	; 0x24
 8005b88:	b920      	cbnz	r0, 8005b94 <_Balloc+0x20>
 8005b8a:	4b18      	ldr	r3, [pc, #96]	; (8005bec <_Balloc+0x78>)
 8005b8c:	4818      	ldr	r0, [pc, #96]	; (8005bf0 <_Balloc+0x7c>)
 8005b8e:	2166      	movs	r1, #102	; 0x66
 8005b90:	f000 fc38 	bl	8006404 <__assert_func>
 8005b94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b98:	6006      	str	r6, [r0, #0]
 8005b9a:	60c6      	str	r6, [r0, #12]
 8005b9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005b9e:	68f3      	ldr	r3, [r6, #12]
 8005ba0:	b183      	cbz	r3, 8005bc4 <_Balloc+0x50>
 8005ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005baa:	b9b8      	cbnz	r0, 8005bdc <_Balloc+0x68>
 8005bac:	2101      	movs	r1, #1
 8005bae:	fa01 f605 	lsl.w	r6, r1, r5
 8005bb2:	1d72      	adds	r2, r6, #5
 8005bb4:	0092      	lsls	r2, r2, #2
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	f000 fb5a 	bl	8006270 <_calloc_r>
 8005bbc:	b160      	cbz	r0, 8005bd8 <_Balloc+0x64>
 8005bbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005bc2:	e00e      	b.n	8005be2 <_Balloc+0x6e>
 8005bc4:	2221      	movs	r2, #33	; 0x21
 8005bc6:	2104      	movs	r1, #4
 8005bc8:	4620      	mov	r0, r4
 8005bca:	f000 fb51 	bl	8006270 <_calloc_r>
 8005bce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bd0:	60f0      	str	r0, [r6, #12]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1e4      	bne.n	8005ba2 <_Balloc+0x2e>
 8005bd8:	2000      	movs	r0, #0
 8005bda:	bd70      	pop	{r4, r5, r6, pc}
 8005bdc:	6802      	ldr	r2, [r0, #0]
 8005bde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005be2:	2300      	movs	r3, #0
 8005be4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005be8:	e7f7      	b.n	8005bda <_Balloc+0x66>
 8005bea:	bf00      	nop
 8005bec:	08006f8d 	.word	0x08006f8d
 8005bf0:	08007014 	.word	0x08007014

08005bf4 <_Bfree>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005bf8:	4605      	mov	r5, r0
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	b976      	cbnz	r6, 8005c1c <_Bfree+0x28>
 8005bfe:	2010      	movs	r0, #16
 8005c00:	f7ff ffa2 	bl	8005b48 <malloc>
 8005c04:	4602      	mov	r2, r0
 8005c06:	6268      	str	r0, [r5, #36]	; 0x24
 8005c08:	b920      	cbnz	r0, 8005c14 <_Bfree+0x20>
 8005c0a:	4b09      	ldr	r3, [pc, #36]	; (8005c30 <_Bfree+0x3c>)
 8005c0c:	4809      	ldr	r0, [pc, #36]	; (8005c34 <_Bfree+0x40>)
 8005c0e:	218a      	movs	r1, #138	; 0x8a
 8005c10:	f000 fbf8 	bl	8006404 <__assert_func>
 8005c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c18:	6006      	str	r6, [r0, #0]
 8005c1a:	60c6      	str	r6, [r0, #12]
 8005c1c:	b13c      	cbz	r4, 8005c2e <_Bfree+0x3a>
 8005c1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c20:	6862      	ldr	r2, [r4, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c28:	6021      	str	r1, [r4, #0]
 8005c2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c2e:	bd70      	pop	{r4, r5, r6, pc}
 8005c30:	08006f8d 	.word	0x08006f8d
 8005c34:	08007014 	.word	0x08007014

08005c38 <__multadd>:
 8005c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	690e      	ldr	r6, [r1, #16]
 8005c3e:	4607      	mov	r7, r0
 8005c40:	4698      	mov	r8, r3
 8005c42:	460c      	mov	r4, r1
 8005c44:	f101 0014 	add.w	r0, r1, #20
 8005c48:	2300      	movs	r3, #0
 8005c4a:	6805      	ldr	r5, [r0, #0]
 8005c4c:	b2a9      	uxth	r1, r5
 8005c4e:	fb02 8101 	mla	r1, r2, r1, r8
 8005c52:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005c56:	0c2d      	lsrs	r5, r5, #16
 8005c58:	fb02 c505 	mla	r5, r2, r5, ip
 8005c5c:	b289      	uxth	r1, r1
 8005c5e:	3301      	adds	r3, #1
 8005c60:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005c64:	429e      	cmp	r6, r3
 8005c66:	f840 1b04 	str.w	r1, [r0], #4
 8005c6a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005c6e:	dcec      	bgt.n	8005c4a <__multadd+0x12>
 8005c70:	f1b8 0f00 	cmp.w	r8, #0
 8005c74:	d022      	beq.n	8005cbc <__multadd+0x84>
 8005c76:	68a3      	ldr	r3, [r4, #8]
 8005c78:	42b3      	cmp	r3, r6
 8005c7a:	dc19      	bgt.n	8005cb0 <__multadd+0x78>
 8005c7c:	6861      	ldr	r1, [r4, #4]
 8005c7e:	4638      	mov	r0, r7
 8005c80:	3101      	adds	r1, #1
 8005c82:	f7ff ff77 	bl	8005b74 <_Balloc>
 8005c86:	4605      	mov	r5, r0
 8005c88:	b928      	cbnz	r0, 8005c96 <__multadd+0x5e>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	4b0d      	ldr	r3, [pc, #52]	; (8005cc4 <__multadd+0x8c>)
 8005c8e:	480e      	ldr	r0, [pc, #56]	; (8005cc8 <__multadd+0x90>)
 8005c90:	21b5      	movs	r1, #181	; 0xb5
 8005c92:	f000 fbb7 	bl	8006404 <__assert_func>
 8005c96:	6922      	ldr	r2, [r4, #16]
 8005c98:	3202      	adds	r2, #2
 8005c9a:	f104 010c 	add.w	r1, r4, #12
 8005c9e:	0092      	lsls	r2, r2, #2
 8005ca0:	300c      	adds	r0, #12
 8005ca2:	f7ff ff59 	bl	8005b58 <memcpy>
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	4638      	mov	r0, r7
 8005caa:	f7ff ffa3 	bl	8005bf4 <_Bfree>
 8005cae:	462c      	mov	r4, r5
 8005cb0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005cb4:	3601      	adds	r6, #1
 8005cb6:	f8c3 8014 	str.w	r8, [r3, #20]
 8005cba:	6126      	str	r6, [r4, #16]
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cc2:	bf00      	nop
 8005cc4:	08007003 	.word	0x08007003
 8005cc8:	08007014 	.word	0x08007014

08005ccc <__hi0bits>:
 8005ccc:	0c03      	lsrs	r3, r0, #16
 8005cce:	041b      	lsls	r3, r3, #16
 8005cd0:	b9d3      	cbnz	r3, 8005d08 <__hi0bits+0x3c>
 8005cd2:	0400      	lsls	r0, r0, #16
 8005cd4:	2310      	movs	r3, #16
 8005cd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005cda:	bf04      	itt	eq
 8005cdc:	0200      	lsleq	r0, r0, #8
 8005cde:	3308      	addeq	r3, #8
 8005ce0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005ce4:	bf04      	itt	eq
 8005ce6:	0100      	lsleq	r0, r0, #4
 8005ce8:	3304      	addeq	r3, #4
 8005cea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005cee:	bf04      	itt	eq
 8005cf0:	0080      	lsleq	r0, r0, #2
 8005cf2:	3302      	addeq	r3, #2
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	db05      	blt.n	8005d04 <__hi0bits+0x38>
 8005cf8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005cfc:	f103 0301 	add.w	r3, r3, #1
 8005d00:	bf08      	it	eq
 8005d02:	2320      	moveq	r3, #32
 8005d04:	4618      	mov	r0, r3
 8005d06:	4770      	bx	lr
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e7e4      	b.n	8005cd6 <__hi0bits+0xa>

08005d0c <__lo0bits>:
 8005d0c:	6803      	ldr	r3, [r0, #0]
 8005d0e:	f013 0207 	ands.w	r2, r3, #7
 8005d12:	4601      	mov	r1, r0
 8005d14:	d00b      	beq.n	8005d2e <__lo0bits+0x22>
 8005d16:	07da      	lsls	r2, r3, #31
 8005d18:	d424      	bmi.n	8005d64 <__lo0bits+0x58>
 8005d1a:	0798      	lsls	r0, r3, #30
 8005d1c:	bf49      	itett	mi
 8005d1e:	085b      	lsrmi	r3, r3, #1
 8005d20:	089b      	lsrpl	r3, r3, #2
 8005d22:	2001      	movmi	r0, #1
 8005d24:	600b      	strmi	r3, [r1, #0]
 8005d26:	bf5c      	itt	pl
 8005d28:	600b      	strpl	r3, [r1, #0]
 8005d2a:	2002      	movpl	r0, #2
 8005d2c:	4770      	bx	lr
 8005d2e:	b298      	uxth	r0, r3
 8005d30:	b9b0      	cbnz	r0, 8005d60 <__lo0bits+0x54>
 8005d32:	0c1b      	lsrs	r3, r3, #16
 8005d34:	2010      	movs	r0, #16
 8005d36:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005d3a:	bf04      	itt	eq
 8005d3c:	0a1b      	lsreq	r3, r3, #8
 8005d3e:	3008      	addeq	r0, #8
 8005d40:	071a      	lsls	r2, r3, #28
 8005d42:	bf04      	itt	eq
 8005d44:	091b      	lsreq	r3, r3, #4
 8005d46:	3004      	addeq	r0, #4
 8005d48:	079a      	lsls	r2, r3, #30
 8005d4a:	bf04      	itt	eq
 8005d4c:	089b      	lsreq	r3, r3, #2
 8005d4e:	3002      	addeq	r0, #2
 8005d50:	07da      	lsls	r2, r3, #31
 8005d52:	d403      	bmi.n	8005d5c <__lo0bits+0x50>
 8005d54:	085b      	lsrs	r3, r3, #1
 8005d56:	f100 0001 	add.w	r0, r0, #1
 8005d5a:	d005      	beq.n	8005d68 <__lo0bits+0x5c>
 8005d5c:	600b      	str	r3, [r1, #0]
 8005d5e:	4770      	bx	lr
 8005d60:	4610      	mov	r0, r2
 8005d62:	e7e8      	b.n	8005d36 <__lo0bits+0x2a>
 8005d64:	2000      	movs	r0, #0
 8005d66:	4770      	bx	lr
 8005d68:	2020      	movs	r0, #32
 8005d6a:	4770      	bx	lr

08005d6c <__i2b>:
 8005d6c:	b510      	push	{r4, lr}
 8005d6e:	460c      	mov	r4, r1
 8005d70:	2101      	movs	r1, #1
 8005d72:	f7ff feff 	bl	8005b74 <_Balloc>
 8005d76:	4602      	mov	r2, r0
 8005d78:	b928      	cbnz	r0, 8005d86 <__i2b+0x1a>
 8005d7a:	4b05      	ldr	r3, [pc, #20]	; (8005d90 <__i2b+0x24>)
 8005d7c:	4805      	ldr	r0, [pc, #20]	; (8005d94 <__i2b+0x28>)
 8005d7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005d82:	f000 fb3f 	bl	8006404 <__assert_func>
 8005d86:	2301      	movs	r3, #1
 8005d88:	6144      	str	r4, [r0, #20]
 8005d8a:	6103      	str	r3, [r0, #16]
 8005d8c:	bd10      	pop	{r4, pc}
 8005d8e:	bf00      	nop
 8005d90:	08007003 	.word	0x08007003
 8005d94:	08007014 	.word	0x08007014

08005d98 <__multiply>:
 8005d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	4614      	mov	r4, r2
 8005d9e:	690a      	ldr	r2, [r1, #16]
 8005da0:	6923      	ldr	r3, [r4, #16]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	bfb8      	it	lt
 8005da6:	460b      	movlt	r3, r1
 8005da8:	460d      	mov	r5, r1
 8005daa:	bfbc      	itt	lt
 8005dac:	4625      	movlt	r5, r4
 8005dae:	461c      	movlt	r4, r3
 8005db0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005db4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005db8:	68ab      	ldr	r3, [r5, #8]
 8005dba:	6869      	ldr	r1, [r5, #4]
 8005dbc:	eb0a 0709 	add.w	r7, sl, r9
 8005dc0:	42bb      	cmp	r3, r7
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	bfb8      	it	lt
 8005dc6:	3101      	addlt	r1, #1
 8005dc8:	f7ff fed4 	bl	8005b74 <_Balloc>
 8005dcc:	b930      	cbnz	r0, 8005ddc <__multiply+0x44>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	4b42      	ldr	r3, [pc, #264]	; (8005edc <__multiply+0x144>)
 8005dd2:	4843      	ldr	r0, [pc, #268]	; (8005ee0 <__multiply+0x148>)
 8005dd4:	f240 115d 	movw	r1, #349	; 0x15d
 8005dd8:	f000 fb14 	bl	8006404 <__assert_func>
 8005ddc:	f100 0614 	add.w	r6, r0, #20
 8005de0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005de4:	4633      	mov	r3, r6
 8005de6:	2200      	movs	r2, #0
 8005de8:	4543      	cmp	r3, r8
 8005dea:	d31e      	bcc.n	8005e2a <__multiply+0x92>
 8005dec:	f105 0c14 	add.w	ip, r5, #20
 8005df0:	f104 0314 	add.w	r3, r4, #20
 8005df4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005df8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005dfc:	9202      	str	r2, [sp, #8]
 8005dfe:	ebac 0205 	sub.w	r2, ip, r5
 8005e02:	3a15      	subs	r2, #21
 8005e04:	f022 0203 	bic.w	r2, r2, #3
 8005e08:	3204      	adds	r2, #4
 8005e0a:	f105 0115 	add.w	r1, r5, #21
 8005e0e:	458c      	cmp	ip, r1
 8005e10:	bf38      	it	cc
 8005e12:	2204      	movcc	r2, #4
 8005e14:	9201      	str	r2, [sp, #4]
 8005e16:	9a02      	ldr	r2, [sp, #8]
 8005e18:	9303      	str	r3, [sp, #12]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d808      	bhi.n	8005e30 <__multiply+0x98>
 8005e1e:	2f00      	cmp	r7, #0
 8005e20:	dc55      	bgt.n	8005ece <__multiply+0x136>
 8005e22:	6107      	str	r7, [r0, #16]
 8005e24:	b005      	add	sp, #20
 8005e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e2a:	f843 2b04 	str.w	r2, [r3], #4
 8005e2e:	e7db      	b.n	8005de8 <__multiply+0x50>
 8005e30:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e34:	f1ba 0f00 	cmp.w	sl, #0
 8005e38:	d020      	beq.n	8005e7c <__multiply+0xe4>
 8005e3a:	f105 0e14 	add.w	lr, r5, #20
 8005e3e:	46b1      	mov	r9, r6
 8005e40:	2200      	movs	r2, #0
 8005e42:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005e46:	f8d9 b000 	ldr.w	fp, [r9]
 8005e4a:	b2a1      	uxth	r1, r4
 8005e4c:	fa1f fb8b 	uxth.w	fp, fp
 8005e50:	fb0a b101 	mla	r1, sl, r1, fp
 8005e54:	4411      	add	r1, r2
 8005e56:	f8d9 2000 	ldr.w	r2, [r9]
 8005e5a:	0c24      	lsrs	r4, r4, #16
 8005e5c:	0c12      	lsrs	r2, r2, #16
 8005e5e:	fb0a 2404 	mla	r4, sl, r4, r2
 8005e62:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005e66:	b289      	uxth	r1, r1
 8005e68:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005e6c:	45f4      	cmp	ip, lr
 8005e6e:	f849 1b04 	str.w	r1, [r9], #4
 8005e72:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005e76:	d8e4      	bhi.n	8005e42 <__multiply+0xaa>
 8005e78:	9901      	ldr	r1, [sp, #4]
 8005e7a:	5072      	str	r2, [r6, r1]
 8005e7c:	9a03      	ldr	r2, [sp, #12]
 8005e7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e82:	3304      	adds	r3, #4
 8005e84:	f1b9 0f00 	cmp.w	r9, #0
 8005e88:	d01f      	beq.n	8005eca <__multiply+0x132>
 8005e8a:	6834      	ldr	r4, [r6, #0]
 8005e8c:	f105 0114 	add.w	r1, r5, #20
 8005e90:	46b6      	mov	lr, r6
 8005e92:	f04f 0a00 	mov.w	sl, #0
 8005e96:	880a      	ldrh	r2, [r1, #0]
 8005e98:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005e9c:	fb09 b202 	mla	r2, r9, r2, fp
 8005ea0:	4492      	add	sl, r2
 8005ea2:	b2a4      	uxth	r4, r4
 8005ea4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005ea8:	f84e 4b04 	str.w	r4, [lr], #4
 8005eac:	f851 4b04 	ldr.w	r4, [r1], #4
 8005eb0:	f8be 2000 	ldrh.w	r2, [lr]
 8005eb4:	0c24      	lsrs	r4, r4, #16
 8005eb6:	fb09 2404 	mla	r4, r9, r4, r2
 8005eba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005ebe:	458c      	cmp	ip, r1
 8005ec0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ec4:	d8e7      	bhi.n	8005e96 <__multiply+0xfe>
 8005ec6:	9a01      	ldr	r2, [sp, #4]
 8005ec8:	50b4      	str	r4, [r6, r2]
 8005eca:	3604      	adds	r6, #4
 8005ecc:	e7a3      	b.n	8005e16 <__multiply+0x7e>
 8005ece:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1a5      	bne.n	8005e22 <__multiply+0x8a>
 8005ed6:	3f01      	subs	r7, #1
 8005ed8:	e7a1      	b.n	8005e1e <__multiply+0x86>
 8005eda:	bf00      	nop
 8005edc:	08007003 	.word	0x08007003
 8005ee0:	08007014 	.word	0x08007014

08005ee4 <__pow5mult>:
 8005ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ee8:	4615      	mov	r5, r2
 8005eea:	f012 0203 	ands.w	r2, r2, #3
 8005eee:	4606      	mov	r6, r0
 8005ef0:	460f      	mov	r7, r1
 8005ef2:	d007      	beq.n	8005f04 <__pow5mult+0x20>
 8005ef4:	4c25      	ldr	r4, [pc, #148]	; (8005f8c <__pow5mult+0xa8>)
 8005ef6:	3a01      	subs	r2, #1
 8005ef8:	2300      	movs	r3, #0
 8005efa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005efe:	f7ff fe9b 	bl	8005c38 <__multadd>
 8005f02:	4607      	mov	r7, r0
 8005f04:	10ad      	asrs	r5, r5, #2
 8005f06:	d03d      	beq.n	8005f84 <__pow5mult+0xa0>
 8005f08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f0a:	b97c      	cbnz	r4, 8005f2c <__pow5mult+0x48>
 8005f0c:	2010      	movs	r0, #16
 8005f0e:	f7ff fe1b 	bl	8005b48 <malloc>
 8005f12:	4602      	mov	r2, r0
 8005f14:	6270      	str	r0, [r6, #36]	; 0x24
 8005f16:	b928      	cbnz	r0, 8005f24 <__pow5mult+0x40>
 8005f18:	4b1d      	ldr	r3, [pc, #116]	; (8005f90 <__pow5mult+0xac>)
 8005f1a:	481e      	ldr	r0, [pc, #120]	; (8005f94 <__pow5mult+0xb0>)
 8005f1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005f20:	f000 fa70 	bl	8006404 <__assert_func>
 8005f24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f28:	6004      	str	r4, [r0, #0]
 8005f2a:	60c4      	str	r4, [r0, #12]
 8005f2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f34:	b94c      	cbnz	r4, 8005f4a <__pow5mult+0x66>
 8005f36:	f240 2171 	movw	r1, #625	; 0x271
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	f7ff ff16 	bl	8005d6c <__i2b>
 8005f40:	2300      	movs	r3, #0
 8005f42:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f46:	4604      	mov	r4, r0
 8005f48:	6003      	str	r3, [r0, #0]
 8005f4a:	f04f 0900 	mov.w	r9, #0
 8005f4e:	07eb      	lsls	r3, r5, #31
 8005f50:	d50a      	bpl.n	8005f68 <__pow5mult+0x84>
 8005f52:	4639      	mov	r1, r7
 8005f54:	4622      	mov	r2, r4
 8005f56:	4630      	mov	r0, r6
 8005f58:	f7ff ff1e 	bl	8005d98 <__multiply>
 8005f5c:	4639      	mov	r1, r7
 8005f5e:	4680      	mov	r8, r0
 8005f60:	4630      	mov	r0, r6
 8005f62:	f7ff fe47 	bl	8005bf4 <_Bfree>
 8005f66:	4647      	mov	r7, r8
 8005f68:	106d      	asrs	r5, r5, #1
 8005f6a:	d00b      	beq.n	8005f84 <__pow5mult+0xa0>
 8005f6c:	6820      	ldr	r0, [r4, #0]
 8005f6e:	b938      	cbnz	r0, 8005f80 <__pow5mult+0x9c>
 8005f70:	4622      	mov	r2, r4
 8005f72:	4621      	mov	r1, r4
 8005f74:	4630      	mov	r0, r6
 8005f76:	f7ff ff0f 	bl	8005d98 <__multiply>
 8005f7a:	6020      	str	r0, [r4, #0]
 8005f7c:	f8c0 9000 	str.w	r9, [r0]
 8005f80:	4604      	mov	r4, r0
 8005f82:	e7e4      	b.n	8005f4e <__pow5mult+0x6a>
 8005f84:	4638      	mov	r0, r7
 8005f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f8a:	bf00      	nop
 8005f8c:	08007168 	.word	0x08007168
 8005f90:	08006f8d 	.word	0x08006f8d
 8005f94:	08007014 	.word	0x08007014

08005f98 <__lshift>:
 8005f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	6849      	ldr	r1, [r1, #4]
 8005fa0:	6923      	ldr	r3, [r4, #16]
 8005fa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005fa6:	68a3      	ldr	r3, [r4, #8]
 8005fa8:	4607      	mov	r7, r0
 8005faa:	4691      	mov	r9, r2
 8005fac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005fb0:	f108 0601 	add.w	r6, r8, #1
 8005fb4:	42b3      	cmp	r3, r6
 8005fb6:	db0b      	blt.n	8005fd0 <__lshift+0x38>
 8005fb8:	4638      	mov	r0, r7
 8005fba:	f7ff fddb 	bl	8005b74 <_Balloc>
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	b948      	cbnz	r0, 8005fd6 <__lshift+0x3e>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	4b28      	ldr	r3, [pc, #160]	; (8006068 <__lshift+0xd0>)
 8005fc6:	4829      	ldr	r0, [pc, #164]	; (800606c <__lshift+0xd4>)
 8005fc8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005fcc:	f000 fa1a 	bl	8006404 <__assert_func>
 8005fd0:	3101      	adds	r1, #1
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	e7ee      	b.n	8005fb4 <__lshift+0x1c>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f100 0114 	add.w	r1, r0, #20
 8005fdc:	f100 0210 	add.w	r2, r0, #16
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	4553      	cmp	r3, sl
 8005fe4:	db33      	blt.n	800604e <__lshift+0xb6>
 8005fe6:	6920      	ldr	r0, [r4, #16]
 8005fe8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fec:	f104 0314 	add.w	r3, r4, #20
 8005ff0:	f019 091f 	ands.w	r9, r9, #31
 8005ff4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ff8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ffc:	d02b      	beq.n	8006056 <__lshift+0xbe>
 8005ffe:	f1c9 0e20 	rsb	lr, r9, #32
 8006002:	468a      	mov	sl, r1
 8006004:	2200      	movs	r2, #0
 8006006:	6818      	ldr	r0, [r3, #0]
 8006008:	fa00 f009 	lsl.w	r0, r0, r9
 800600c:	4302      	orrs	r2, r0
 800600e:	f84a 2b04 	str.w	r2, [sl], #4
 8006012:	f853 2b04 	ldr.w	r2, [r3], #4
 8006016:	459c      	cmp	ip, r3
 8006018:	fa22 f20e 	lsr.w	r2, r2, lr
 800601c:	d8f3      	bhi.n	8006006 <__lshift+0x6e>
 800601e:	ebac 0304 	sub.w	r3, ip, r4
 8006022:	3b15      	subs	r3, #21
 8006024:	f023 0303 	bic.w	r3, r3, #3
 8006028:	3304      	adds	r3, #4
 800602a:	f104 0015 	add.w	r0, r4, #21
 800602e:	4584      	cmp	ip, r0
 8006030:	bf38      	it	cc
 8006032:	2304      	movcc	r3, #4
 8006034:	50ca      	str	r2, [r1, r3]
 8006036:	b10a      	cbz	r2, 800603c <__lshift+0xa4>
 8006038:	f108 0602 	add.w	r6, r8, #2
 800603c:	3e01      	subs	r6, #1
 800603e:	4638      	mov	r0, r7
 8006040:	612e      	str	r6, [r5, #16]
 8006042:	4621      	mov	r1, r4
 8006044:	f7ff fdd6 	bl	8005bf4 <_Bfree>
 8006048:	4628      	mov	r0, r5
 800604a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800604e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006052:	3301      	adds	r3, #1
 8006054:	e7c5      	b.n	8005fe2 <__lshift+0x4a>
 8006056:	3904      	subs	r1, #4
 8006058:	f853 2b04 	ldr.w	r2, [r3], #4
 800605c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006060:	459c      	cmp	ip, r3
 8006062:	d8f9      	bhi.n	8006058 <__lshift+0xc0>
 8006064:	e7ea      	b.n	800603c <__lshift+0xa4>
 8006066:	bf00      	nop
 8006068:	08007003 	.word	0x08007003
 800606c:	08007014 	.word	0x08007014

08006070 <__mcmp>:
 8006070:	b530      	push	{r4, r5, lr}
 8006072:	6902      	ldr	r2, [r0, #16]
 8006074:	690c      	ldr	r4, [r1, #16]
 8006076:	1b12      	subs	r2, r2, r4
 8006078:	d10e      	bne.n	8006098 <__mcmp+0x28>
 800607a:	f100 0314 	add.w	r3, r0, #20
 800607e:	3114      	adds	r1, #20
 8006080:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006084:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006088:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800608c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006090:	42a5      	cmp	r5, r4
 8006092:	d003      	beq.n	800609c <__mcmp+0x2c>
 8006094:	d305      	bcc.n	80060a2 <__mcmp+0x32>
 8006096:	2201      	movs	r2, #1
 8006098:	4610      	mov	r0, r2
 800609a:	bd30      	pop	{r4, r5, pc}
 800609c:	4283      	cmp	r3, r0
 800609e:	d3f3      	bcc.n	8006088 <__mcmp+0x18>
 80060a0:	e7fa      	b.n	8006098 <__mcmp+0x28>
 80060a2:	f04f 32ff 	mov.w	r2, #4294967295
 80060a6:	e7f7      	b.n	8006098 <__mcmp+0x28>

080060a8 <__mdiff>:
 80060a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ac:	460c      	mov	r4, r1
 80060ae:	4606      	mov	r6, r0
 80060b0:	4611      	mov	r1, r2
 80060b2:	4620      	mov	r0, r4
 80060b4:	4617      	mov	r7, r2
 80060b6:	f7ff ffdb 	bl	8006070 <__mcmp>
 80060ba:	1e05      	subs	r5, r0, #0
 80060bc:	d110      	bne.n	80060e0 <__mdiff+0x38>
 80060be:	4629      	mov	r1, r5
 80060c0:	4630      	mov	r0, r6
 80060c2:	f7ff fd57 	bl	8005b74 <_Balloc>
 80060c6:	b930      	cbnz	r0, 80060d6 <__mdiff+0x2e>
 80060c8:	4b39      	ldr	r3, [pc, #228]	; (80061b0 <__mdiff+0x108>)
 80060ca:	4602      	mov	r2, r0
 80060cc:	f240 2132 	movw	r1, #562	; 0x232
 80060d0:	4838      	ldr	r0, [pc, #224]	; (80061b4 <__mdiff+0x10c>)
 80060d2:	f000 f997 	bl	8006404 <__assert_func>
 80060d6:	2301      	movs	r3, #1
 80060d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80060dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e0:	bfa4      	itt	ge
 80060e2:	463b      	movge	r3, r7
 80060e4:	4627      	movge	r7, r4
 80060e6:	4630      	mov	r0, r6
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	bfa6      	itte	ge
 80060ec:	461c      	movge	r4, r3
 80060ee:	2500      	movge	r5, #0
 80060f0:	2501      	movlt	r5, #1
 80060f2:	f7ff fd3f 	bl	8005b74 <_Balloc>
 80060f6:	b920      	cbnz	r0, 8006102 <__mdiff+0x5a>
 80060f8:	4b2d      	ldr	r3, [pc, #180]	; (80061b0 <__mdiff+0x108>)
 80060fa:	4602      	mov	r2, r0
 80060fc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006100:	e7e6      	b.n	80060d0 <__mdiff+0x28>
 8006102:	693e      	ldr	r6, [r7, #16]
 8006104:	60c5      	str	r5, [r0, #12]
 8006106:	6925      	ldr	r5, [r4, #16]
 8006108:	f107 0114 	add.w	r1, r7, #20
 800610c:	f104 0914 	add.w	r9, r4, #20
 8006110:	f100 0e14 	add.w	lr, r0, #20
 8006114:	f107 0210 	add.w	r2, r7, #16
 8006118:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800611c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006120:	46f2      	mov	sl, lr
 8006122:	2700      	movs	r7, #0
 8006124:	f859 3b04 	ldr.w	r3, [r9], #4
 8006128:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800612c:	fa1f f883 	uxth.w	r8, r3
 8006130:	fa17 f78b 	uxtah	r7, r7, fp
 8006134:	0c1b      	lsrs	r3, r3, #16
 8006136:	eba7 0808 	sub.w	r8, r7, r8
 800613a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800613e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006142:	fa1f f888 	uxth.w	r8, r8
 8006146:	141f      	asrs	r7, r3, #16
 8006148:	454d      	cmp	r5, r9
 800614a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800614e:	f84a 3b04 	str.w	r3, [sl], #4
 8006152:	d8e7      	bhi.n	8006124 <__mdiff+0x7c>
 8006154:	1b2b      	subs	r3, r5, r4
 8006156:	3b15      	subs	r3, #21
 8006158:	f023 0303 	bic.w	r3, r3, #3
 800615c:	3304      	adds	r3, #4
 800615e:	3415      	adds	r4, #21
 8006160:	42a5      	cmp	r5, r4
 8006162:	bf38      	it	cc
 8006164:	2304      	movcc	r3, #4
 8006166:	4419      	add	r1, r3
 8006168:	4473      	add	r3, lr
 800616a:	469e      	mov	lr, r3
 800616c:	460d      	mov	r5, r1
 800616e:	4565      	cmp	r5, ip
 8006170:	d30e      	bcc.n	8006190 <__mdiff+0xe8>
 8006172:	f10c 0203 	add.w	r2, ip, #3
 8006176:	1a52      	subs	r2, r2, r1
 8006178:	f022 0203 	bic.w	r2, r2, #3
 800617c:	3903      	subs	r1, #3
 800617e:	458c      	cmp	ip, r1
 8006180:	bf38      	it	cc
 8006182:	2200      	movcc	r2, #0
 8006184:	441a      	add	r2, r3
 8006186:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800618a:	b17b      	cbz	r3, 80061ac <__mdiff+0x104>
 800618c:	6106      	str	r6, [r0, #16]
 800618e:	e7a5      	b.n	80060dc <__mdiff+0x34>
 8006190:	f855 8b04 	ldr.w	r8, [r5], #4
 8006194:	fa17 f488 	uxtah	r4, r7, r8
 8006198:	1422      	asrs	r2, r4, #16
 800619a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800619e:	b2a4      	uxth	r4, r4
 80061a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80061a4:	f84e 4b04 	str.w	r4, [lr], #4
 80061a8:	1417      	asrs	r7, r2, #16
 80061aa:	e7e0      	b.n	800616e <__mdiff+0xc6>
 80061ac:	3e01      	subs	r6, #1
 80061ae:	e7ea      	b.n	8006186 <__mdiff+0xde>
 80061b0:	08007003 	.word	0x08007003
 80061b4:	08007014 	.word	0x08007014

080061b8 <__d2b>:
 80061b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061bc:	4689      	mov	r9, r1
 80061be:	2101      	movs	r1, #1
 80061c0:	ec57 6b10 	vmov	r6, r7, d0
 80061c4:	4690      	mov	r8, r2
 80061c6:	f7ff fcd5 	bl	8005b74 <_Balloc>
 80061ca:	4604      	mov	r4, r0
 80061cc:	b930      	cbnz	r0, 80061dc <__d2b+0x24>
 80061ce:	4602      	mov	r2, r0
 80061d0:	4b25      	ldr	r3, [pc, #148]	; (8006268 <__d2b+0xb0>)
 80061d2:	4826      	ldr	r0, [pc, #152]	; (800626c <__d2b+0xb4>)
 80061d4:	f240 310a 	movw	r1, #778	; 0x30a
 80061d8:	f000 f914 	bl	8006404 <__assert_func>
 80061dc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80061e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80061e4:	bb35      	cbnz	r5, 8006234 <__d2b+0x7c>
 80061e6:	2e00      	cmp	r6, #0
 80061e8:	9301      	str	r3, [sp, #4]
 80061ea:	d028      	beq.n	800623e <__d2b+0x86>
 80061ec:	4668      	mov	r0, sp
 80061ee:	9600      	str	r6, [sp, #0]
 80061f0:	f7ff fd8c 	bl	8005d0c <__lo0bits>
 80061f4:	9900      	ldr	r1, [sp, #0]
 80061f6:	b300      	cbz	r0, 800623a <__d2b+0x82>
 80061f8:	9a01      	ldr	r2, [sp, #4]
 80061fa:	f1c0 0320 	rsb	r3, r0, #32
 80061fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006202:	430b      	orrs	r3, r1
 8006204:	40c2      	lsrs	r2, r0
 8006206:	6163      	str	r3, [r4, #20]
 8006208:	9201      	str	r2, [sp, #4]
 800620a:	9b01      	ldr	r3, [sp, #4]
 800620c:	61a3      	str	r3, [r4, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	bf14      	ite	ne
 8006212:	2202      	movne	r2, #2
 8006214:	2201      	moveq	r2, #1
 8006216:	6122      	str	r2, [r4, #16]
 8006218:	b1d5      	cbz	r5, 8006250 <__d2b+0x98>
 800621a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800621e:	4405      	add	r5, r0
 8006220:	f8c9 5000 	str.w	r5, [r9]
 8006224:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006228:	f8c8 0000 	str.w	r0, [r8]
 800622c:	4620      	mov	r0, r4
 800622e:	b003      	add	sp, #12
 8006230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006234:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006238:	e7d5      	b.n	80061e6 <__d2b+0x2e>
 800623a:	6161      	str	r1, [r4, #20]
 800623c:	e7e5      	b.n	800620a <__d2b+0x52>
 800623e:	a801      	add	r0, sp, #4
 8006240:	f7ff fd64 	bl	8005d0c <__lo0bits>
 8006244:	9b01      	ldr	r3, [sp, #4]
 8006246:	6163      	str	r3, [r4, #20]
 8006248:	2201      	movs	r2, #1
 800624a:	6122      	str	r2, [r4, #16]
 800624c:	3020      	adds	r0, #32
 800624e:	e7e3      	b.n	8006218 <__d2b+0x60>
 8006250:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006254:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006258:	f8c9 0000 	str.w	r0, [r9]
 800625c:	6918      	ldr	r0, [r3, #16]
 800625e:	f7ff fd35 	bl	8005ccc <__hi0bits>
 8006262:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006266:	e7df      	b.n	8006228 <__d2b+0x70>
 8006268:	08007003 	.word	0x08007003
 800626c:	08007014 	.word	0x08007014

08006270 <_calloc_r>:
 8006270:	b513      	push	{r0, r1, r4, lr}
 8006272:	434a      	muls	r2, r1
 8006274:	4611      	mov	r1, r2
 8006276:	9201      	str	r2, [sp, #4]
 8006278:	f000 f85a 	bl	8006330 <_malloc_r>
 800627c:	4604      	mov	r4, r0
 800627e:	b118      	cbz	r0, 8006288 <_calloc_r+0x18>
 8006280:	9a01      	ldr	r2, [sp, #4]
 8006282:	2100      	movs	r1, #0
 8006284:	f7fe f972 	bl	800456c <memset>
 8006288:	4620      	mov	r0, r4
 800628a:	b002      	add	sp, #8
 800628c:	bd10      	pop	{r4, pc}
	...

08006290 <_free_r>:
 8006290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006292:	2900      	cmp	r1, #0
 8006294:	d048      	beq.n	8006328 <_free_r+0x98>
 8006296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800629a:	9001      	str	r0, [sp, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	f1a1 0404 	sub.w	r4, r1, #4
 80062a2:	bfb8      	it	lt
 80062a4:	18e4      	addlt	r4, r4, r3
 80062a6:	f000 f8ef 	bl	8006488 <__malloc_lock>
 80062aa:	4a20      	ldr	r2, [pc, #128]	; (800632c <_free_r+0x9c>)
 80062ac:	9801      	ldr	r0, [sp, #4]
 80062ae:	6813      	ldr	r3, [r2, #0]
 80062b0:	4615      	mov	r5, r2
 80062b2:	b933      	cbnz	r3, 80062c2 <_free_r+0x32>
 80062b4:	6063      	str	r3, [r4, #4]
 80062b6:	6014      	str	r4, [r2, #0]
 80062b8:	b003      	add	sp, #12
 80062ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062be:	f000 b8e9 	b.w	8006494 <__malloc_unlock>
 80062c2:	42a3      	cmp	r3, r4
 80062c4:	d90b      	bls.n	80062de <_free_r+0x4e>
 80062c6:	6821      	ldr	r1, [r4, #0]
 80062c8:	1862      	adds	r2, r4, r1
 80062ca:	4293      	cmp	r3, r2
 80062cc:	bf04      	itt	eq
 80062ce:	681a      	ldreq	r2, [r3, #0]
 80062d0:	685b      	ldreq	r3, [r3, #4]
 80062d2:	6063      	str	r3, [r4, #4]
 80062d4:	bf04      	itt	eq
 80062d6:	1852      	addeq	r2, r2, r1
 80062d8:	6022      	streq	r2, [r4, #0]
 80062da:	602c      	str	r4, [r5, #0]
 80062dc:	e7ec      	b.n	80062b8 <_free_r+0x28>
 80062de:	461a      	mov	r2, r3
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	b10b      	cbz	r3, 80062e8 <_free_r+0x58>
 80062e4:	42a3      	cmp	r3, r4
 80062e6:	d9fa      	bls.n	80062de <_free_r+0x4e>
 80062e8:	6811      	ldr	r1, [r2, #0]
 80062ea:	1855      	adds	r5, r2, r1
 80062ec:	42a5      	cmp	r5, r4
 80062ee:	d10b      	bne.n	8006308 <_free_r+0x78>
 80062f0:	6824      	ldr	r4, [r4, #0]
 80062f2:	4421      	add	r1, r4
 80062f4:	1854      	adds	r4, r2, r1
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	6011      	str	r1, [r2, #0]
 80062fa:	d1dd      	bne.n	80062b8 <_free_r+0x28>
 80062fc:	681c      	ldr	r4, [r3, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	6053      	str	r3, [r2, #4]
 8006302:	4421      	add	r1, r4
 8006304:	6011      	str	r1, [r2, #0]
 8006306:	e7d7      	b.n	80062b8 <_free_r+0x28>
 8006308:	d902      	bls.n	8006310 <_free_r+0x80>
 800630a:	230c      	movs	r3, #12
 800630c:	6003      	str	r3, [r0, #0]
 800630e:	e7d3      	b.n	80062b8 <_free_r+0x28>
 8006310:	6825      	ldr	r5, [r4, #0]
 8006312:	1961      	adds	r1, r4, r5
 8006314:	428b      	cmp	r3, r1
 8006316:	bf04      	itt	eq
 8006318:	6819      	ldreq	r1, [r3, #0]
 800631a:	685b      	ldreq	r3, [r3, #4]
 800631c:	6063      	str	r3, [r4, #4]
 800631e:	bf04      	itt	eq
 8006320:	1949      	addeq	r1, r1, r5
 8006322:	6021      	streq	r1, [r4, #0]
 8006324:	6054      	str	r4, [r2, #4]
 8006326:	e7c7      	b.n	80062b8 <_free_r+0x28>
 8006328:	b003      	add	sp, #12
 800632a:	bd30      	pop	{r4, r5, pc}
 800632c:	2000022c 	.word	0x2000022c

08006330 <_malloc_r>:
 8006330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006332:	1ccd      	adds	r5, r1, #3
 8006334:	f025 0503 	bic.w	r5, r5, #3
 8006338:	3508      	adds	r5, #8
 800633a:	2d0c      	cmp	r5, #12
 800633c:	bf38      	it	cc
 800633e:	250c      	movcc	r5, #12
 8006340:	2d00      	cmp	r5, #0
 8006342:	4606      	mov	r6, r0
 8006344:	db01      	blt.n	800634a <_malloc_r+0x1a>
 8006346:	42a9      	cmp	r1, r5
 8006348:	d903      	bls.n	8006352 <_malloc_r+0x22>
 800634a:	230c      	movs	r3, #12
 800634c:	6033      	str	r3, [r6, #0]
 800634e:	2000      	movs	r0, #0
 8006350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006352:	f000 f899 	bl	8006488 <__malloc_lock>
 8006356:	4921      	ldr	r1, [pc, #132]	; (80063dc <_malloc_r+0xac>)
 8006358:	680a      	ldr	r2, [r1, #0]
 800635a:	4614      	mov	r4, r2
 800635c:	b99c      	cbnz	r4, 8006386 <_malloc_r+0x56>
 800635e:	4f20      	ldr	r7, [pc, #128]	; (80063e0 <_malloc_r+0xb0>)
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	b923      	cbnz	r3, 800636e <_malloc_r+0x3e>
 8006364:	4621      	mov	r1, r4
 8006366:	4630      	mov	r0, r6
 8006368:	f000 f83c 	bl	80063e4 <_sbrk_r>
 800636c:	6038      	str	r0, [r7, #0]
 800636e:	4629      	mov	r1, r5
 8006370:	4630      	mov	r0, r6
 8006372:	f000 f837 	bl	80063e4 <_sbrk_r>
 8006376:	1c43      	adds	r3, r0, #1
 8006378:	d123      	bne.n	80063c2 <_malloc_r+0x92>
 800637a:	230c      	movs	r3, #12
 800637c:	6033      	str	r3, [r6, #0]
 800637e:	4630      	mov	r0, r6
 8006380:	f000 f888 	bl	8006494 <__malloc_unlock>
 8006384:	e7e3      	b.n	800634e <_malloc_r+0x1e>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	1b5b      	subs	r3, r3, r5
 800638a:	d417      	bmi.n	80063bc <_malloc_r+0x8c>
 800638c:	2b0b      	cmp	r3, #11
 800638e:	d903      	bls.n	8006398 <_malloc_r+0x68>
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	441c      	add	r4, r3
 8006394:	6025      	str	r5, [r4, #0]
 8006396:	e004      	b.n	80063a2 <_malloc_r+0x72>
 8006398:	6863      	ldr	r3, [r4, #4]
 800639a:	42a2      	cmp	r2, r4
 800639c:	bf0c      	ite	eq
 800639e:	600b      	streq	r3, [r1, #0]
 80063a0:	6053      	strne	r3, [r2, #4]
 80063a2:	4630      	mov	r0, r6
 80063a4:	f000 f876 	bl	8006494 <__malloc_unlock>
 80063a8:	f104 000b 	add.w	r0, r4, #11
 80063ac:	1d23      	adds	r3, r4, #4
 80063ae:	f020 0007 	bic.w	r0, r0, #7
 80063b2:	1ac2      	subs	r2, r0, r3
 80063b4:	d0cc      	beq.n	8006350 <_malloc_r+0x20>
 80063b6:	1a1b      	subs	r3, r3, r0
 80063b8:	50a3      	str	r3, [r4, r2]
 80063ba:	e7c9      	b.n	8006350 <_malloc_r+0x20>
 80063bc:	4622      	mov	r2, r4
 80063be:	6864      	ldr	r4, [r4, #4]
 80063c0:	e7cc      	b.n	800635c <_malloc_r+0x2c>
 80063c2:	1cc4      	adds	r4, r0, #3
 80063c4:	f024 0403 	bic.w	r4, r4, #3
 80063c8:	42a0      	cmp	r0, r4
 80063ca:	d0e3      	beq.n	8006394 <_malloc_r+0x64>
 80063cc:	1a21      	subs	r1, r4, r0
 80063ce:	4630      	mov	r0, r6
 80063d0:	f000 f808 	bl	80063e4 <_sbrk_r>
 80063d4:	3001      	adds	r0, #1
 80063d6:	d1dd      	bne.n	8006394 <_malloc_r+0x64>
 80063d8:	e7cf      	b.n	800637a <_malloc_r+0x4a>
 80063da:	bf00      	nop
 80063dc:	2000022c 	.word	0x2000022c
 80063e0:	20000230 	.word	0x20000230

080063e4 <_sbrk_r>:
 80063e4:	b538      	push	{r3, r4, r5, lr}
 80063e6:	4d06      	ldr	r5, [pc, #24]	; (8006400 <_sbrk_r+0x1c>)
 80063e8:	2300      	movs	r3, #0
 80063ea:	4604      	mov	r4, r0
 80063ec:	4608      	mov	r0, r1
 80063ee:	602b      	str	r3, [r5, #0]
 80063f0:	f7fb f8cc 	bl	800158c <_sbrk>
 80063f4:	1c43      	adds	r3, r0, #1
 80063f6:	d102      	bne.n	80063fe <_sbrk_r+0x1a>
 80063f8:	682b      	ldr	r3, [r5, #0]
 80063fa:	b103      	cbz	r3, 80063fe <_sbrk_r+0x1a>
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	bd38      	pop	{r3, r4, r5, pc}
 8006400:	200002a8 	.word	0x200002a8

08006404 <__assert_func>:
 8006404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006406:	4614      	mov	r4, r2
 8006408:	461a      	mov	r2, r3
 800640a:	4b09      	ldr	r3, [pc, #36]	; (8006430 <__assert_func+0x2c>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4605      	mov	r5, r0
 8006410:	68d8      	ldr	r0, [r3, #12]
 8006412:	b14c      	cbz	r4, 8006428 <__assert_func+0x24>
 8006414:	4b07      	ldr	r3, [pc, #28]	; (8006434 <__assert_func+0x30>)
 8006416:	9100      	str	r1, [sp, #0]
 8006418:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800641c:	4906      	ldr	r1, [pc, #24]	; (8006438 <__assert_func+0x34>)
 800641e:	462b      	mov	r3, r5
 8006420:	f000 f80e 	bl	8006440 <fiprintf>
 8006424:	f000 fa64 	bl	80068f0 <abort>
 8006428:	4b04      	ldr	r3, [pc, #16]	; (800643c <__assert_func+0x38>)
 800642a:	461c      	mov	r4, r3
 800642c:	e7f3      	b.n	8006416 <__assert_func+0x12>
 800642e:	bf00      	nop
 8006430:	20000030 	.word	0x20000030
 8006434:	08007174 	.word	0x08007174
 8006438:	08007181 	.word	0x08007181
 800643c:	080071af 	.word	0x080071af

08006440 <fiprintf>:
 8006440:	b40e      	push	{r1, r2, r3}
 8006442:	b503      	push	{r0, r1, lr}
 8006444:	4601      	mov	r1, r0
 8006446:	ab03      	add	r3, sp, #12
 8006448:	4805      	ldr	r0, [pc, #20]	; (8006460 <fiprintf+0x20>)
 800644a:	f853 2b04 	ldr.w	r2, [r3], #4
 800644e:	6800      	ldr	r0, [r0, #0]
 8006450:	9301      	str	r3, [sp, #4]
 8006452:	f000 f84f 	bl	80064f4 <_vfiprintf_r>
 8006456:	b002      	add	sp, #8
 8006458:	f85d eb04 	ldr.w	lr, [sp], #4
 800645c:	b003      	add	sp, #12
 800645e:	4770      	bx	lr
 8006460:	20000030 	.word	0x20000030

08006464 <__ascii_mbtowc>:
 8006464:	b082      	sub	sp, #8
 8006466:	b901      	cbnz	r1, 800646a <__ascii_mbtowc+0x6>
 8006468:	a901      	add	r1, sp, #4
 800646a:	b142      	cbz	r2, 800647e <__ascii_mbtowc+0x1a>
 800646c:	b14b      	cbz	r3, 8006482 <__ascii_mbtowc+0x1e>
 800646e:	7813      	ldrb	r3, [r2, #0]
 8006470:	600b      	str	r3, [r1, #0]
 8006472:	7812      	ldrb	r2, [r2, #0]
 8006474:	1e10      	subs	r0, r2, #0
 8006476:	bf18      	it	ne
 8006478:	2001      	movne	r0, #1
 800647a:	b002      	add	sp, #8
 800647c:	4770      	bx	lr
 800647e:	4610      	mov	r0, r2
 8006480:	e7fb      	b.n	800647a <__ascii_mbtowc+0x16>
 8006482:	f06f 0001 	mvn.w	r0, #1
 8006486:	e7f8      	b.n	800647a <__ascii_mbtowc+0x16>

08006488 <__malloc_lock>:
 8006488:	4801      	ldr	r0, [pc, #4]	; (8006490 <__malloc_lock+0x8>)
 800648a:	f000 bbf1 	b.w	8006c70 <__retarget_lock_acquire_recursive>
 800648e:	bf00      	nop
 8006490:	200002b0 	.word	0x200002b0

08006494 <__malloc_unlock>:
 8006494:	4801      	ldr	r0, [pc, #4]	; (800649c <__malloc_unlock+0x8>)
 8006496:	f000 bbec 	b.w	8006c72 <__retarget_lock_release_recursive>
 800649a:	bf00      	nop
 800649c:	200002b0 	.word	0x200002b0

080064a0 <__sfputc_r>:
 80064a0:	6893      	ldr	r3, [r2, #8]
 80064a2:	3b01      	subs	r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	b410      	push	{r4}
 80064a8:	6093      	str	r3, [r2, #8]
 80064aa:	da08      	bge.n	80064be <__sfputc_r+0x1e>
 80064ac:	6994      	ldr	r4, [r2, #24]
 80064ae:	42a3      	cmp	r3, r4
 80064b0:	db01      	blt.n	80064b6 <__sfputc_r+0x16>
 80064b2:	290a      	cmp	r1, #10
 80064b4:	d103      	bne.n	80064be <__sfputc_r+0x1e>
 80064b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ba:	f000 b94b 	b.w	8006754 <__swbuf_r>
 80064be:	6813      	ldr	r3, [r2, #0]
 80064c0:	1c58      	adds	r0, r3, #1
 80064c2:	6010      	str	r0, [r2, #0]
 80064c4:	7019      	strb	r1, [r3, #0]
 80064c6:	4608      	mov	r0, r1
 80064c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <__sfputs_r>:
 80064ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d0:	4606      	mov	r6, r0
 80064d2:	460f      	mov	r7, r1
 80064d4:	4614      	mov	r4, r2
 80064d6:	18d5      	adds	r5, r2, r3
 80064d8:	42ac      	cmp	r4, r5
 80064da:	d101      	bne.n	80064e0 <__sfputs_r+0x12>
 80064dc:	2000      	movs	r0, #0
 80064de:	e007      	b.n	80064f0 <__sfputs_r+0x22>
 80064e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064e4:	463a      	mov	r2, r7
 80064e6:	4630      	mov	r0, r6
 80064e8:	f7ff ffda 	bl	80064a0 <__sfputc_r>
 80064ec:	1c43      	adds	r3, r0, #1
 80064ee:	d1f3      	bne.n	80064d8 <__sfputs_r+0xa>
 80064f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064f4 <_vfiprintf_r>:
 80064f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f8:	460d      	mov	r5, r1
 80064fa:	b09d      	sub	sp, #116	; 0x74
 80064fc:	4614      	mov	r4, r2
 80064fe:	4698      	mov	r8, r3
 8006500:	4606      	mov	r6, r0
 8006502:	b118      	cbz	r0, 800650c <_vfiprintf_r+0x18>
 8006504:	6983      	ldr	r3, [r0, #24]
 8006506:	b90b      	cbnz	r3, 800650c <_vfiprintf_r+0x18>
 8006508:	f000 fb14 	bl	8006b34 <__sinit>
 800650c:	4b89      	ldr	r3, [pc, #548]	; (8006734 <_vfiprintf_r+0x240>)
 800650e:	429d      	cmp	r5, r3
 8006510:	d11b      	bne.n	800654a <_vfiprintf_r+0x56>
 8006512:	6875      	ldr	r5, [r6, #4]
 8006514:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006516:	07d9      	lsls	r1, r3, #31
 8006518:	d405      	bmi.n	8006526 <_vfiprintf_r+0x32>
 800651a:	89ab      	ldrh	r3, [r5, #12]
 800651c:	059a      	lsls	r2, r3, #22
 800651e:	d402      	bmi.n	8006526 <_vfiprintf_r+0x32>
 8006520:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006522:	f000 fba5 	bl	8006c70 <__retarget_lock_acquire_recursive>
 8006526:	89ab      	ldrh	r3, [r5, #12]
 8006528:	071b      	lsls	r3, r3, #28
 800652a:	d501      	bpl.n	8006530 <_vfiprintf_r+0x3c>
 800652c:	692b      	ldr	r3, [r5, #16]
 800652e:	b9eb      	cbnz	r3, 800656c <_vfiprintf_r+0x78>
 8006530:	4629      	mov	r1, r5
 8006532:	4630      	mov	r0, r6
 8006534:	f000 f96e 	bl	8006814 <__swsetup_r>
 8006538:	b1c0      	cbz	r0, 800656c <_vfiprintf_r+0x78>
 800653a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800653c:	07dc      	lsls	r4, r3, #31
 800653e:	d50e      	bpl.n	800655e <_vfiprintf_r+0x6a>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	b01d      	add	sp, #116	; 0x74
 8006546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654a:	4b7b      	ldr	r3, [pc, #492]	; (8006738 <_vfiprintf_r+0x244>)
 800654c:	429d      	cmp	r5, r3
 800654e:	d101      	bne.n	8006554 <_vfiprintf_r+0x60>
 8006550:	68b5      	ldr	r5, [r6, #8]
 8006552:	e7df      	b.n	8006514 <_vfiprintf_r+0x20>
 8006554:	4b79      	ldr	r3, [pc, #484]	; (800673c <_vfiprintf_r+0x248>)
 8006556:	429d      	cmp	r5, r3
 8006558:	bf08      	it	eq
 800655a:	68f5      	ldreq	r5, [r6, #12]
 800655c:	e7da      	b.n	8006514 <_vfiprintf_r+0x20>
 800655e:	89ab      	ldrh	r3, [r5, #12]
 8006560:	0598      	lsls	r0, r3, #22
 8006562:	d4ed      	bmi.n	8006540 <_vfiprintf_r+0x4c>
 8006564:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006566:	f000 fb84 	bl	8006c72 <__retarget_lock_release_recursive>
 800656a:	e7e9      	b.n	8006540 <_vfiprintf_r+0x4c>
 800656c:	2300      	movs	r3, #0
 800656e:	9309      	str	r3, [sp, #36]	; 0x24
 8006570:	2320      	movs	r3, #32
 8006572:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006576:	f8cd 800c 	str.w	r8, [sp, #12]
 800657a:	2330      	movs	r3, #48	; 0x30
 800657c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006740 <_vfiprintf_r+0x24c>
 8006580:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006584:	f04f 0901 	mov.w	r9, #1
 8006588:	4623      	mov	r3, r4
 800658a:	469a      	mov	sl, r3
 800658c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006590:	b10a      	cbz	r2, 8006596 <_vfiprintf_r+0xa2>
 8006592:	2a25      	cmp	r2, #37	; 0x25
 8006594:	d1f9      	bne.n	800658a <_vfiprintf_r+0x96>
 8006596:	ebba 0b04 	subs.w	fp, sl, r4
 800659a:	d00b      	beq.n	80065b4 <_vfiprintf_r+0xc0>
 800659c:	465b      	mov	r3, fp
 800659e:	4622      	mov	r2, r4
 80065a0:	4629      	mov	r1, r5
 80065a2:	4630      	mov	r0, r6
 80065a4:	f7ff ff93 	bl	80064ce <__sfputs_r>
 80065a8:	3001      	adds	r0, #1
 80065aa:	f000 80aa 	beq.w	8006702 <_vfiprintf_r+0x20e>
 80065ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065b0:	445a      	add	r2, fp
 80065b2:	9209      	str	r2, [sp, #36]	; 0x24
 80065b4:	f89a 3000 	ldrb.w	r3, [sl]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 80a2 	beq.w	8006702 <_vfiprintf_r+0x20e>
 80065be:	2300      	movs	r3, #0
 80065c0:	f04f 32ff 	mov.w	r2, #4294967295
 80065c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065c8:	f10a 0a01 	add.w	sl, sl, #1
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	9307      	str	r3, [sp, #28]
 80065d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065d4:	931a      	str	r3, [sp, #104]	; 0x68
 80065d6:	4654      	mov	r4, sl
 80065d8:	2205      	movs	r2, #5
 80065da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065de:	4858      	ldr	r0, [pc, #352]	; (8006740 <_vfiprintf_r+0x24c>)
 80065e0:	f7f9 fe26 	bl	8000230 <memchr>
 80065e4:	9a04      	ldr	r2, [sp, #16]
 80065e6:	b9d8      	cbnz	r0, 8006620 <_vfiprintf_r+0x12c>
 80065e8:	06d1      	lsls	r1, r2, #27
 80065ea:	bf44      	itt	mi
 80065ec:	2320      	movmi	r3, #32
 80065ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065f2:	0713      	lsls	r3, r2, #28
 80065f4:	bf44      	itt	mi
 80065f6:	232b      	movmi	r3, #43	; 0x2b
 80065f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006600:	2b2a      	cmp	r3, #42	; 0x2a
 8006602:	d015      	beq.n	8006630 <_vfiprintf_r+0x13c>
 8006604:	9a07      	ldr	r2, [sp, #28]
 8006606:	4654      	mov	r4, sl
 8006608:	2000      	movs	r0, #0
 800660a:	f04f 0c0a 	mov.w	ip, #10
 800660e:	4621      	mov	r1, r4
 8006610:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006614:	3b30      	subs	r3, #48	; 0x30
 8006616:	2b09      	cmp	r3, #9
 8006618:	d94e      	bls.n	80066b8 <_vfiprintf_r+0x1c4>
 800661a:	b1b0      	cbz	r0, 800664a <_vfiprintf_r+0x156>
 800661c:	9207      	str	r2, [sp, #28]
 800661e:	e014      	b.n	800664a <_vfiprintf_r+0x156>
 8006620:	eba0 0308 	sub.w	r3, r0, r8
 8006624:	fa09 f303 	lsl.w	r3, r9, r3
 8006628:	4313      	orrs	r3, r2
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	46a2      	mov	sl, r4
 800662e:	e7d2      	b.n	80065d6 <_vfiprintf_r+0xe2>
 8006630:	9b03      	ldr	r3, [sp, #12]
 8006632:	1d19      	adds	r1, r3, #4
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	9103      	str	r1, [sp, #12]
 8006638:	2b00      	cmp	r3, #0
 800663a:	bfbb      	ittet	lt
 800663c:	425b      	neglt	r3, r3
 800663e:	f042 0202 	orrlt.w	r2, r2, #2
 8006642:	9307      	strge	r3, [sp, #28]
 8006644:	9307      	strlt	r3, [sp, #28]
 8006646:	bfb8      	it	lt
 8006648:	9204      	strlt	r2, [sp, #16]
 800664a:	7823      	ldrb	r3, [r4, #0]
 800664c:	2b2e      	cmp	r3, #46	; 0x2e
 800664e:	d10c      	bne.n	800666a <_vfiprintf_r+0x176>
 8006650:	7863      	ldrb	r3, [r4, #1]
 8006652:	2b2a      	cmp	r3, #42	; 0x2a
 8006654:	d135      	bne.n	80066c2 <_vfiprintf_r+0x1ce>
 8006656:	9b03      	ldr	r3, [sp, #12]
 8006658:	1d1a      	adds	r2, r3, #4
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	9203      	str	r2, [sp, #12]
 800665e:	2b00      	cmp	r3, #0
 8006660:	bfb8      	it	lt
 8006662:	f04f 33ff 	movlt.w	r3, #4294967295
 8006666:	3402      	adds	r4, #2
 8006668:	9305      	str	r3, [sp, #20]
 800666a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006750 <_vfiprintf_r+0x25c>
 800666e:	7821      	ldrb	r1, [r4, #0]
 8006670:	2203      	movs	r2, #3
 8006672:	4650      	mov	r0, sl
 8006674:	f7f9 fddc 	bl	8000230 <memchr>
 8006678:	b140      	cbz	r0, 800668c <_vfiprintf_r+0x198>
 800667a:	2340      	movs	r3, #64	; 0x40
 800667c:	eba0 000a 	sub.w	r0, r0, sl
 8006680:	fa03 f000 	lsl.w	r0, r3, r0
 8006684:	9b04      	ldr	r3, [sp, #16]
 8006686:	4303      	orrs	r3, r0
 8006688:	3401      	adds	r4, #1
 800668a:	9304      	str	r3, [sp, #16]
 800668c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006690:	482c      	ldr	r0, [pc, #176]	; (8006744 <_vfiprintf_r+0x250>)
 8006692:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006696:	2206      	movs	r2, #6
 8006698:	f7f9 fdca 	bl	8000230 <memchr>
 800669c:	2800      	cmp	r0, #0
 800669e:	d03f      	beq.n	8006720 <_vfiprintf_r+0x22c>
 80066a0:	4b29      	ldr	r3, [pc, #164]	; (8006748 <_vfiprintf_r+0x254>)
 80066a2:	bb1b      	cbnz	r3, 80066ec <_vfiprintf_r+0x1f8>
 80066a4:	9b03      	ldr	r3, [sp, #12]
 80066a6:	3307      	adds	r3, #7
 80066a8:	f023 0307 	bic.w	r3, r3, #7
 80066ac:	3308      	adds	r3, #8
 80066ae:	9303      	str	r3, [sp, #12]
 80066b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b2:	443b      	add	r3, r7
 80066b4:	9309      	str	r3, [sp, #36]	; 0x24
 80066b6:	e767      	b.n	8006588 <_vfiprintf_r+0x94>
 80066b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80066bc:	460c      	mov	r4, r1
 80066be:	2001      	movs	r0, #1
 80066c0:	e7a5      	b.n	800660e <_vfiprintf_r+0x11a>
 80066c2:	2300      	movs	r3, #0
 80066c4:	3401      	adds	r4, #1
 80066c6:	9305      	str	r3, [sp, #20]
 80066c8:	4619      	mov	r1, r3
 80066ca:	f04f 0c0a 	mov.w	ip, #10
 80066ce:	4620      	mov	r0, r4
 80066d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066d4:	3a30      	subs	r2, #48	; 0x30
 80066d6:	2a09      	cmp	r2, #9
 80066d8:	d903      	bls.n	80066e2 <_vfiprintf_r+0x1ee>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d0c5      	beq.n	800666a <_vfiprintf_r+0x176>
 80066de:	9105      	str	r1, [sp, #20]
 80066e0:	e7c3      	b.n	800666a <_vfiprintf_r+0x176>
 80066e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80066e6:	4604      	mov	r4, r0
 80066e8:	2301      	movs	r3, #1
 80066ea:	e7f0      	b.n	80066ce <_vfiprintf_r+0x1da>
 80066ec:	ab03      	add	r3, sp, #12
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	462a      	mov	r2, r5
 80066f2:	4b16      	ldr	r3, [pc, #88]	; (800674c <_vfiprintf_r+0x258>)
 80066f4:	a904      	add	r1, sp, #16
 80066f6:	4630      	mov	r0, r6
 80066f8:	f7fd ffe0 	bl	80046bc <_printf_float>
 80066fc:	4607      	mov	r7, r0
 80066fe:	1c78      	adds	r0, r7, #1
 8006700:	d1d6      	bne.n	80066b0 <_vfiprintf_r+0x1bc>
 8006702:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006704:	07d9      	lsls	r1, r3, #31
 8006706:	d405      	bmi.n	8006714 <_vfiprintf_r+0x220>
 8006708:	89ab      	ldrh	r3, [r5, #12]
 800670a:	059a      	lsls	r2, r3, #22
 800670c:	d402      	bmi.n	8006714 <_vfiprintf_r+0x220>
 800670e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006710:	f000 faaf 	bl	8006c72 <__retarget_lock_release_recursive>
 8006714:	89ab      	ldrh	r3, [r5, #12]
 8006716:	065b      	lsls	r3, r3, #25
 8006718:	f53f af12 	bmi.w	8006540 <_vfiprintf_r+0x4c>
 800671c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800671e:	e711      	b.n	8006544 <_vfiprintf_r+0x50>
 8006720:	ab03      	add	r3, sp, #12
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	462a      	mov	r2, r5
 8006726:	4b09      	ldr	r3, [pc, #36]	; (800674c <_vfiprintf_r+0x258>)
 8006728:	a904      	add	r1, sp, #16
 800672a:	4630      	mov	r0, r6
 800672c:	f7fe fa6a 	bl	8004c04 <_printf_i>
 8006730:	e7e4      	b.n	80066fc <_vfiprintf_r+0x208>
 8006732:	bf00      	nop
 8006734:	080072ec 	.word	0x080072ec
 8006738:	0800730c 	.word	0x0800730c
 800673c:	080072cc 	.word	0x080072cc
 8006740:	080071ba 	.word	0x080071ba
 8006744:	080071c4 	.word	0x080071c4
 8006748:	080046bd 	.word	0x080046bd
 800674c:	080064cf 	.word	0x080064cf
 8006750:	080071c0 	.word	0x080071c0

08006754 <__swbuf_r>:
 8006754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006756:	460e      	mov	r6, r1
 8006758:	4614      	mov	r4, r2
 800675a:	4605      	mov	r5, r0
 800675c:	b118      	cbz	r0, 8006766 <__swbuf_r+0x12>
 800675e:	6983      	ldr	r3, [r0, #24]
 8006760:	b90b      	cbnz	r3, 8006766 <__swbuf_r+0x12>
 8006762:	f000 f9e7 	bl	8006b34 <__sinit>
 8006766:	4b21      	ldr	r3, [pc, #132]	; (80067ec <__swbuf_r+0x98>)
 8006768:	429c      	cmp	r4, r3
 800676a:	d12b      	bne.n	80067c4 <__swbuf_r+0x70>
 800676c:	686c      	ldr	r4, [r5, #4]
 800676e:	69a3      	ldr	r3, [r4, #24]
 8006770:	60a3      	str	r3, [r4, #8]
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	071a      	lsls	r2, r3, #28
 8006776:	d52f      	bpl.n	80067d8 <__swbuf_r+0x84>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	b36b      	cbz	r3, 80067d8 <__swbuf_r+0x84>
 800677c:	6923      	ldr	r3, [r4, #16]
 800677e:	6820      	ldr	r0, [r4, #0]
 8006780:	1ac0      	subs	r0, r0, r3
 8006782:	6963      	ldr	r3, [r4, #20]
 8006784:	b2f6      	uxtb	r6, r6
 8006786:	4283      	cmp	r3, r0
 8006788:	4637      	mov	r7, r6
 800678a:	dc04      	bgt.n	8006796 <__swbuf_r+0x42>
 800678c:	4621      	mov	r1, r4
 800678e:	4628      	mov	r0, r5
 8006790:	f000 f93c 	bl	8006a0c <_fflush_r>
 8006794:	bb30      	cbnz	r0, 80067e4 <__swbuf_r+0x90>
 8006796:	68a3      	ldr	r3, [r4, #8]
 8006798:	3b01      	subs	r3, #1
 800679a:	60a3      	str	r3, [r4, #8]
 800679c:	6823      	ldr	r3, [r4, #0]
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	6022      	str	r2, [r4, #0]
 80067a2:	701e      	strb	r6, [r3, #0]
 80067a4:	6963      	ldr	r3, [r4, #20]
 80067a6:	3001      	adds	r0, #1
 80067a8:	4283      	cmp	r3, r0
 80067aa:	d004      	beq.n	80067b6 <__swbuf_r+0x62>
 80067ac:	89a3      	ldrh	r3, [r4, #12]
 80067ae:	07db      	lsls	r3, r3, #31
 80067b0:	d506      	bpl.n	80067c0 <__swbuf_r+0x6c>
 80067b2:	2e0a      	cmp	r6, #10
 80067b4:	d104      	bne.n	80067c0 <__swbuf_r+0x6c>
 80067b6:	4621      	mov	r1, r4
 80067b8:	4628      	mov	r0, r5
 80067ba:	f000 f927 	bl	8006a0c <_fflush_r>
 80067be:	b988      	cbnz	r0, 80067e4 <__swbuf_r+0x90>
 80067c0:	4638      	mov	r0, r7
 80067c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067c4:	4b0a      	ldr	r3, [pc, #40]	; (80067f0 <__swbuf_r+0x9c>)
 80067c6:	429c      	cmp	r4, r3
 80067c8:	d101      	bne.n	80067ce <__swbuf_r+0x7a>
 80067ca:	68ac      	ldr	r4, [r5, #8]
 80067cc:	e7cf      	b.n	800676e <__swbuf_r+0x1a>
 80067ce:	4b09      	ldr	r3, [pc, #36]	; (80067f4 <__swbuf_r+0xa0>)
 80067d0:	429c      	cmp	r4, r3
 80067d2:	bf08      	it	eq
 80067d4:	68ec      	ldreq	r4, [r5, #12]
 80067d6:	e7ca      	b.n	800676e <__swbuf_r+0x1a>
 80067d8:	4621      	mov	r1, r4
 80067da:	4628      	mov	r0, r5
 80067dc:	f000 f81a 	bl	8006814 <__swsetup_r>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	d0cb      	beq.n	800677c <__swbuf_r+0x28>
 80067e4:	f04f 37ff 	mov.w	r7, #4294967295
 80067e8:	e7ea      	b.n	80067c0 <__swbuf_r+0x6c>
 80067ea:	bf00      	nop
 80067ec:	080072ec 	.word	0x080072ec
 80067f0:	0800730c 	.word	0x0800730c
 80067f4:	080072cc 	.word	0x080072cc

080067f8 <__ascii_wctomb>:
 80067f8:	b149      	cbz	r1, 800680e <__ascii_wctomb+0x16>
 80067fa:	2aff      	cmp	r2, #255	; 0xff
 80067fc:	bf85      	ittet	hi
 80067fe:	238a      	movhi	r3, #138	; 0x8a
 8006800:	6003      	strhi	r3, [r0, #0]
 8006802:	700a      	strbls	r2, [r1, #0]
 8006804:	f04f 30ff 	movhi.w	r0, #4294967295
 8006808:	bf98      	it	ls
 800680a:	2001      	movls	r0, #1
 800680c:	4770      	bx	lr
 800680e:	4608      	mov	r0, r1
 8006810:	4770      	bx	lr
	...

08006814 <__swsetup_r>:
 8006814:	4b32      	ldr	r3, [pc, #200]	; (80068e0 <__swsetup_r+0xcc>)
 8006816:	b570      	push	{r4, r5, r6, lr}
 8006818:	681d      	ldr	r5, [r3, #0]
 800681a:	4606      	mov	r6, r0
 800681c:	460c      	mov	r4, r1
 800681e:	b125      	cbz	r5, 800682a <__swsetup_r+0x16>
 8006820:	69ab      	ldr	r3, [r5, #24]
 8006822:	b913      	cbnz	r3, 800682a <__swsetup_r+0x16>
 8006824:	4628      	mov	r0, r5
 8006826:	f000 f985 	bl	8006b34 <__sinit>
 800682a:	4b2e      	ldr	r3, [pc, #184]	; (80068e4 <__swsetup_r+0xd0>)
 800682c:	429c      	cmp	r4, r3
 800682e:	d10f      	bne.n	8006850 <__swsetup_r+0x3c>
 8006830:	686c      	ldr	r4, [r5, #4]
 8006832:	89a3      	ldrh	r3, [r4, #12]
 8006834:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006838:	0719      	lsls	r1, r3, #28
 800683a:	d42c      	bmi.n	8006896 <__swsetup_r+0x82>
 800683c:	06dd      	lsls	r5, r3, #27
 800683e:	d411      	bmi.n	8006864 <__swsetup_r+0x50>
 8006840:	2309      	movs	r3, #9
 8006842:	6033      	str	r3, [r6, #0]
 8006844:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006848:	81a3      	strh	r3, [r4, #12]
 800684a:	f04f 30ff 	mov.w	r0, #4294967295
 800684e:	e03e      	b.n	80068ce <__swsetup_r+0xba>
 8006850:	4b25      	ldr	r3, [pc, #148]	; (80068e8 <__swsetup_r+0xd4>)
 8006852:	429c      	cmp	r4, r3
 8006854:	d101      	bne.n	800685a <__swsetup_r+0x46>
 8006856:	68ac      	ldr	r4, [r5, #8]
 8006858:	e7eb      	b.n	8006832 <__swsetup_r+0x1e>
 800685a:	4b24      	ldr	r3, [pc, #144]	; (80068ec <__swsetup_r+0xd8>)
 800685c:	429c      	cmp	r4, r3
 800685e:	bf08      	it	eq
 8006860:	68ec      	ldreq	r4, [r5, #12]
 8006862:	e7e6      	b.n	8006832 <__swsetup_r+0x1e>
 8006864:	0758      	lsls	r0, r3, #29
 8006866:	d512      	bpl.n	800688e <__swsetup_r+0x7a>
 8006868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800686a:	b141      	cbz	r1, 800687e <__swsetup_r+0x6a>
 800686c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006870:	4299      	cmp	r1, r3
 8006872:	d002      	beq.n	800687a <__swsetup_r+0x66>
 8006874:	4630      	mov	r0, r6
 8006876:	f7ff fd0b 	bl	8006290 <_free_r>
 800687a:	2300      	movs	r3, #0
 800687c:	6363      	str	r3, [r4, #52]	; 0x34
 800687e:	89a3      	ldrh	r3, [r4, #12]
 8006880:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006884:	81a3      	strh	r3, [r4, #12]
 8006886:	2300      	movs	r3, #0
 8006888:	6063      	str	r3, [r4, #4]
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	89a3      	ldrh	r3, [r4, #12]
 8006890:	f043 0308 	orr.w	r3, r3, #8
 8006894:	81a3      	strh	r3, [r4, #12]
 8006896:	6923      	ldr	r3, [r4, #16]
 8006898:	b94b      	cbnz	r3, 80068ae <__swsetup_r+0x9a>
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80068a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068a4:	d003      	beq.n	80068ae <__swsetup_r+0x9a>
 80068a6:	4621      	mov	r1, r4
 80068a8:	4630      	mov	r0, r6
 80068aa:	f000 fa07 	bl	8006cbc <__smakebuf_r>
 80068ae:	89a0      	ldrh	r0, [r4, #12]
 80068b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068b4:	f010 0301 	ands.w	r3, r0, #1
 80068b8:	d00a      	beq.n	80068d0 <__swsetup_r+0xbc>
 80068ba:	2300      	movs	r3, #0
 80068bc:	60a3      	str	r3, [r4, #8]
 80068be:	6963      	ldr	r3, [r4, #20]
 80068c0:	425b      	negs	r3, r3
 80068c2:	61a3      	str	r3, [r4, #24]
 80068c4:	6923      	ldr	r3, [r4, #16]
 80068c6:	b943      	cbnz	r3, 80068da <__swsetup_r+0xc6>
 80068c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068cc:	d1ba      	bne.n	8006844 <__swsetup_r+0x30>
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	0781      	lsls	r1, r0, #30
 80068d2:	bf58      	it	pl
 80068d4:	6963      	ldrpl	r3, [r4, #20]
 80068d6:	60a3      	str	r3, [r4, #8]
 80068d8:	e7f4      	b.n	80068c4 <__swsetup_r+0xb0>
 80068da:	2000      	movs	r0, #0
 80068dc:	e7f7      	b.n	80068ce <__swsetup_r+0xba>
 80068de:	bf00      	nop
 80068e0:	20000030 	.word	0x20000030
 80068e4:	080072ec 	.word	0x080072ec
 80068e8:	0800730c 	.word	0x0800730c
 80068ec:	080072cc 	.word	0x080072cc

080068f0 <abort>:
 80068f0:	b508      	push	{r3, lr}
 80068f2:	2006      	movs	r0, #6
 80068f4:	f000 fa4a 	bl	8006d8c <raise>
 80068f8:	2001      	movs	r0, #1
 80068fa:	f7fa fdcf 	bl	800149c <_exit>
	...

08006900 <__sflush_r>:
 8006900:	898a      	ldrh	r2, [r1, #12]
 8006902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006906:	4605      	mov	r5, r0
 8006908:	0710      	lsls	r0, r2, #28
 800690a:	460c      	mov	r4, r1
 800690c:	d458      	bmi.n	80069c0 <__sflush_r+0xc0>
 800690e:	684b      	ldr	r3, [r1, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	dc05      	bgt.n	8006920 <__sflush_r+0x20>
 8006914:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006916:	2b00      	cmp	r3, #0
 8006918:	dc02      	bgt.n	8006920 <__sflush_r+0x20>
 800691a:	2000      	movs	r0, #0
 800691c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006920:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006922:	2e00      	cmp	r6, #0
 8006924:	d0f9      	beq.n	800691a <__sflush_r+0x1a>
 8006926:	2300      	movs	r3, #0
 8006928:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800692c:	682f      	ldr	r7, [r5, #0]
 800692e:	602b      	str	r3, [r5, #0]
 8006930:	d032      	beq.n	8006998 <__sflush_r+0x98>
 8006932:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	075a      	lsls	r2, r3, #29
 8006938:	d505      	bpl.n	8006946 <__sflush_r+0x46>
 800693a:	6863      	ldr	r3, [r4, #4]
 800693c:	1ac0      	subs	r0, r0, r3
 800693e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006940:	b10b      	cbz	r3, 8006946 <__sflush_r+0x46>
 8006942:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006944:	1ac0      	subs	r0, r0, r3
 8006946:	2300      	movs	r3, #0
 8006948:	4602      	mov	r2, r0
 800694a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800694c:	6a21      	ldr	r1, [r4, #32]
 800694e:	4628      	mov	r0, r5
 8006950:	47b0      	blx	r6
 8006952:	1c43      	adds	r3, r0, #1
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	d106      	bne.n	8006966 <__sflush_r+0x66>
 8006958:	6829      	ldr	r1, [r5, #0]
 800695a:	291d      	cmp	r1, #29
 800695c:	d82c      	bhi.n	80069b8 <__sflush_r+0xb8>
 800695e:	4a2a      	ldr	r2, [pc, #168]	; (8006a08 <__sflush_r+0x108>)
 8006960:	40ca      	lsrs	r2, r1
 8006962:	07d6      	lsls	r6, r2, #31
 8006964:	d528      	bpl.n	80069b8 <__sflush_r+0xb8>
 8006966:	2200      	movs	r2, #0
 8006968:	6062      	str	r2, [r4, #4]
 800696a:	04d9      	lsls	r1, r3, #19
 800696c:	6922      	ldr	r2, [r4, #16]
 800696e:	6022      	str	r2, [r4, #0]
 8006970:	d504      	bpl.n	800697c <__sflush_r+0x7c>
 8006972:	1c42      	adds	r2, r0, #1
 8006974:	d101      	bne.n	800697a <__sflush_r+0x7a>
 8006976:	682b      	ldr	r3, [r5, #0]
 8006978:	b903      	cbnz	r3, 800697c <__sflush_r+0x7c>
 800697a:	6560      	str	r0, [r4, #84]	; 0x54
 800697c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800697e:	602f      	str	r7, [r5, #0]
 8006980:	2900      	cmp	r1, #0
 8006982:	d0ca      	beq.n	800691a <__sflush_r+0x1a>
 8006984:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006988:	4299      	cmp	r1, r3
 800698a:	d002      	beq.n	8006992 <__sflush_r+0x92>
 800698c:	4628      	mov	r0, r5
 800698e:	f7ff fc7f 	bl	8006290 <_free_r>
 8006992:	2000      	movs	r0, #0
 8006994:	6360      	str	r0, [r4, #52]	; 0x34
 8006996:	e7c1      	b.n	800691c <__sflush_r+0x1c>
 8006998:	6a21      	ldr	r1, [r4, #32]
 800699a:	2301      	movs	r3, #1
 800699c:	4628      	mov	r0, r5
 800699e:	47b0      	blx	r6
 80069a0:	1c41      	adds	r1, r0, #1
 80069a2:	d1c7      	bne.n	8006934 <__sflush_r+0x34>
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0c4      	beq.n	8006934 <__sflush_r+0x34>
 80069aa:	2b1d      	cmp	r3, #29
 80069ac:	d001      	beq.n	80069b2 <__sflush_r+0xb2>
 80069ae:	2b16      	cmp	r3, #22
 80069b0:	d101      	bne.n	80069b6 <__sflush_r+0xb6>
 80069b2:	602f      	str	r7, [r5, #0]
 80069b4:	e7b1      	b.n	800691a <__sflush_r+0x1a>
 80069b6:	89a3      	ldrh	r3, [r4, #12]
 80069b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069bc:	81a3      	strh	r3, [r4, #12]
 80069be:	e7ad      	b.n	800691c <__sflush_r+0x1c>
 80069c0:	690f      	ldr	r7, [r1, #16]
 80069c2:	2f00      	cmp	r7, #0
 80069c4:	d0a9      	beq.n	800691a <__sflush_r+0x1a>
 80069c6:	0793      	lsls	r3, r2, #30
 80069c8:	680e      	ldr	r6, [r1, #0]
 80069ca:	bf08      	it	eq
 80069cc:	694b      	ldreq	r3, [r1, #20]
 80069ce:	600f      	str	r7, [r1, #0]
 80069d0:	bf18      	it	ne
 80069d2:	2300      	movne	r3, #0
 80069d4:	eba6 0807 	sub.w	r8, r6, r7
 80069d8:	608b      	str	r3, [r1, #8]
 80069da:	f1b8 0f00 	cmp.w	r8, #0
 80069de:	dd9c      	ble.n	800691a <__sflush_r+0x1a>
 80069e0:	6a21      	ldr	r1, [r4, #32]
 80069e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069e4:	4643      	mov	r3, r8
 80069e6:	463a      	mov	r2, r7
 80069e8:	4628      	mov	r0, r5
 80069ea:	47b0      	blx	r6
 80069ec:	2800      	cmp	r0, #0
 80069ee:	dc06      	bgt.n	80069fe <__sflush_r+0xfe>
 80069f0:	89a3      	ldrh	r3, [r4, #12]
 80069f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069f6:	81a3      	strh	r3, [r4, #12]
 80069f8:	f04f 30ff 	mov.w	r0, #4294967295
 80069fc:	e78e      	b.n	800691c <__sflush_r+0x1c>
 80069fe:	4407      	add	r7, r0
 8006a00:	eba8 0800 	sub.w	r8, r8, r0
 8006a04:	e7e9      	b.n	80069da <__sflush_r+0xda>
 8006a06:	bf00      	nop
 8006a08:	20400001 	.word	0x20400001

08006a0c <_fflush_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	690b      	ldr	r3, [r1, #16]
 8006a10:	4605      	mov	r5, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	b913      	cbnz	r3, 8006a1c <_fflush_r+0x10>
 8006a16:	2500      	movs	r5, #0
 8006a18:	4628      	mov	r0, r5
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	b118      	cbz	r0, 8006a26 <_fflush_r+0x1a>
 8006a1e:	6983      	ldr	r3, [r0, #24]
 8006a20:	b90b      	cbnz	r3, 8006a26 <_fflush_r+0x1a>
 8006a22:	f000 f887 	bl	8006b34 <__sinit>
 8006a26:	4b14      	ldr	r3, [pc, #80]	; (8006a78 <_fflush_r+0x6c>)
 8006a28:	429c      	cmp	r4, r3
 8006a2a:	d11b      	bne.n	8006a64 <_fflush_r+0x58>
 8006a2c:	686c      	ldr	r4, [r5, #4]
 8006a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0ef      	beq.n	8006a16 <_fflush_r+0xa>
 8006a36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a38:	07d0      	lsls	r0, r2, #31
 8006a3a:	d404      	bmi.n	8006a46 <_fflush_r+0x3a>
 8006a3c:	0599      	lsls	r1, r3, #22
 8006a3e:	d402      	bmi.n	8006a46 <_fflush_r+0x3a>
 8006a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a42:	f000 f915 	bl	8006c70 <__retarget_lock_acquire_recursive>
 8006a46:	4628      	mov	r0, r5
 8006a48:	4621      	mov	r1, r4
 8006a4a:	f7ff ff59 	bl	8006900 <__sflush_r>
 8006a4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a50:	07da      	lsls	r2, r3, #31
 8006a52:	4605      	mov	r5, r0
 8006a54:	d4e0      	bmi.n	8006a18 <_fflush_r+0xc>
 8006a56:	89a3      	ldrh	r3, [r4, #12]
 8006a58:	059b      	lsls	r3, r3, #22
 8006a5a:	d4dd      	bmi.n	8006a18 <_fflush_r+0xc>
 8006a5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a5e:	f000 f908 	bl	8006c72 <__retarget_lock_release_recursive>
 8006a62:	e7d9      	b.n	8006a18 <_fflush_r+0xc>
 8006a64:	4b05      	ldr	r3, [pc, #20]	; (8006a7c <_fflush_r+0x70>)
 8006a66:	429c      	cmp	r4, r3
 8006a68:	d101      	bne.n	8006a6e <_fflush_r+0x62>
 8006a6a:	68ac      	ldr	r4, [r5, #8]
 8006a6c:	e7df      	b.n	8006a2e <_fflush_r+0x22>
 8006a6e:	4b04      	ldr	r3, [pc, #16]	; (8006a80 <_fflush_r+0x74>)
 8006a70:	429c      	cmp	r4, r3
 8006a72:	bf08      	it	eq
 8006a74:	68ec      	ldreq	r4, [r5, #12]
 8006a76:	e7da      	b.n	8006a2e <_fflush_r+0x22>
 8006a78:	080072ec 	.word	0x080072ec
 8006a7c:	0800730c 	.word	0x0800730c
 8006a80:	080072cc 	.word	0x080072cc

08006a84 <std>:
 8006a84:	2300      	movs	r3, #0
 8006a86:	b510      	push	{r4, lr}
 8006a88:	4604      	mov	r4, r0
 8006a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8006a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a92:	6083      	str	r3, [r0, #8]
 8006a94:	8181      	strh	r1, [r0, #12]
 8006a96:	6643      	str	r3, [r0, #100]	; 0x64
 8006a98:	81c2      	strh	r2, [r0, #14]
 8006a9a:	6183      	str	r3, [r0, #24]
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	2208      	movs	r2, #8
 8006aa0:	305c      	adds	r0, #92	; 0x5c
 8006aa2:	f7fd fd63 	bl	800456c <memset>
 8006aa6:	4b05      	ldr	r3, [pc, #20]	; (8006abc <std+0x38>)
 8006aa8:	6263      	str	r3, [r4, #36]	; 0x24
 8006aaa:	4b05      	ldr	r3, [pc, #20]	; (8006ac0 <std+0x3c>)
 8006aac:	62a3      	str	r3, [r4, #40]	; 0x28
 8006aae:	4b05      	ldr	r3, [pc, #20]	; (8006ac4 <std+0x40>)
 8006ab0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ab2:	4b05      	ldr	r3, [pc, #20]	; (8006ac8 <std+0x44>)
 8006ab4:	6224      	str	r4, [r4, #32]
 8006ab6:	6323      	str	r3, [r4, #48]	; 0x30
 8006ab8:	bd10      	pop	{r4, pc}
 8006aba:	bf00      	nop
 8006abc:	08006dc5 	.word	0x08006dc5
 8006ac0:	08006de7 	.word	0x08006de7
 8006ac4:	08006e1f 	.word	0x08006e1f
 8006ac8:	08006e43 	.word	0x08006e43

08006acc <_cleanup_r>:
 8006acc:	4901      	ldr	r1, [pc, #4]	; (8006ad4 <_cleanup_r+0x8>)
 8006ace:	f000 b8af 	b.w	8006c30 <_fwalk_reent>
 8006ad2:	bf00      	nop
 8006ad4:	08006a0d 	.word	0x08006a0d

08006ad8 <__sfmoreglue>:
 8006ad8:	b570      	push	{r4, r5, r6, lr}
 8006ada:	1e4a      	subs	r2, r1, #1
 8006adc:	2568      	movs	r5, #104	; 0x68
 8006ade:	4355      	muls	r5, r2
 8006ae0:	460e      	mov	r6, r1
 8006ae2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ae6:	f7ff fc23 	bl	8006330 <_malloc_r>
 8006aea:	4604      	mov	r4, r0
 8006aec:	b140      	cbz	r0, 8006b00 <__sfmoreglue+0x28>
 8006aee:	2100      	movs	r1, #0
 8006af0:	e9c0 1600 	strd	r1, r6, [r0]
 8006af4:	300c      	adds	r0, #12
 8006af6:	60a0      	str	r0, [r4, #8]
 8006af8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006afc:	f7fd fd36 	bl	800456c <memset>
 8006b00:	4620      	mov	r0, r4
 8006b02:	bd70      	pop	{r4, r5, r6, pc}

08006b04 <__sfp_lock_acquire>:
 8006b04:	4801      	ldr	r0, [pc, #4]	; (8006b0c <__sfp_lock_acquire+0x8>)
 8006b06:	f000 b8b3 	b.w	8006c70 <__retarget_lock_acquire_recursive>
 8006b0a:	bf00      	nop
 8006b0c:	200002b4 	.word	0x200002b4

08006b10 <__sfp_lock_release>:
 8006b10:	4801      	ldr	r0, [pc, #4]	; (8006b18 <__sfp_lock_release+0x8>)
 8006b12:	f000 b8ae 	b.w	8006c72 <__retarget_lock_release_recursive>
 8006b16:	bf00      	nop
 8006b18:	200002b4 	.word	0x200002b4

08006b1c <__sinit_lock_acquire>:
 8006b1c:	4801      	ldr	r0, [pc, #4]	; (8006b24 <__sinit_lock_acquire+0x8>)
 8006b1e:	f000 b8a7 	b.w	8006c70 <__retarget_lock_acquire_recursive>
 8006b22:	bf00      	nop
 8006b24:	200002af 	.word	0x200002af

08006b28 <__sinit_lock_release>:
 8006b28:	4801      	ldr	r0, [pc, #4]	; (8006b30 <__sinit_lock_release+0x8>)
 8006b2a:	f000 b8a2 	b.w	8006c72 <__retarget_lock_release_recursive>
 8006b2e:	bf00      	nop
 8006b30:	200002af 	.word	0x200002af

08006b34 <__sinit>:
 8006b34:	b510      	push	{r4, lr}
 8006b36:	4604      	mov	r4, r0
 8006b38:	f7ff fff0 	bl	8006b1c <__sinit_lock_acquire>
 8006b3c:	69a3      	ldr	r3, [r4, #24]
 8006b3e:	b11b      	cbz	r3, 8006b48 <__sinit+0x14>
 8006b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b44:	f7ff bff0 	b.w	8006b28 <__sinit_lock_release>
 8006b48:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b4c:	6523      	str	r3, [r4, #80]	; 0x50
 8006b4e:	4b13      	ldr	r3, [pc, #76]	; (8006b9c <__sinit+0x68>)
 8006b50:	4a13      	ldr	r2, [pc, #76]	; (8006ba0 <__sinit+0x6c>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b56:	42a3      	cmp	r3, r4
 8006b58:	bf04      	itt	eq
 8006b5a:	2301      	moveq	r3, #1
 8006b5c:	61a3      	streq	r3, [r4, #24]
 8006b5e:	4620      	mov	r0, r4
 8006b60:	f000 f820 	bl	8006ba4 <__sfp>
 8006b64:	6060      	str	r0, [r4, #4]
 8006b66:	4620      	mov	r0, r4
 8006b68:	f000 f81c 	bl	8006ba4 <__sfp>
 8006b6c:	60a0      	str	r0, [r4, #8]
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 f818 	bl	8006ba4 <__sfp>
 8006b74:	2200      	movs	r2, #0
 8006b76:	60e0      	str	r0, [r4, #12]
 8006b78:	2104      	movs	r1, #4
 8006b7a:	6860      	ldr	r0, [r4, #4]
 8006b7c:	f7ff ff82 	bl	8006a84 <std>
 8006b80:	68a0      	ldr	r0, [r4, #8]
 8006b82:	2201      	movs	r2, #1
 8006b84:	2109      	movs	r1, #9
 8006b86:	f7ff ff7d 	bl	8006a84 <std>
 8006b8a:	68e0      	ldr	r0, [r4, #12]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	2112      	movs	r1, #18
 8006b90:	f7ff ff78 	bl	8006a84 <std>
 8006b94:	2301      	movs	r3, #1
 8006b96:	61a3      	str	r3, [r4, #24]
 8006b98:	e7d2      	b.n	8006b40 <__sinit+0xc>
 8006b9a:	bf00      	nop
 8006b9c:	08006f48 	.word	0x08006f48
 8006ba0:	08006acd 	.word	0x08006acd

08006ba4 <__sfp>:
 8006ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba6:	4607      	mov	r7, r0
 8006ba8:	f7ff ffac 	bl	8006b04 <__sfp_lock_acquire>
 8006bac:	4b1e      	ldr	r3, [pc, #120]	; (8006c28 <__sfp+0x84>)
 8006bae:	681e      	ldr	r6, [r3, #0]
 8006bb0:	69b3      	ldr	r3, [r6, #24]
 8006bb2:	b913      	cbnz	r3, 8006bba <__sfp+0x16>
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f7ff ffbd 	bl	8006b34 <__sinit>
 8006bba:	3648      	adds	r6, #72	; 0x48
 8006bbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	d503      	bpl.n	8006bcc <__sfp+0x28>
 8006bc4:	6833      	ldr	r3, [r6, #0]
 8006bc6:	b30b      	cbz	r3, 8006c0c <__sfp+0x68>
 8006bc8:	6836      	ldr	r6, [r6, #0]
 8006bca:	e7f7      	b.n	8006bbc <__sfp+0x18>
 8006bcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006bd0:	b9d5      	cbnz	r5, 8006c08 <__sfp+0x64>
 8006bd2:	4b16      	ldr	r3, [pc, #88]	; (8006c2c <__sfp+0x88>)
 8006bd4:	60e3      	str	r3, [r4, #12]
 8006bd6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006bda:	6665      	str	r5, [r4, #100]	; 0x64
 8006bdc:	f000 f847 	bl	8006c6e <__retarget_lock_init_recursive>
 8006be0:	f7ff ff96 	bl	8006b10 <__sfp_lock_release>
 8006be4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006be8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006bec:	6025      	str	r5, [r4, #0]
 8006bee:	61a5      	str	r5, [r4, #24]
 8006bf0:	2208      	movs	r2, #8
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006bf8:	f7fd fcb8 	bl	800456c <memset>
 8006bfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006c00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006c04:	4620      	mov	r0, r4
 8006c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c08:	3468      	adds	r4, #104	; 0x68
 8006c0a:	e7d9      	b.n	8006bc0 <__sfp+0x1c>
 8006c0c:	2104      	movs	r1, #4
 8006c0e:	4638      	mov	r0, r7
 8006c10:	f7ff ff62 	bl	8006ad8 <__sfmoreglue>
 8006c14:	4604      	mov	r4, r0
 8006c16:	6030      	str	r0, [r6, #0]
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d1d5      	bne.n	8006bc8 <__sfp+0x24>
 8006c1c:	f7ff ff78 	bl	8006b10 <__sfp_lock_release>
 8006c20:	230c      	movs	r3, #12
 8006c22:	603b      	str	r3, [r7, #0]
 8006c24:	e7ee      	b.n	8006c04 <__sfp+0x60>
 8006c26:	bf00      	nop
 8006c28:	08006f48 	.word	0x08006f48
 8006c2c:	ffff0001 	.word	0xffff0001

08006c30 <_fwalk_reent>:
 8006c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c34:	4606      	mov	r6, r0
 8006c36:	4688      	mov	r8, r1
 8006c38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c3c:	2700      	movs	r7, #0
 8006c3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c42:	f1b9 0901 	subs.w	r9, r9, #1
 8006c46:	d505      	bpl.n	8006c54 <_fwalk_reent+0x24>
 8006c48:	6824      	ldr	r4, [r4, #0]
 8006c4a:	2c00      	cmp	r4, #0
 8006c4c:	d1f7      	bne.n	8006c3e <_fwalk_reent+0xe>
 8006c4e:	4638      	mov	r0, r7
 8006c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c54:	89ab      	ldrh	r3, [r5, #12]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d907      	bls.n	8006c6a <_fwalk_reent+0x3a>
 8006c5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	d003      	beq.n	8006c6a <_fwalk_reent+0x3a>
 8006c62:	4629      	mov	r1, r5
 8006c64:	4630      	mov	r0, r6
 8006c66:	47c0      	blx	r8
 8006c68:	4307      	orrs	r7, r0
 8006c6a:	3568      	adds	r5, #104	; 0x68
 8006c6c:	e7e9      	b.n	8006c42 <_fwalk_reent+0x12>

08006c6e <__retarget_lock_init_recursive>:
 8006c6e:	4770      	bx	lr

08006c70 <__retarget_lock_acquire_recursive>:
 8006c70:	4770      	bx	lr

08006c72 <__retarget_lock_release_recursive>:
 8006c72:	4770      	bx	lr

08006c74 <__swhatbuf_r>:
 8006c74:	b570      	push	{r4, r5, r6, lr}
 8006c76:	460e      	mov	r6, r1
 8006c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	b096      	sub	sp, #88	; 0x58
 8006c80:	4614      	mov	r4, r2
 8006c82:	461d      	mov	r5, r3
 8006c84:	da07      	bge.n	8006c96 <__swhatbuf_r+0x22>
 8006c86:	2300      	movs	r3, #0
 8006c88:	602b      	str	r3, [r5, #0]
 8006c8a:	89b3      	ldrh	r3, [r6, #12]
 8006c8c:	061a      	lsls	r2, r3, #24
 8006c8e:	d410      	bmi.n	8006cb2 <__swhatbuf_r+0x3e>
 8006c90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c94:	e00e      	b.n	8006cb4 <__swhatbuf_r+0x40>
 8006c96:	466a      	mov	r2, sp
 8006c98:	f000 f8fa 	bl	8006e90 <_fstat_r>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	dbf2      	blt.n	8006c86 <__swhatbuf_r+0x12>
 8006ca0:	9a01      	ldr	r2, [sp, #4]
 8006ca2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006ca6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006caa:	425a      	negs	r2, r3
 8006cac:	415a      	adcs	r2, r3
 8006cae:	602a      	str	r2, [r5, #0]
 8006cb0:	e7ee      	b.n	8006c90 <__swhatbuf_r+0x1c>
 8006cb2:	2340      	movs	r3, #64	; 0x40
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	6023      	str	r3, [r4, #0]
 8006cb8:	b016      	add	sp, #88	; 0x58
 8006cba:	bd70      	pop	{r4, r5, r6, pc}

08006cbc <__smakebuf_r>:
 8006cbc:	898b      	ldrh	r3, [r1, #12]
 8006cbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006cc0:	079d      	lsls	r5, r3, #30
 8006cc2:	4606      	mov	r6, r0
 8006cc4:	460c      	mov	r4, r1
 8006cc6:	d507      	bpl.n	8006cd8 <__smakebuf_r+0x1c>
 8006cc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ccc:	6023      	str	r3, [r4, #0]
 8006cce:	6123      	str	r3, [r4, #16]
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	6163      	str	r3, [r4, #20]
 8006cd4:	b002      	add	sp, #8
 8006cd6:	bd70      	pop	{r4, r5, r6, pc}
 8006cd8:	ab01      	add	r3, sp, #4
 8006cda:	466a      	mov	r2, sp
 8006cdc:	f7ff ffca 	bl	8006c74 <__swhatbuf_r>
 8006ce0:	9900      	ldr	r1, [sp, #0]
 8006ce2:	4605      	mov	r5, r0
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	f7ff fb23 	bl	8006330 <_malloc_r>
 8006cea:	b948      	cbnz	r0, 8006d00 <__smakebuf_r+0x44>
 8006cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cf0:	059a      	lsls	r2, r3, #22
 8006cf2:	d4ef      	bmi.n	8006cd4 <__smakebuf_r+0x18>
 8006cf4:	f023 0303 	bic.w	r3, r3, #3
 8006cf8:	f043 0302 	orr.w	r3, r3, #2
 8006cfc:	81a3      	strh	r3, [r4, #12]
 8006cfe:	e7e3      	b.n	8006cc8 <__smakebuf_r+0xc>
 8006d00:	4b0d      	ldr	r3, [pc, #52]	; (8006d38 <__smakebuf_r+0x7c>)
 8006d02:	62b3      	str	r3, [r6, #40]	; 0x28
 8006d04:	89a3      	ldrh	r3, [r4, #12]
 8006d06:	6020      	str	r0, [r4, #0]
 8006d08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d0c:	81a3      	strh	r3, [r4, #12]
 8006d0e:	9b00      	ldr	r3, [sp, #0]
 8006d10:	6163      	str	r3, [r4, #20]
 8006d12:	9b01      	ldr	r3, [sp, #4]
 8006d14:	6120      	str	r0, [r4, #16]
 8006d16:	b15b      	cbz	r3, 8006d30 <__smakebuf_r+0x74>
 8006d18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	f000 f8c9 	bl	8006eb4 <_isatty_r>
 8006d22:	b128      	cbz	r0, 8006d30 <__smakebuf_r+0x74>
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	f023 0303 	bic.w	r3, r3, #3
 8006d2a:	f043 0301 	orr.w	r3, r3, #1
 8006d2e:	81a3      	strh	r3, [r4, #12]
 8006d30:	89a0      	ldrh	r0, [r4, #12]
 8006d32:	4305      	orrs	r5, r0
 8006d34:	81a5      	strh	r5, [r4, #12]
 8006d36:	e7cd      	b.n	8006cd4 <__smakebuf_r+0x18>
 8006d38:	08006acd 	.word	0x08006acd

08006d3c <_raise_r>:
 8006d3c:	291f      	cmp	r1, #31
 8006d3e:	b538      	push	{r3, r4, r5, lr}
 8006d40:	4604      	mov	r4, r0
 8006d42:	460d      	mov	r5, r1
 8006d44:	d904      	bls.n	8006d50 <_raise_r+0x14>
 8006d46:	2316      	movs	r3, #22
 8006d48:	6003      	str	r3, [r0, #0]
 8006d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4e:	bd38      	pop	{r3, r4, r5, pc}
 8006d50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006d52:	b112      	cbz	r2, 8006d5a <_raise_r+0x1e>
 8006d54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d58:	b94b      	cbnz	r3, 8006d6e <_raise_r+0x32>
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f000 f830 	bl	8006dc0 <_getpid_r>
 8006d60:	462a      	mov	r2, r5
 8006d62:	4601      	mov	r1, r0
 8006d64:	4620      	mov	r0, r4
 8006d66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d6a:	f000 b817 	b.w	8006d9c <_kill_r>
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d00a      	beq.n	8006d88 <_raise_r+0x4c>
 8006d72:	1c59      	adds	r1, r3, #1
 8006d74:	d103      	bne.n	8006d7e <_raise_r+0x42>
 8006d76:	2316      	movs	r3, #22
 8006d78:	6003      	str	r3, [r0, #0]
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	e7e7      	b.n	8006d4e <_raise_r+0x12>
 8006d7e:	2400      	movs	r4, #0
 8006d80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006d84:	4628      	mov	r0, r5
 8006d86:	4798      	blx	r3
 8006d88:	2000      	movs	r0, #0
 8006d8a:	e7e0      	b.n	8006d4e <_raise_r+0x12>

08006d8c <raise>:
 8006d8c:	4b02      	ldr	r3, [pc, #8]	; (8006d98 <raise+0xc>)
 8006d8e:	4601      	mov	r1, r0
 8006d90:	6818      	ldr	r0, [r3, #0]
 8006d92:	f7ff bfd3 	b.w	8006d3c <_raise_r>
 8006d96:	bf00      	nop
 8006d98:	20000030 	.word	0x20000030

08006d9c <_kill_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4d07      	ldr	r5, [pc, #28]	; (8006dbc <_kill_r+0x20>)
 8006da0:	2300      	movs	r3, #0
 8006da2:	4604      	mov	r4, r0
 8006da4:	4608      	mov	r0, r1
 8006da6:	4611      	mov	r1, r2
 8006da8:	602b      	str	r3, [r5, #0]
 8006daa:	f7fa fb67 	bl	800147c <_kill>
 8006dae:	1c43      	adds	r3, r0, #1
 8006db0:	d102      	bne.n	8006db8 <_kill_r+0x1c>
 8006db2:	682b      	ldr	r3, [r5, #0]
 8006db4:	b103      	cbz	r3, 8006db8 <_kill_r+0x1c>
 8006db6:	6023      	str	r3, [r4, #0]
 8006db8:	bd38      	pop	{r3, r4, r5, pc}
 8006dba:	bf00      	nop
 8006dbc:	200002a8 	.word	0x200002a8

08006dc0 <_getpid_r>:
 8006dc0:	f7fa bb54 	b.w	800146c <_getpid>

08006dc4 <__sread>:
 8006dc4:	b510      	push	{r4, lr}
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dcc:	f000 f894 	bl	8006ef8 <_read_r>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	bfab      	itete	ge
 8006dd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8006dd8:	181b      	addge	r3, r3, r0
 8006dda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006dde:	bfac      	ite	ge
 8006de0:	6563      	strge	r3, [r4, #84]	; 0x54
 8006de2:	81a3      	strhlt	r3, [r4, #12]
 8006de4:	bd10      	pop	{r4, pc}

08006de6 <__swrite>:
 8006de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dea:	461f      	mov	r7, r3
 8006dec:	898b      	ldrh	r3, [r1, #12]
 8006dee:	05db      	lsls	r3, r3, #23
 8006df0:	4605      	mov	r5, r0
 8006df2:	460c      	mov	r4, r1
 8006df4:	4616      	mov	r6, r2
 8006df6:	d505      	bpl.n	8006e04 <__swrite+0x1e>
 8006df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f000 f868 	bl	8006ed4 <_lseek_r>
 8006e04:	89a3      	ldrh	r3, [r4, #12]
 8006e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e0e:	81a3      	strh	r3, [r4, #12]
 8006e10:	4632      	mov	r2, r6
 8006e12:	463b      	mov	r3, r7
 8006e14:	4628      	mov	r0, r5
 8006e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e1a:	f000 b817 	b.w	8006e4c <_write_r>

08006e1e <__sseek>:
 8006e1e:	b510      	push	{r4, lr}
 8006e20:	460c      	mov	r4, r1
 8006e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e26:	f000 f855 	bl	8006ed4 <_lseek_r>
 8006e2a:	1c43      	adds	r3, r0, #1
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	bf15      	itete	ne
 8006e30:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e3a:	81a3      	strheq	r3, [r4, #12]
 8006e3c:	bf18      	it	ne
 8006e3e:	81a3      	strhne	r3, [r4, #12]
 8006e40:	bd10      	pop	{r4, pc}

08006e42 <__sclose>:
 8006e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e46:	f000 b813 	b.w	8006e70 <_close_r>
	...

08006e4c <_write_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	4d07      	ldr	r5, [pc, #28]	; (8006e6c <_write_r+0x20>)
 8006e50:	4604      	mov	r4, r0
 8006e52:	4608      	mov	r0, r1
 8006e54:	4611      	mov	r1, r2
 8006e56:	2200      	movs	r2, #0
 8006e58:	602a      	str	r2, [r5, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f7fa fb45 	bl	80014ea <_write>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_write_r+0x1e>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_write_r+0x1e>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	200002a8 	.word	0x200002a8

08006e70 <_close_r>:
 8006e70:	b538      	push	{r3, r4, r5, lr}
 8006e72:	4d06      	ldr	r5, [pc, #24]	; (8006e8c <_close_r+0x1c>)
 8006e74:	2300      	movs	r3, #0
 8006e76:	4604      	mov	r4, r0
 8006e78:	4608      	mov	r0, r1
 8006e7a:	602b      	str	r3, [r5, #0]
 8006e7c:	f7fa fb51 	bl	8001522 <_close>
 8006e80:	1c43      	adds	r3, r0, #1
 8006e82:	d102      	bne.n	8006e8a <_close_r+0x1a>
 8006e84:	682b      	ldr	r3, [r5, #0]
 8006e86:	b103      	cbz	r3, 8006e8a <_close_r+0x1a>
 8006e88:	6023      	str	r3, [r4, #0]
 8006e8a:	bd38      	pop	{r3, r4, r5, pc}
 8006e8c:	200002a8 	.word	0x200002a8

08006e90 <_fstat_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4d07      	ldr	r5, [pc, #28]	; (8006eb0 <_fstat_r+0x20>)
 8006e94:	2300      	movs	r3, #0
 8006e96:	4604      	mov	r4, r0
 8006e98:	4608      	mov	r0, r1
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	602b      	str	r3, [r5, #0]
 8006e9e:	f7fa fb4c 	bl	800153a <_fstat>
 8006ea2:	1c43      	adds	r3, r0, #1
 8006ea4:	d102      	bne.n	8006eac <_fstat_r+0x1c>
 8006ea6:	682b      	ldr	r3, [r5, #0]
 8006ea8:	b103      	cbz	r3, 8006eac <_fstat_r+0x1c>
 8006eaa:	6023      	str	r3, [r4, #0]
 8006eac:	bd38      	pop	{r3, r4, r5, pc}
 8006eae:	bf00      	nop
 8006eb0:	200002a8 	.word	0x200002a8

08006eb4 <_isatty_r>:
 8006eb4:	b538      	push	{r3, r4, r5, lr}
 8006eb6:	4d06      	ldr	r5, [pc, #24]	; (8006ed0 <_isatty_r+0x1c>)
 8006eb8:	2300      	movs	r3, #0
 8006eba:	4604      	mov	r4, r0
 8006ebc:	4608      	mov	r0, r1
 8006ebe:	602b      	str	r3, [r5, #0]
 8006ec0:	f7fa fb4b 	bl	800155a <_isatty>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d102      	bne.n	8006ece <_isatty_r+0x1a>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	b103      	cbz	r3, 8006ece <_isatty_r+0x1a>
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	bd38      	pop	{r3, r4, r5, pc}
 8006ed0:	200002a8 	.word	0x200002a8

08006ed4 <_lseek_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d07      	ldr	r5, [pc, #28]	; (8006ef4 <_lseek_r+0x20>)
 8006ed8:	4604      	mov	r4, r0
 8006eda:	4608      	mov	r0, r1
 8006edc:	4611      	mov	r1, r2
 8006ede:	2200      	movs	r2, #0
 8006ee0:	602a      	str	r2, [r5, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f7fa fb44 	bl	8001570 <_lseek>
 8006ee8:	1c43      	adds	r3, r0, #1
 8006eea:	d102      	bne.n	8006ef2 <_lseek_r+0x1e>
 8006eec:	682b      	ldr	r3, [r5, #0]
 8006eee:	b103      	cbz	r3, 8006ef2 <_lseek_r+0x1e>
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	200002a8 	.word	0x200002a8

08006ef8 <_read_r>:
 8006ef8:	b538      	push	{r3, r4, r5, lr}
 8006efa:	4d07      	ldr	r5, [pc, #28]	; (8006f18 <_read_r+0x20>)
 8006efc:	4604      	mov	r4, r0
 8006efe:	4608      	mov	r0, r1
 8006f00:	4611      	mov	r1, r2
 8006f02:	2200      	movs	r2, #0
 8006f04:	602a      	str	r2, [r5, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	f7fa fad2 	bl	80014b0 <_read>
 8006f0c:	1c43      	adds	r3, r0, #1
 8006f0e:	d102      	bne.n	8006f16 <_read_r+0x1e>
 8006f10:	682b      	ldr	r3, [r5, #0]
 8006f12:	b103      	cbz	r3, 8006f16 <_read_r+0x1e>
 8006f14:	6023      	str	r3, [r4, #0]
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	200002a8 	.word	0x200002a8

08006f1c <_init>:
 8006f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1e:	bf00      	nop
 8006f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f22:	bc08      	pop	{r3}
 8006f24:	469e      	mov	lr, r3
 8006f26:	4770      	bx	lr

08006f28 <_fini>:
 8006f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2a:	bf00      	nop
 8006f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f2e:	bc08      	pop	{r3}
 8006f30:	469e      	mov	lr, r3
 8006f32:	4770      	bx	lr
