TimeQuest Timing Analyzer report for DE0_NANO
Thu Mar  2 15:15:25 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.4%      ;
;     Processor 3            ;  10.2%      ;
;     Processor 4            ;   8.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; Nios_sopc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Mar  2 15:15:22 2017 ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc       ; OK     ; Thu Mar  2 15:15:22 2017 ;
; DE0_NANO.sdc                                               ; OK     ; Thu Mar  2 15:15:22 2017 ;
+------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; altera_reserved_tck                                                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { altera_reserved_tck }                                                          ;
; CLOCK_50                                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                   ; Generated ; 20.000  ; 50.0 MHz  ; -0.192 ; 9.808  ; 50.00      ; 1         ; 1           ; -3.5  ;        ;           ;            ; false    ; CLOCK_50 ; sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                   ; { sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                   ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; 45.8 MHz  ; 45.8 MHz        ; CLOCK_50                                                                     ;      ;
; 58.19 MHz ; 58.19 MHz       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.33 MHz ; 63.33 MHz       ; altera_reserved_tck                                                          ;      ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -14.505 ; -150.278      ;
; CLOCK_50                                                                     ; -1.833  ; -4.302        ;
; altera_reserved_tck                                                          ; 42.105  ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.234 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.358 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.458 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.380 ; -190.580      ;
; CLOCK_50                                                                     ; 15.771 ; 0.000         ;
; altera_reserved_tck                                                          ; 48.201 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 0.885 ; 0.000         ;
; CLOCK_50                                                                     ; 1.850 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.658 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.483  ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.896 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.488 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -14.505 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.106     ;
; -14.505 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.106     ;
; -14.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.105     ;
; -14.492 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.093     ;
; -14.492 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.093     ;
; -14.491 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.092     ;
; -14.479 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.080     ;
; -14.478 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.079     ;
; -14.476 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.064     ;
; -14.476 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.064     ;
; -14.475 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.063     ;
; -14.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.067     ;
; -14.465 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 13.065     ;
; -14.465 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 13.065     ;
; -14.465 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 13.066     ;
; -14.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 13.064     ;
; -14.450 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.038     ;
; -14.450 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.038     ;
; -14.449 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 13.037     ;
; -14.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 13.042     ;
; -14.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 13.042     ;
; -14.443 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 13.041     ;
; -14.418 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 13.016     ;
; -14.417 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 13.015     ;
; -14.394 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.995     ;
; -14.394 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.995     ;
; -14.393 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.994     ;
; -14.380 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.968     ;
; -14.380 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.968     ;
; -14.379 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.967     ;
; -14.378 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.966     ;
; -14.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.971     ;
; -14.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.971     ;
; -14.369 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.970     ;
; -14.368 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.969     ;
; -14.368 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.968     ;
; -14.368 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.968     ;
; -14.367 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.968     ;
; -14.367 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.967     ;
; -14.354 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.952     ;
; -14.354 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.952     ;
; -14.353 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.941     ;
; -14.353 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.951     ;
; -14.352 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.940     ;
; -14.346 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.946     ;
; -14.346 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.946     ;
; -14.345 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.945     ;
; -14.345 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.933     ;
; -14.345 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.933     ;
; -14.344 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.945     ;
; -14.344 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.932     ;
; -14.343 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.944     ;
; -14.338 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.939     ;
; -14.338 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.939     ;
; -14.338 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.936     ;
; -14.338 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.936     ;
; -14.337 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.938     ;
; -14.337 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.935     ;
; -14.328 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.926     ;
; -14.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.925     ;
; -14.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.915     ;
; -14.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.910     ;
; -14.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.909     ;
; -14.294 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.895     ;
; -14.294 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.895     ;
; -14.293 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.894     ;
; -14.282 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.870     ;
; -14.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.869     ;
; -14.267 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.868     ;
; -14.266 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.866     ;
; -14.266 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.866     ;
; -14.265 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.865     ;
; -14.264 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.852     ;
; -14.264 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.852     ;
; -14.263 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.851     ;
; -14.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.957     ; 12.866     ;
; -14.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.957     ; 12.866     ;
; -14.261 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.957     ; 12.865     ;
; -14.257 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.845     ;
; -14.252 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.853     ;
; -14.252 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.853     ;
; -14.251 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.852     ;
; -14.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.846     ;
; -14.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.846     ;
; -14.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.963     ; 12.845     ;
; -14.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.835     ;
; -14.242 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.830     ;
; -14.242 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.830     ;
; -14.241 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.829     ;
; -14.239 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.840     ;
; -14.239 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.840     ;
; -14.238 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.839     ;
; -14.237 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.837     ;
; -14.237 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.837     ;
; -14.237 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.825     ;
; -14.237 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.825     ;
; -14.236 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.961     ; 12.836     ;
; -14.236 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 12.824     ;
; -14.226 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.827     ;
; -14.225 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 12.826     ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.833 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 22.119     ;
; -1.785 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 22.071     ;
; -1.496 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 21.782     ;
; -1.482 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.764     ;
; -1.321 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.603     ;
; -1.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 21.482     ;
; -0.664 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 20.950     ;
; -0.616 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 20.902     ;
; -0.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 20.613     ;
; -0.323 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.605     ;
; -0.162 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.444     ;
; -0.145 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 20.431     ;
; -0.041 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.323     ;
; 0.225  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 20.057     ;
; 0.782  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 19.152     ;
; 0.830  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 19.104     ;
; 1.024  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.291      ; 19.262     ;
; 1.119  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 18.815     ;
; 1.126  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 18.805     ;
; 1.287  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 18.644     ;
; 1.384  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 18.898     ;
; 1.408  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 18.523     ;
; 1.704  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 18.581     ;
; 2.101  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 18.181     ;
; 2.327  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.619     ;
; 2.375  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.571     ;
; 2.470  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 17.464     ;
; 2.664  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 17.282     ;
; 2.833  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 17.098     ;
; 2.873  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 17.412     ;
; 2.961  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 16.969     ;
; 3.122  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 16.808     ;
; 3.243  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 16.687     ;
; 3.260  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.287      ; 17.022     ;
; 3.658  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 16.627     ;
; 3.944  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 16.337     ;
; 4.002  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.944     ;
; 4.015  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.931     ;
; 4.050  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.896     ;
; 4.319  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 15.614     ;
; 4.339  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.607     ;
; 4.668  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 15.262     ;
; 4.709  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 15.222     ;
; 4.767  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 15.163     ;
; 4.827  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 15.458     ;
; 4.928  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 15.002     ;
; 5.049  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.881     ;
; 5.103  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 15.178     ;
; 5.677  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 14.604     ;
; 5.690  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 14.256     ;
; 5.738  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 14.534     ;
; 5.864  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 14.081     ;
; 6.233  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 13.704     ;
; 6.273  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.660     ;
; 6.281  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 13.656     ;
; 6.474  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.456     ;
; 6.544  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.386     ;
; 6.552  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.378     ;
; 6.570  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 13.367     ;
; 6.628  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.302     ;
; 6.789  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.141     ;
; 6.836  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 13.445     ;
; 6.907  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 13.365     ;
; 6.910  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 13.020     ;
; 7.417  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.277      ; 12.855     ;
; 7.539  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.406     ;
; 7.547  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 12.734     ;
; 7.818  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.127     ;
; 7.821  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 12.125     ;
; 7.869  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 12.077     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.889  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.027     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.912  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.003     ;
; 7.921  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.016     ;
; 7.937  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.993     ;
; 7.937  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.993     ;
; 7.937  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.993     ;
; 7.937  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 11.993     ;
; 7.956  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.978     ;
; 7.956  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.978     ;
; 7.956  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.978     ;
; 7.956  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.978     ;
; 7.956  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 11.978     ;
; 7.960  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.969     ;
; 7.960  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.969     ;
; 7.960  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.969     ;
; 7.960  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.969     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.084      ;
; 42.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.084      ;
; 42.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.054      ;
; 42.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.871      ;
; 42.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.290      ;
; 43.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.919      ;
; 43.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.342      ;
; 44.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.059      ;
; 44.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 5.720      ;
; 44.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 5.649      ;
; 44.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.529      ;
; 44.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.515      ;
; 44.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.393      ;
; 44.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 5.416      ;
; 45.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 5.158      ;
; 45.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.968      ;
; 45.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.960      ;
; 45.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.528      ;
; 45.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.461      ;
; 45.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.257      ;
; 46.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.505      ;
; 46.719 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.470      ;
; 47.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.166      ;
; 47.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.076      ;
; 47.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.967      ;
; 47.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.934      ;
; 47.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.712      ;
; 47.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.628      ;
; 47.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.561      ;
; 47.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.490      ;
; 47.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.480      ;
; 47.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.461      ;
; 47.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.458      ;
; 47.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.287      ;
; 47.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.236      ;
; 48.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.020      ;
; 48.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.710      ;
; 49.120 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 1.044      ;
; 93.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.205      ;
; 93.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.205      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.202      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.202      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.202      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.202      ;
; 93.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.175      ;
; 93.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.172      ;
; 93.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.172      ;
; 93.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.992      ;
; 93.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.989      ;
; 93.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.989      ;
; 94.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.411      ;
; 94.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.408      ;
; 94.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.408      ;
; 94.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.145      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.136      ;
; 94.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.134      ;
; 94.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.118      ;
; 94.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.117      ;
; 94.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.117      ;
; 94.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.116      ;
; 94.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.115      ;
; 94.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.114      ;
; 94.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.105      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.104      ;
; 94.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.094      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.091      ;
; 94.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.086      ;
; 94.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.084      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.068      ;
; 94.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.064      ;
; 94.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.061      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.050      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.050      ;
; 94.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.048      ;
; 94.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.040      ;
; 94.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.037      ;
; 94.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.037      ;
; 94.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.996      ;
; 94.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.972      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.971      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.969      ;
; 94.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.979      ;
; 94.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.977      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.963      ;
; 94.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.973      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.961      ;
; 94.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.961      ;
; 94.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.968      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.966      ;
; 94.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.962      ;
; 94.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.960      ;
; 94.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.951      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.958      ;
; 94.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.949      ;
; 94.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.957      ;
; 94.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.957      ;
; 94.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.948      ;
; 94.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.956      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.955      ;
; 94.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.953      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.798      ;
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.855      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a48~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.856      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a40~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.865      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a20~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.864      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a24~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.869      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.869      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.869      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.865      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a64~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.870      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.873      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.868      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.873      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.871      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.877      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.879      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.874      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.876      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.875      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.879      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.879      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.884      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.886      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.895      ;
; 0.320 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.886      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a12~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.891      ;
; 0.321 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.887      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.893      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.894      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.895      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.900      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a12~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.896      ;
; 0.328 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.895      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.897      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.897      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.905      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.903      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.912      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a64~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.912      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.920      ;
; 0.350 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.917      ;
; 0.355 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.919      ;
; 0.356 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.923      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                    ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.101                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.101                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.101                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.101                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.000                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.000                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.591      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.458 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.489 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.723      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.738      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.749      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.749      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.756      ;
; 0.537 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.770      ;
; 0.556 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.795      ;
; 0.563 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.796      ;
; 0.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.798      ;
; 0.566 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.799      ;
; 0.567 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.800      ;
; 0.569 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.802      ;
; 0.571 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.804      ;
; 0.574 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.807      ;
; 0.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.809      ;
; 0.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.827      ;
; 0.647 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.900      ;
; 0.723 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.591      ;
; 0.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.618      ;
; 0.751 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.004      ;
; 0.754 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.621      ;
; 0.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.012      ;
; 0.812 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.065      ;
; 0.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.815 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.048      ;
; 0.815 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.048      ;
; 0.828 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.063      ;
; 0.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.833 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.066      ;
; 0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.072      ;
; 0.840 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.840 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.840 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.084      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.086      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.086      ;
; 0.854 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.087      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.088      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.088      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.089      ;
; 0.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.094      ;
; 0.863 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.096      ;
; 0.863 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.096      ;
; 0.892 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.125      ;
; 0.916 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.169      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.176      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.177      ;
; 0.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.178      ;
; 0.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.181      ;
; 0.948 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.181      ;
; 0.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.184      ;
; 0.954 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.187      ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.189      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.191      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.193      ;
; 0.961 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.194      ;
; 0.961 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.194      ;
; 0.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.195      ;
; 0.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.198      ;
; 0.966 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.199      ;
; 0.966 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.199      ;
; 0.973 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.206      ;
; 0.973 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.206      ;
; 0.975 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.208      ;
; 0.975 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.208      ;
; 1.032 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.265      ;
; 1.032 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.265      ;
; 1.050 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.283      ;
; 1.050 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.283      ;
; 1.055 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.288      ;
; 1.057 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.290      ;
; 1.061 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.294      ;
; 1.063 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.296      ;
; 1.067 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.300      ;
; 1.067 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.300      ;
; 1.069 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.302      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.303      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.303      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -4.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.342     ; 2.599      ;
; -4.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.342     ; 2.599      ;
; -4.380 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.343     ; 2.598      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.611      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.611      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.611      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.598      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.998     ; 2.592      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.993     ; 2.597      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.991     ; 2.599      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.981     ; 2.609      ;
; -4.029 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.981     ; 2.609      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.996     ; 2.593      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.028 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.992     ; 2.597      ;
; -4.020 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.611      ;
; -4.020 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.970     ; 2.611      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.771 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.974      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.974      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.974      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 3.973      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.974      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 3.973      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 3.970      ;
; 15.774 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.974      ;
; 15.775 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 3.970      ;
; 15.808 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 3.898      ;
; 15.808 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 3.898      ;
; 15.822 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 3.895      ;
; 15.827 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 3.898      ;
; 15.827 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 3.898      ;
; 15.829 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 3.894      ;
; 15.829 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 3.894      ;
; 15.831 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.978      ;
; 15.831 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.978      ;
; 15.835 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.980      ;
; 15.836 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.981      ;
; 15.836 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.981      ;
; 15.842 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.988      ;
; 15.842 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.988      ;
; 15.843 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.988      ;
; 15.843 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.984      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.984      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.987      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.987      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.975      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.984      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.988      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.987      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.987      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.975      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.973      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.987      ;
; 15.845 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.984      ;
; 15.846 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.984      ;
; 15.846 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.985      ;
; 15.850 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.978      ;
; 15.850 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.978      ;
; 15.852 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.974      ;
; 15.852 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.974      ;
; 15.861 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.963      ;
; 15.991 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.823      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.822      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.822      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.823      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.823      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.819      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.823      ;
; 15.994 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.823      ;
; 15.995 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.819      ;
; 15.997 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.779      ;
; 15.997 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.779      ;
; 16.011 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.776      ;
; 16.016 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.779      ;
; 16.016 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.779      ;
; 16.018 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.775      ;
; 16.018 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.775      ;
; 16.028 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.803      ;
; 16.030 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.785      ;
; 16.064 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.762      ;
; 16.064 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.762      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.145 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 4.010      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_h_register[4]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_register[4]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src2_use_imm                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.638      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.637      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[3]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.648      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[8]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.648      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_logic                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.637      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[11]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.648      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.638      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_br                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.638      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[2]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.648      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_wrctl_inst                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.636      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[2]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.635      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.635      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ipending_reg[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.635      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_bstatus_reg                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.636      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_estatus_reg                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.636      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_status_reg_pie                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.636      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.635      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|control_register[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|force_reload                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|control_register[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
; 16.277 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|counter_is_running                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.641      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.981      ;
; 48.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.694      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.512      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.510      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.508      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.506      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.505      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.504      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.505      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.503      ;
; 96.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.522      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.144      ;
; 0.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.144      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.498      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.525      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.523      ;
; 1.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.544      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.546      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.546      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.546      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.546      ;
; 1.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.712      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.788      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.788      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.788      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.788      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.815      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.817      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.792      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.827      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.064      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.064      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.064      ;
; 3.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.255      ;
; 3.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.241      ;
; 3.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.241      ;
; 3.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.241      ;
; 3.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.241      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.850 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.428      ;
; 1.850 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.428      ;
; 1.862 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 2.431      ;
; 1.862 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 2.431      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.202 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.203 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.428      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.428      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.428      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.422      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.432      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.429      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.433      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.216 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.434      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.217 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.428      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.442      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.442      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.443      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.440      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.440      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.440      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.442      ;
; 2.227 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.442      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.658 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.437      ;
; 3.658 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.467     ; 2.437      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.436      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.436      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.417      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.489     ; 2.424      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.489     ; 2.424      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.494     ; 2.419      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.488     ; 2.425      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.489     ; 2.424      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.488     ; 2.425      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.489     ; 2.424      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.489     ; 2.424      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.490     ; 2.423      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.434      ;
; 3.667 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.434      ;
; 3.668 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.418      ;
; 3.668 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.418      ;
; 3.668 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.418      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.496     ; 2.437      ;
; 4.033 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.855     ; 2.424      ;
; 4.033 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.855     ; 2.424      ;
; 4.033 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.855     ; 2.424      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 38.100 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; 51.41 MHz ; 51.41 MHz       ; CLOCK_50                                                                     ;      ;
; 64.9 MHz  ; 64.9 MHz        ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 71.16 MHz ; 71.16 MHz       ; altera_reserved_tck                                                          ;      ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -12.874 ; -132.908      ;
; CLOCK_50                                                                     ; 0.549   ; 0.000         ;
; altera_reserved_tck                                                          ; 42.974  ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.234 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.311 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.407 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.791 ; -164.545      ;
; CLOCK_50                                                                     ; 16.204 ; 0.000         ;
; altera_reserved_tck                                                          ; 48.456 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 0.790 ; 0.000         ;
; CLOCK_50                                                                     ; 1.649 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.214 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.484  ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.891 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.441 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -12.874 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.729     ;
; -12.874 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.729     ;
; -12.864 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.719     ;
; -12.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.703     ;
; -12.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.703     ;
; -12.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.693     ;
; -12.842 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.697     ;
; -12.842 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.697     ;
; -12.842 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.697     ;
; -12.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.696     ;
; -12.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.687     ;
; -12.819 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.660     ;
; -12.819 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.660     ;
; -12.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.666     ;
; -12.813 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.666     ;
; -12.810 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.665     ;
; -12.809 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.650     ;
; -12.809 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.664     ;
; -12.803 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.656     ;
; -12.781 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.634     ;
; -12.780 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.633     ;
; -12.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.620     ;
; -12.779 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.620     ;
; -12.778 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.633     ;
; -12.778 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.633     ;
; -12.769 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.610     ;
; -12.768 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.623     ;
; -12.765 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.606     ;
; -12.746 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.601     ;
; -12.745 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.600     ;
; -12.743 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.584     ;
; -12.738 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.591     ;
; -12.738 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.591     ;
; -12.736 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.591     ;
; -12.736 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.591     ;
; -12.729 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.570     ;
; -12.729 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.570     ;
; -12.728 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.581     ;
; -12.726 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.581     ;
; -12.723 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.576     ;
; -12.723 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.576     ;
; -12.722 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.563     ;
; -12.719 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.560     ;
; -12.715 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.568     ;
; -12.715 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.568     ;
; -12.713 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.566     ;
; -12.706 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.559     ;
; -12.705 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.558     ;
; -12.705 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.558     ;
; -12.704 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.559     ;
; -12.703 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.558     ;
; -12.700 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.541     ;
; -12.693 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.548     ;
; -12.693 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.548     ;
; -12.691 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.544     ;
; -12.690 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.543     ;
; -12.683 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.538     ;
; -12.682 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.523     ;
; -12.671 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 11.528     ;
; -12.671 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 11.528     ;
; -12.661 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 11.518     ;
; -12.661 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.516     ;
; -12.660 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.515     ;
; -12.660 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.501     ;
; -12.659 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.500     ;
; -12.659 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.500     ;
; -12.649 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.490     ;
; -12.649 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.502     ;
; -12.649 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.502     ;
; -12.639 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.492     ;
; -12.636 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.489     ;
; -12.636 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.489     ;
; -12.634 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.489     ;
; -12.634 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.489     ;
; -12.632 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.473     ;
; -12.630 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.471     ;
; -12.630 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.471     ;
; -12.626 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.479     ;
; -12.624 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.479     ;
; -12.622 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.463     ;
; -12.622 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.463     ;
; -12.621 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.474     ;
; -12.621 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.474     ;
; -12.620 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.461     ;
; -12.617 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.470     ;
; -12.616 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.469     ;
; -12.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.453     ;
; -12.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.465     ;
; -12.612 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.465     ;
; -12.611 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.464     ;
; -12.611 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 11.465     ;
; -12.611 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 11.465     ;
; -12.610 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 11.451     ;
; -12.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.457     ;
; -12.602 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.455     ;
; -12.601 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.706     ; 11.456     ;
; -12.601 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 11.455     ;
; -12.595 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 11.452     ;
; -12.595 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 11.452     ;
; -12.589 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.708     ; 11.442     ;
+---------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.549 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.708     ;
; 0.585 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.672     ;
; 0.838 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 19.419     ;
; 0.921 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 19.332     ;
; 1.057 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 19.196     ;
; 1.174 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 19.079     ;
; 1.557 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 18.700     ;
; 1.593 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 18.664     ;
; 1.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 18.411     ;
; 1.934 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 18.319     ;
; 2.043 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 18.214     ;
; 2.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 18.183     ;
; 2.187 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 18.066     ;
; 2.424 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 17.829     ;
; 2.870 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 17.071     ;
; 2.906 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 17.035     ;
; 3.051 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 17.206     ;
; 3.159 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.782     ;
; 3.219 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 16.720     ;
; 3.355 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 16.584     ;
; 3.437 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 16.816     ;
; 3.472 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 16.467     ;
; 3.690 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 16.566     ;
; 4.103 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 16.150     ;
; 4.240 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 15.710     ;
; 4.276 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 15.674     ;
; 4.364 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 15.577     ;
; 4.529 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 15.421     ;
; 4.698 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 15.558     ;
; 4.722 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.217     ;
; 4.841 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 15.097     ;
; 4.977 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.961     ;
; 5.094 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.844     ;
; 5.116 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 15.137     ;
; 5.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 14.818     ;
; 5.727 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.223     ;
; 5.731 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 14.521     ;
; 5.734 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.216     ;
; 5.763 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 14.187     ;
; 6.011 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.929     ;
; 6.016 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.934     ;
; 6.344 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.594     ;
; 6.401 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.538     ;
; 6.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 13.810     ;
; 6.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.478     ;
; 6.596 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.342     ;
; 6.713 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.225     ;
; 6.744 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 13.508     ;
; 7.221 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.729     ;
; 7.275 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 12.977     ;
; 7.292 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 12.954     ;
; 7.381 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.568     ;
; 7.705 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.236     ;
; 7.741 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.200     ;
; 7.759 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 12.181     ;
; 7.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.975     ;
; 7.994 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.947     ;
; 8.023 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.915     ;
; 8.029 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.909     ;
; 8.124 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.814     ;
; 8.260 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.678     ;
; 8.288 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 11.964     ;
; 8.300 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 11.946     ;
; 8.377 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.561     ;
; 8.789 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 11.457     ;
; 8.868 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 11.081     ;
; 8.924 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 11.328     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.106 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.820     ;
; 9.117 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 10.833     ;
; 9.129 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 10.820     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.135 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.791     ;
; 9.141 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_valid                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.785     ;
; 9.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.790     ;
; 9.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.790     ;
; 9.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.790     ;
; 9.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.790     ;
; 9.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_valid_from_R                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.774     ;
; 9.153 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 10.797     ;
; 9.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.786     ;
; 9.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.786     ;
; 9.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.786     ;
; 9.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.786     ;
; 9.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.786     ;
; 9.174 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.761     ;
; 9.174 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.761     ;
; 9.174 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.761     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.263      ;
; 43.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.186      ;
; 43.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.175      ;
; 43.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.988      ;
; 43.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.477      ;
; 44.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.169      ;
; 44.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.666      ;
; 44.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.448      ;
; 45.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 5.076      ;
; 45.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.044      ;
; 45.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 4.932      ;
; 45.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.883      ;
; 45.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.856      ;
; 45.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 4.798      ;
; 45.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.597      ;
; 45.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.425      ;
; 45.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 4.420      ;
; 46.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.063      ;
; 46.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.977      ;
; 46.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.804      ;
; 47.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.139      ;
; 47.143 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.094      ;
; 47.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.811      ;
; 47.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.770      ;
; 47.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.628      ;
; 47.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.601      ;
; 47.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.436      ;
; 47.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.330      ;
; 47.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.311      ;
; 47.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.242      ;
; 48.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.215      ;
; 48.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.209      ;
; 48.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.188      ;
; 48.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.038      ;
; 48.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.975      ;
; 48.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.815      ;
; 48.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.520      ;
; 49.282 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 0.932      ;
; 94.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.609      ;
; 94.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.606      ;
; 94.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.606      ;
; 94.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.532      ;
; 94.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.529      ;
; 94.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.529      ;
; 94.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.521      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.518      ;
; 94.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.518      ;
; 94.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.334      ;
; 94.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.331      ;
; 94.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.331      ;
; 95.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.823      ;
; 95.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.820      ;
; 95.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.820      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.639      ;
; 95.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.628      ;
; 95.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.632      ;
; 95.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.627      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.626      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.630      ;
; 95.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.625      ;
; 95.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.625      ;
; 95.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.623      ;
; 95.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.616      ;
; 95.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.614      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.607      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.600      ;
; 95.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.592      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.595      ;
; 95.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.593      ;
; 95.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.588      ;
; 95.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.585      ;
; 95.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.576      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.575      ;
; 95.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.574      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.530      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.515      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.517      ;
; 95.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.512      ;
; 95.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.512      ;
; 95.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.516      ;
; 95.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.504      ;
; 95.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.498      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.496      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.483      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.483      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.483      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.482      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.482      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.482      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.475      ;
; 95.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.480      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.474      ;
; 95.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.473      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.467      ;
; 95.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.466      ;
; 95.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.466      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.470      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.470      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.473      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.472      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.740      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a48~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.799      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.800      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a24~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.802      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a20~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.802      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a40~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.806      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a64~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.807      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.810      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.804      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.808      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.808      ;
; 0.295 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.805      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.810      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.810      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.807      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.303 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.810      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.812      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.811      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.819      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.817      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.814      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.822      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a12~porta_datain_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.822      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][82]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|jtag_break                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|jtag_break                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|break_on_reset                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|break_on_reset                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|resetlatch                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|resetlatch                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.824      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|refresh_request                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                         ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|init_done                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.101                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.101                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.101                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.101                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_next.000                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.000                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_state.000                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                  ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[25]                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[25]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|monitor_go                        ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|monitor_go                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.407 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.619      ;
; 0.451 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.663      ;
; 0.454 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.667      ;
; 0.472 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.683      ;
; 0.473 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.685      ;
; 0.474 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.686      ;
; 0.496 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.707      ;
; 0.500 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.711      ;
; 0.502 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.502 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.506 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.717      ;
; 0.508 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.719      ;
; 0.508 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.719      ;
; 0.511 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.722      ;
; 0.511 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.722      ;
; 0.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.725      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.728      ;
; 0.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.730      ;
; 0.531 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.742      ;
; 0.580 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.812      ;
; 0.653 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.537      ;
; 0.677 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.561      ;
; 0.678 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.910      ;
; 0.680 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.564      ;
; 0.684 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.916      ;
; 0.731 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.943      ;
; 0.732 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.944      ;
; 0.736 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.968      ;
; 0.747 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.958      ;
; 0.747 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.958      ;
; 0.748 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.959      ;
; 0.749 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.941      ;
; 0.749 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.941      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.755 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.966      ;
; 0.755 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.966      ;
; 0.757 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.968      ;
; 0.758 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.969      ;
; 0.758 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.969      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.971      ;
; 0.762 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.973      ;
; 0.763 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.764 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.975      ;
; 0.767 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.978      ;
; 0.771 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.982      ;
; 0.772 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.984      ;
; 0.773 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.984      ;
; 0.773 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.985      ;
; 0.775 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.967      ;
; 0.775 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.967      ;
; 0.775 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.967      ;
; 0.776 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.968      ;
; 0.807 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.018      ;
; 0.820 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.052      ;
; 0.836 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.047      ;
; 0.837 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.048      ;
; 0.843 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.054      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.055      ;
; 0.844 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.055      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.058      ;
; 0.847 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.058      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.060      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.060      ;
; 0.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.064      ;
; 0.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.064      ;
; 0.854 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.065      ;
; 0.854 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.065      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.066      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.067      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.067      ;
; 0.858 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.070      ;
; 0.858 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.069      ;
; 0.860 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.072      ;
; 0.860 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.071      ;
; 0.860 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.071      ;
; 0.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.073      ;
; 0.867 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.078      ;
; 0.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.080      ;
; 0.876 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.087      ;
; 0.933 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.144      ;
; 0.938 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.149      ;
; 0.939 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.151      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.152      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.151      ;
; 0.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.154      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.155      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.156      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.156      ;
; 0.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.156      ;
; 0.947 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.158      ;
; 0.949 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.160      ;
; 0.950 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.161      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -3.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.049     ; 2.303      ;
; -3.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.049     ; 2.303      ;
; -3.791 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.050     ; 2.302      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.315      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.296      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.296      ;
; -3.479 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.296      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.744     ; 2.295      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.297      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.738     ; 2.301      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.304      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.304      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.302      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 2.313      ;
; -3.477 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 2.313      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.315      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.315      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.735     ; 2.302      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.303      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.303      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.303      ;
; -3.476 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.303      ;
; -3.469 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.315      ;
; -3.469 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.715     ; 2.315      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.204 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 3.556      ;
; 16.205 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.557      ;
; 16.205 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.557      ;
; 16.205 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.557      ;
; 16.205 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.557      ;
; 16.206 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.553      ;
; 16.206 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.556      ;
; 16.206 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.556      ;
; 16.206 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.553      ;
; 16.272 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.174     ; 3.451      ;
; 16.272 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.174     ; 3.451      ;
; 16.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.562      ;
; 16.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.563      ;
; 16.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.562      ;
; 16.279 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.563      ;
; 16.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.563      ;
; 16.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.563      ;
; 16.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.563      ;
; 16.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.563      ;
; 16.280 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.562      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.562      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.562      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.563      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.562      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.562      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.560      ;
; 16.281 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.285 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 3.449      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 3.450      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 3.450      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.447      ;
; 16.293 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.447      ;
; 16.298 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.526      ;
; 16.298 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.526      ;
; 16.303 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.528      ;
; 16.303 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.530      ;
; 16.303 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.530      ;
; 16.311 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.524      ;
; 16.311 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.524      ;
; 16.312 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.521      ;
; 16.319 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.522      ;
; 16.319 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.525      ;
; 16.319 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.525      ;
; 16.319 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.522      ;
; 16.326 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.513      ;
; 16.436 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.388      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.385      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.388      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.388      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.388      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.388      ;
; 16.438 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.388      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.387      ;
; 16.439 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.384      ;
; 16.448 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.340      ;
; 16.448 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.340      ;
; 16.461 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.338      ;
; 16.469 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.336      ;
; 16.469 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.336      ;
; 16.469 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.339      ;
; 16.469 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.339      ;
; 16.470 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.371      ;
; 16.487 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.345      ;
; 16.516 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.325      ;
; 16.516 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.325      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.582 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 3.550      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[31]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[30]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[26]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[23]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[22]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[14]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_src2[15]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_writedata[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.232      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ien_AF                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.235      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
; 16.696 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator|av_readdata_pre[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.231      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.777      ;
; 48.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.527      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.105      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.101      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.100      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.106      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.107      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.105      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.102      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.101      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.098      ;
; 96.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.115      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.033      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.385      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.364      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.381      ;
; 1.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.396      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.400      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.400      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.400      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.400      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.561      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.621      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.621      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.621      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.621      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.621      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.621      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.621      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.621      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.621      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.644      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.624      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.658      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.651      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.873      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.873      ;
; 1.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.873      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.922      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.922      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.922      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.922      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.922      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.168      ;
; 1.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.168      ;
; 1.658 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.172      ;
; 1.658 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.172      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.175      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.168      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.173      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.976 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.174      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.169      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.168      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.168      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.168      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.170      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.172      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.172      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.172      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.172      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.172      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.173      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.171      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.176      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.176      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.176      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.181      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.178      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.178      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
; 1.986 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.180      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.178      ;
; 3.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.269     ; 2.178      ;
; 3.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.177      ;
; 3.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.177      ;
; 3.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.175      ;
; 3.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.175      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.299     ; 2.157      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.299     ; 2.157      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.166      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.299     ; 2.157      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.166      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.167      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.166      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.293     ; 2.163      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.167      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.166      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.166      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.223 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.291     ; 2.165      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.157      ;
; 3.224 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.159      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.243 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.298     ; 2.178      ;
; 3.550 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.617     ; 2.166      ;
; 3.550 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.617     ; 2.166      ;
; 3.551 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.618     ; 2.166      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 38.312 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.140 ; -83.663       ;
; CLOCK_50                                                                     ; 7.945  ; 0.000         ;
; altera_reserved_tck                                                          ; 45.775 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                     ; 0.108 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.186 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.244 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.364 ; -102.859      ;
; CLOCK_50                                                                     ; 17.508 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.270 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 0.495 ; 0.000         ;
; CLOCK_50                                                                     ; 1.083 ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.117 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.205  ; 0.000         ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.933 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.292 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -8.140 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.499      ;
; -8.135 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.494      ;
; -8.135 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.494      ;
; -8.086 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.445      ;
; -8.081 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.441      ;
; -8.081 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.440      ;
; -8.081 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.440      ;
; -8.077 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.427      ;
; -8.076 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.436      ;
; -8.076 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.436      ;
; -8.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.422      ;
; -8.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.422      ;
; -8.069 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.428      ;
; -8.064 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.423      ;
; -8.064 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.423      ;
; -8.062 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.412      ;
; -8.057 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.407      ;
; -8.057 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.407      ;
; -8.042 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.404      ;
; -8.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.399      ;
; -8.037 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.399      ;
; -8.033 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.383      ;
; -8.029 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.391      ;
; -8.028 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.390      ;
; -8.027 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.386      ;
; -8.026 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.386      ;
; -8.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.381      ;
; -8.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.381      ;
; -8.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.381      ;
; -8.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.381      ;
; -8.020 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.382      ;
; -8.018 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.368      ;
; -8.015 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.377      ;
; -8.015 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.377      ;
; -8.014 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.364      ;
; -8.014 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.364      ;
; -8.013 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.373      ;
; -8.009 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.359      ;
; -8.009 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.359      ;
; -8.008 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.368      ;
; -8.008 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.368      ;
; -8.007 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.366      ;
; -8.007 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.369      ;
; -8.006 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.368      ;
; -8.004 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.354      ;
; -8.002 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.361      ;
; -8.002 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.361      ;
; -7.999 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.349      ;
; -7.999 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.349      ;
; -7.999 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.349      ;
; -7.995 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.354      ;
; -7.994 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.353      ;
; -7.985 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.345      ;
; -7.980 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.340      ;
; -7.980 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.340      ;
; -7.972 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.334      ;
; -7.972 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.332      ;
; -7.971 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.331      ;
; -7.970 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.320      ;
; -7.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.329      ;
; -7.967 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.329      ;
; -7.965 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.325      ;
; -7.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.319      ;
; -7.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.320      ;
; -7.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.320      ;
; -7.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.310      ;
; -7.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.321      ;
; -7.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.320      ;
; -7.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.318      ;
; -7.955 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.314      ;
; -7.955 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.314      ;
; -7.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.313      ;
; -7.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.313      ;
; -7.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.301      ;
; -7.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.295      ;
; -7.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.305      ;
; -7.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 7.304      ;
; -7.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.301      ;
; -7.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.291      ;
; -7.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.300      ;
; -7.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.290      ;
; -7.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.290      ;
; -7.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.299      ;
; -7.936 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.296      ;
; -7.936 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.296      ;
; -7.936 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.296      ;
; -7.936 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.296      ;
; -7.935 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX10[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.295      ;
; -7.934 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.284      ;
; -7.931 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.291      ;
; -7.931 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.291      ;
; -7.929 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.279      ;
; -7.929 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.279      ;
; -7.927 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.286      ;
; -7.925 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY8[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.275      ;
; -7.924 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.283      ;
; -7.924 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX8[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 7.274      ;
; -7.923 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY10[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 7.282      ;
; -7.923 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.283      ;
; -7.923 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX6[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.193     ; 7.283      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.945  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 12.197     ;
; 7.976  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 12.166     ;
; 8.079  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 12.060     ;
; 8.143  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 11.999     ;
; 8.172  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.967     ;
; 8.233  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.906     ;
; 8.600  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 11.542     ;
; 8.631  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 11.511     ;
; 8.729  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.410     ;
; 8.798  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 11.344     ;
; 8.822  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.317     ;
; 8.881  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 11.261     ;
; 8.883  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.256     ;
; 9.020  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 11.119     ;
; 9.372  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 10.579     ;
; 9.403  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 10.548     ;
; 9.529  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.421     ;
; 9.536  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 10.606     ;
; 9.570  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 10.381     ;
; 9.622  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.328     ;
; 9.670  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 10.469     ;
; 9.683  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.267     ;
; 9.907  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 10.235     ;
; 10.069 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 10.069     ;
; 10.223 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.735      ;
; 10.254 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.704      ;
; 10.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 9.643      ;
; 10.421 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.537      ;
; 10.470 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 9.480      ;
; 10.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.387      ;
; 10.562 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 9.580      ;
; 10.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.294      ;
; 10.716 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 9.233      ;
; 10.719 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 9.419      ;
; 10.974 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 9.168      ;
; 11.096 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 9.042      ;
; 11.153 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 8.805      ;
; 11.159 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 8.799      ;
; 11.184 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 8.774      ;
; 11.334 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.617      ;
; 11.351 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 8.607      ;
; 11.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.446      ;
; 11.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.430      ;
; 11.547 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.402      ;
; 11.629 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 8.513      ;
; 11.640 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.309      ;
; 11.701 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.248      ;
; 11.746 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 8.392      ;
; 12.061 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 8.076      ;
; 12.089 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.869      ;
; 12.155 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 7.978      ;
; 12.185 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.773      ;
; 12.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 7.580      ;
; 12.401 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.550      ;
; 12.401 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 7.549      ;
; 12.488 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.461      ;
; 12.546 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.403      ;
; 12.552 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 7.396      ;
; 12.568 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 7.382      ;
; 12.572 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.377      ;
; 12.665 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.284      ;
; 12.711 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 7.426      ;
; 12.726 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.223      ;
; 12.810 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 7.323      ;
; 13.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 7.079      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.069 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.871      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.079 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.860      ;
; 13.102 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.846      ;
; 13.102 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.846      ;
; 13.102 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.846      ;
; 13.102 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.846      ;
; 13.103 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 7.034      ;
; 13.110 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.841      ;
; 13.110 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.841      ;
; 13.110 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.841      ;
; 13.110 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.841      ;
; 13.110 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[20]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[41] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.841      ;
; 13.112 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.835      ;
; 13.112 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.835      ;
; 13.112 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[39] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.835      ;
; 13.112 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.835      ;
; 13.115 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 6.843      ;
; 13.120 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.830      ;
; 13.120 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.830      ;
; 13.120 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.830      ;
; 13.120 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_alu_result[19]                                                                                      ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.830      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.652      ;
; 45.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.652      ;
; 45.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.596      ;
; 45.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.531      ;
; 46.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.221      ;
; 46.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.984      ;
; 46.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.687      ;
; 46.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.530      ;
; 47.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.270      ;
; 47.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.245      ;
; 47.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.172      ;
; 47.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.158      ;
; 47.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 3.045      ;
; 47.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.032      ;
; 47.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.936      ;
; 47.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.865      ;
; 47.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 2.801      ;
; 47.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.630      ;
; 47.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.561      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.470      ;
; 48.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.038      ;
; 48.420 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.007      ;
; 48.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.799      ;
; 48.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.767      ;
; 48.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.679      ;
; 48.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.682      ;
; 48.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.526      ;
; 48.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.507      ;
; 48.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.513      ;
; 49.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.417      ;
; 49.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.395      ;
; 49.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.383      ;
; 49.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.362      ;
; 49.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.344      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.283      ;
; 49.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.188      ;
; 49.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.976      ;
; 49.840 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 0.570      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.600      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.600      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.598      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.598      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.598      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.598      ;
; 96.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.544      ;
; 96.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.542      ;
; 96.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.479      ;
; 96.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.477      ;
; 96.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.477      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.169      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.167      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.167      ;
; 96.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.032      ;
; 96.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.028      ;
; 96.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.028      ;
; 96.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.012      ;
; 96.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.011      ;
; 96.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.008      ;
; 96.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.007      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.006      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.006      ;
; 96.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.004      ;
; 96.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.001      ;
; 96.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.001      ;
; 96.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.000      ;
; 96.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.996      ;
; 96.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.998      ;
; 96.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.982      ;
; 96.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.977      ;
; 96.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.975      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.971      ;
; 96.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.970      ;
; 96.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.969      ;
; 97.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.932      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.930      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.930      ;
; 97.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.926      ;
; 97.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.925      ;
; 97.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.925      ;
; 97.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.925      ;
; 97.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.924      ;
; 97.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.924      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.923      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.923      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.923      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.914      ;
; 97.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.922      ;
; 97.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.911      ;
; 97.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.911      ;
; 97.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.910      ;
; 97.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.908      ;
; 97.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.908      ;
; 97.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.907      ;
; 97.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.906      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.903      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.912      ;
; 97.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.902      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.900      ;
; 97.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.900      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.431      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.460      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.466      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.464      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.465      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.480      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.484      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.488      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.494      ;
; 0.171 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.496      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ram_block1a64~porta_address_reg0                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                   ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.499      ;
; 0.185 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                      ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|ack_refresh_request                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                  ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                        ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                   ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_210|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_210|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.244 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.372      ;
; 0.251 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.380      ;
; 0.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd           ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.263 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.263 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.271 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.399      ;
; 0.274 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.402      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.306 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.434      ;
; 0.306 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.434      ;
; 0.306 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.434      ;
; 0.310 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.319 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.447      ;
; 0.340 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.478      ;
; 0.382 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.313      ;
; 0.394 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.532      ;
; 0.397 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.328      ;
; 0.397 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.401 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.332      ;
; 0.427 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.557      ;
; 0.431 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.552      ;
; 0.431 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.552      ;
; 0.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.566      ;
; 0.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.566      ;
; 0.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.576      ;
; 0.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.449 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.577      ;
; 0.451 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.455 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.583      ;
; 0.455 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.583      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.590      ;
; 0.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.592      ;
; 0.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.594      ;
; 0.467 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.595      ;
; 0.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.597      ;
; 0.475 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.603      ;
; 0.494 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.632      ;
; 0.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.643      ;
; 0.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.644      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.646      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.646      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.650      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.656      ;
; 0.530 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.658      ;
; 0.532 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.660      ;
; 0.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.661      ;
; 0.535 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.663      ;
; 0.548 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.677      ;
; 0.548 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.677      ;
; 0.573 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.702      ;
; 0.574 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.703      ;
; 0.575 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.703      ;
; 0.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.704      ;
; 0.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.705      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.706      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.706      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.705      ;
; 0.580 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.708      ;
; 0.581 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.709      ;
; 0.581 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.708      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.395     ; 1.522      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.395     ; 1.522      ;
; -2.364 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.396     ; 1.521      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.184 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.532      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.514      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.515      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.515      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.521      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.515      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.206     ; 1.522      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.516      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.206     ; 1.522      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.208     ; 1.520      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.206     ; 1.522      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.206     ; 1.522      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.531      ;
; -2.175 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.531      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.532      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.532      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.522      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.522      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.520      ;
; -2.169 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.190     ; 1.532      ;
; -2.169 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.190     ; 1.532      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.508 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.342      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.342      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.342      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.342      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.341      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.338      ;
; 17.510 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.342      ;
; 17.511 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.339      ;
; 17.511 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.341      ;
; 17.523 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 2.305      ;
; 17.523 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 2.305      ;
; 17.534 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 2.302      ;
; 17.535 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.349      ;
; 17.535 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.349      ;
; 17.539 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.305      ;
; 17.539 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.305      ;
; 17.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.350      ;
; 17.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.352      ;
; 17.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.352      ;
; 17.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.301      ;
; 17.540 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.301      ;
; 17.546 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.346      ;
; 17.546 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.346      ;
; 17.547 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.344      ;
; 17.548 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.350      ;
; 17.548 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.351      ;
; 17.548 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.350      ;
; 17.548 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.351      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.346      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.350      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.350      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.346      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.350      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.350      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.346      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.348      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.550 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.346      ;
; 17.551 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.349      ;
; 17.551 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.347      ;
; 17.551 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.551 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.349      ;
; 17.551 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.350      ;
; 17.552 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.345      ;
; 17.552 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.345      ;
; 17.553 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.341      ;
; 17.623 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.265      ;
; 17.624 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.240      ;
; 17.624 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.240      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.264      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.265      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.265      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.261      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.265      ;
; 17.625 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.265      ;
; 17.626 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.262      ;
; 17.626 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.264      ;
; 17.635 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.237      ;
; 17.640 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.240      ;
; 17.640 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.240      ;
; 17.641 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.236      ;
; 17.641 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.236      ;
; 17.646 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.252      ;
; 17.646 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.245      ;
; 17.665 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.231      ;
; 17.665 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.231      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.716 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 2.363      ;
; 17.784 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.166      ;
; 17.784 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.159      ;
; 17.784 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.159      ;
; 17.784 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.159      ;
; 17.784 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_pc[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.159      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[15]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[24]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.166      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[13]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[12]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[21]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[19]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[18]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[16]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.160      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[17]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.160      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[23]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.165      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.166      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.166      ;
; 17.785 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.166      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.153      ;
; 49.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.988      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.095      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.092      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_189|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.096      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.090      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.093      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.095      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.088      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.090      ;
; 97.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.101      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.613      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.613      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.613      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.613      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.613      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.626      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.626      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.859      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.852      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.857      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.857      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.857      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.857      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.929      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.983      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.983      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.983      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.983      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.994      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.994      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.994      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.994      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.994      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.997      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.982      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.008      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.012      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.129      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.129      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.129      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.895      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.895      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_192|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.895      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.895      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bno:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_f713:mgl_prim1|lpm_shiftreg:config_shiftreg_195|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.895      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.083 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.396      ;
; 1.083 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.396      ;
; 1.089 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.397      ;
; 1.089 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.397      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.402      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.401      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.398      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.398      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.398      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.398      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.398      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.280 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.397      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.395      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.390      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.399      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.396      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.281 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.401      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.396      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.403      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.403      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.404      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.400      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.400      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.400      ;
; 1.286 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.403      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                          ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.117 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.886     ; 1.404      ;
; 2.117 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.886     ; 1.404      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.404      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.404      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.393      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.394      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.394      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.904     ; 1.392      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.403      ;
; 2.123 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.403      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.911     ; 1.386      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.910     ; 1.387      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.910     ; 1.387      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.910     ; 1.387      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.394      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.388      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.394      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.392      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.394      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.903     ; 1.394      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.133 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.404      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.100     ; 1.394      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.100     ; 1.394      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.101     ; 1.393      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 38.942 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                         ;
+-------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                         ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                              ; -14.505  ; 0.108 ; -4.380   ; 0.495   ; 9.205               ;
;  CLOCK_50                                                                     ; -1.833   ; 0.108 ; 15.771   ; 1.083   ; 9.205               ;
;  altera_reserved_tck                                                          ; 42.105   ; 0.186 ; 48.201   ; 0.495   ; 49.292              ;
;  u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -14.505  ; 0.244 ; -4.380   ; 2.117   ; 14.891              ;
; Design-wide TNS                                                               ; -154.58  ; 0.0   ; -190.58  ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                     ; -4.302   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                          ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -150.278 ; 0.000 ; -190.580 ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 8898         ; 0          ; 90       ; 3        ;
; CLOCK_50                                                                     ; altera_reserved_tck                                                          ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; CLOCK_50                                                                     ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; > 2147483647 ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5477069      ; 0          ; 0        ; 0        ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14880780     ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 8898         ; 0          ; 90       ; 3        ;
; CLOCK_50                                                                     ; altera_reserved_tck                                                          ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; CLOCK_50                                                                     ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; > 2147483647 ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                     ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5477069      ; 0          ; 0        ; 0        ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14880780     ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                               ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                          ; 540        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                     ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                     ; 1227       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47         ; 0        ; 0        ; 0        ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                          ; 540        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                     ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                     ; 1227       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47         ; 0        ; 0        ; 0        ;
+---------------------+------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 142   ; 142  ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 82    ; 82   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                ; Clock                                                                        ; Type      ; Status        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                              ; CLOCK_50                                                                     ; Base      ; Constrained   ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 ;                                                                              ; Base      ; Unconstrained ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 ;                                                                              ; Base      ; Unconstrained ;
; altera_reserved_tck                                                                                                                   ; altera_reserved_tck                                                          ; Base      ; Constrained   ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                            ; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                   ; Generated ; Constrained   ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                          ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                          ; u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Mar  2 15:15:20 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -3.46 -duty_cycle 50.00 -name {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y1_initial[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y2_final[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.505            -150.278 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.833              -4.302 CLOCK_50 
    Info (332119):    42.105               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.234               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.458               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.380            -190.580 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.771               0.000 CLOCK_50 
    Info (332119):    48.201               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     1.850               0.000 CLOCK_50 
    Info (332119):     3.658               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.896               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.488               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 38.100 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y1_initial[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y2_final[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.874            -132.908 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.549               0.000 CLOCK_50 
    Info (332119):    42.974               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.234               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.407               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.791            -164.545 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.204               0.000 CLOCK_50 
    Info (332119):    48.456               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     1.649               0.000 CLOCK_50 
    Info (332119):     3.214               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.891               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.441               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 38.312 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y1_initial[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|y2_final[5] is being clocked by Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:comb_1183|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.140             -83.663 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.945               0.000 CLOCK_50 
    Info (332119):    45.775               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.244               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.364            -102.859 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.508               0.000 CLOCK_50 
    Info (332119):    49.270               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 altera_reserved_tck 
    Info (332119):     1.083               0.000 CLOCK_50 
    Info (332119):     2.117               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.205               0.000 CLOCK_50 
    Info (332119):    14.933               0.000 u0|mtl_ip|comb_1183|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.292               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 38.942 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 945 megabytes
    Info: Processing ended: Thu Mar  2 15:15:25 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


