/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6855-clk.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/power/mt6855-power.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/memory/mt6855-larb-port.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/gce/mt6855-gce.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6855-pinfunc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
/ {
	model = "MT6855";
	compatible = "mediatek,MT6855";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clkchk {
		compatible = "mediatek,mt6855-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6855-pdchk";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		ovl0  = &disp_ovl0;
		ovl4  = &disp_ovl1_2l;
		rdma0 = &disp_rdma0;
		wdma0 = &disp_wdma0;
		dsi0  = &dsi0;
		rsz0 = &disp_rsz0;
		tdshp0 = &disp_tdshp0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		postmask0 = &disp_postmask0;
		dsc0 = &disp_dsc_wrap0;
		mtksmmu0 = &disp_iommu;
	};

	/* ATF logger */
	atf_logger: atf_logger {
		compatible = "mediatek,tfa_debug";
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6855-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6855-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10270000 0 0x1000>,
			<0 0x11035000 0 0x1000>,
			<0 0x1c017000 0 0x1000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infra_ao_bcrm",
			"infracfg_ao_mem",
			"peri_ao_bcrm",
			"vlp_ao_bcrm",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>;

		gcc_enable = <1>;
		fbt_cpu_mask = <255 192 63 63>;
		sbe_resceue_enable = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6855-infracfg_ao", "syscon", "simple-mfd";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000C000 {
		compatible = "mediatek,mt6855-apmixedsys", "syscon";
		reg = <0 0x1000C000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap0_clk: syscon@11281000 {
		compatible = "mediatek,mt6855-imp_iic_wrap0", "syscon";
		reg = <0 0x11281000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap1_clk: syscon@11ED5000 {
		compatible = "mediatek,mt6855-imp_iic_wrap1", "syscon";
		reg = <0 0x11ED5000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap2_clk: syscon@11DB5000 {
		compatible = "mediatek,mt6855-imp_iic_wrap2", "syscon";
		reg = <0 0x11DB5000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap3_clk: syscon@11B21000 {
		compatible = "mediatek,mt6855-imp_iic_wrap3", "syscon";
		reg = <0 0x11B21000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6855-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6855-afe", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfg_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6855-mfg_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6855-dispsys", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys1_clk: syscon@15020000 {
		compatible = "mediatek,mt6855-imgsys1", "syscon";
		reg = <0 0x15020000 0 0x1000>;
		#clock-cells = <1>;
	};

	msf@15810000 {
		compatible = "mediatek,msf";
		reg = <0 0x15810000 0 0x1000>;
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>;
		mboxes = <&gce_m 4 0 CMDQ_THR_PRIO_1>;
		msf_frame_done =
		/bits/ 16 <CMDQ_EVENT_IMG2_MFB_DONE_LINK_MISC>;
		msf_token =
		/bits/ 16 <CMDQ_SYNC_TOKEN_MSF>;
		mediatek,larb = <&smi_larb9>, <&smi_larb11>;
		power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>,
				<&scpsys MT6855_POWER_DOMAIN_ISP_MAIN>;
		clocks =
			<&imgsys2_clk CLK_IMGSYS2_LARB9>,
			<&imgsys2_clk CLK_IMGSYS2_MSS>,
			<&imgsys2_clk CLK_IMGSYS2_MFB>,
			<&imgsys2_clk CLK_IMGSYS2_GALS>,
			<&imgsys1_clk CLK_IMGSYS1_GALS>;
		clock-names =
			"MFB_CG_IMG_0",
			"MFB_CG_IMG_1",
			"MFB_CG_IMG_2",
			"MFB_CG_IMG_3",
			"MFB_CG_IMG_4";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT18)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT19)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT20)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT21)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT22)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT23)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT24)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT25)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"mfb_qos_rdma0",
			"mfb_qos_rdma1",
			"mfb_qos_rdma2",
			"mfb_qos_rdma3",
			"mfb_qos_rdma4",
			"mfb_qos_rdma5",
			"mfb_qos_wdma0",
			"mfb_qos_wdma1";
		operating-points-v2 = <&opp_table_img>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
	};

	wpe_a@15811000 {
			compatible = "mediatek,wpe_a";
			reg = <0 0x15811000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			mediatek,larb = <&smi_larb11>, <&smi_larb9>;
			interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_MAIN>,
				<&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>;
			clocks =
				<&imgsys2_clk CLK_IMGSYS2_LARB9>,
				<&imgsys2_clk CLK_IMGSYS2_WPE>,
				<&imgsys2_clk CLK_IMGSYS2_LARB9>;
			clock-names =
				"WPE_CLK_IMG_LARB9",
				"WPE_CLK_IMG_WPE_A",
				"WPE_CLK_IMG";
			iommus =
				<&disp_iommu M4U_LARB11_PORT15>,
				<&disp_iommu M4U_LARB11_PORT16>,
				<&disp_iommu M4U_LARB11_PORT17>;
	};

	mss@15812000 {
		compatible = "mediatek,mss";
		reg = <0 0x15812000 0 0x1000>;
		interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>;
		mboxes = <&gce_m 3 0 CMDQ_THR_PRIO_1>;
		mss_frame_done =
		/bits/ 16 <CMDQ_EVENT_IMG2_MSS_DONE_LINK_MISC>;
		mss_token =
		/bits/ 16 <CMDQ_SYNC_TOKEN_MSS>;
	};

	imgsys_mfb@15820000 {
		compatible = "mediatek,imgsys_mfb";
		reg = <0 0x15820000 0 0x1000>;
	};

	imgsys2_clk: syscon@15820000 {
		compatible = "mediatek,mt6855-imgsys2", "syscon";
		reg = <0 0x15820000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6855-vdec_gcon_base", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6855-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	touch: touch {
		compatible = "mediatek,touch";
	};

	scpsys: power-controller@1C001000 {
		compatible = "mediatek,mt6855-scpsys", "syscon";
		reg = <0 0x1C001000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks = <&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			<&topckgen_clk CLK_TOP_MDP0_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			<&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_LARB14>,
			<&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
			<&camsys_main_clk CLK_CAM_M_CCU_GALS>,
			<&dispsys_config_clk CLK_MM_SMI_COMMON>,
			<&mdpsys_config_clk CLK_MDP_SMI0>,
			<&imgsys2_clk CLK_IMGSYS2_LARB9>,
			<&imgsys2_clk CLK_IMGSYS2_LARB10>,
			<&imgsys2_clk CLK_IMGSYS2_GALS>,
			<&imgsys1_clk CLK_IMGSYS1_LARB9>,
			<&imgsys1_clk CLK_IMGSYS1_LARB10>,
			<&imgsys1_clk CLK_IMGSYS1_GALS>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&ipesys_clk CLK_IPE_SMI_SUBCOM>;
		clock-names = "audio", "cam", "disp", "mdp",
			"mm_infra", "mmup",
			"dip1", "isp", "ipe",
			"vde", "ven",
			"cam-0", "cam-1", "cam_lp-0", "cam_lp-1",
			"disp-0", "mdp_lp-0",
			"isp-0", "isp-1", "isp-2",
			"dip1-0", "dip1-1", "dip1-2",
			"vde-0", "cam_suba-0", "cam_subb-0",
			"ipe-0";
		infracfg = <&infracfg_ao_clk>;
		vlpcfg = <&vlpcfg_bus_clk>;
	};

	vlpcfg_bus_clk: syscon@1C00C000 {
		compatible = "mediatek,mt6855-vlpcfg_bus", "syscon";
		reg = <0 0x1C00C000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1C013000 {
		compatible = "mediatek,mt6855-vlp_cksys", "syscon";
		reg = <0 0x1C013000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6855-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6855-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6855-camsys_rawb", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	pda: pda@1a0b0000 {
		compatible = "mediatek,camera-pda";
		reg = <0 0x1a0b0000 0 0x1000>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks =
			<&camsys_main_clk CLK_CAM_M_PDA>,
			<&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
			<&camsys_main_clk CLK_CAM_M_CAM>;
		clock-names =
			"camsys_mraw_pda0",
			"mraw_larbx",
			"cam_main_cam2mm0_gals_cg_con",
			"cam_main_cam_cg_con";
		power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
		mediatek,larbs = <&smi_larb13>;
		iommus = <&disp_iommu M4U_LARB13_PORT12>,
			<&disp_iommu M4U_LARB13_PORT13>,
			<&disp_iommu M4U_LARB13_PORT14>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT14)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_pdai_a0",
			"l13_pdai_a1",
			"l13_pdao_a";
	};

	ipesys_clk: syscon@1b000000 {
		compatible = "mediatek,mt6855-ipesys", "syscon";
		reg = <0 0x1b000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediatek,mt6855-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6855-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediatek,mt6855-mdpsys1_config", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	i2c0: i2c@11ed0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed0000 0 0x1000>,
			<0 0x11300080 0 0x80>;
		interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C0>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11ed1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed1000 0 0x1000>,
			<0 0x11300100 0 0x80>;
		interrupts = <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C1>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11ed2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed2000 0 0x1000>,
			<0 0x11300180 0 0x100>;
		interrupts = <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C2>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11db0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db0000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		interrupts = <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C3>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11ed3000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed3000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C4>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11b20000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11b20000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap3_clk CLK_IMP_AP_CLOCK_I2C5>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11db1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db1000 0 0x1000>,
			<0 0x11300480 0 0x80>;
		interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C6>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11db2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db2000 0 0x1000>,
			<0 0x11300500 0 0x100>;
		interrupts = <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C7>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11db3000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db3000 0 0x1000>,
			<0 0x11300600 0 0x100>;
		interrupts = <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C8>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11ed4000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed4000 0 0x1000>,
			<0 0x11300700 0 0x100>;
		interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap1_clk CLK_IMP_AP_CLOCK_I2C9>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11db4000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db4000 0 0x1000>,
			<0 0x11300800 0 0x80>;
		interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap2_clk CLK_IMP_AP_CLOCK_I2C10>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11280000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300880 0 0x80>;
		interrupts = <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap0_clk CLK_IMP_AP_CLOCK_I2C11>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	mrdump_ext_rst: mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
	};

	/* chosen */
	chosen: chosen {
		mkp,policy = <0x0001fff5>;
		bootargs = "console=tty0  root=/dev/ram \
			    loglevel=8 \
			    8250.nr_uarts=4 \
			    androidboot.hardware=mt6855 \
			    initcall_debug=1 transparent_hugepage=never \
			    vmalloc=400M swiotlb=noforce cma=64M allow_file_spec_access \
			    firmware_class.path=/vendor/firmware pelt=8 \
			    loop.max_part=7";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <407>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			clock-frequency = <2200000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0700>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			clock-frequency = <2200000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
		};
		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1600>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010002>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1400>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010101>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <2100>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010102>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <1900>;
			};
			mcusysoff: mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010701>;
				local-timer-stop;
				entry-latency-us = <450>;
				exit-latency-us = <600>;
				min-residency-us = <4000>;
			};
			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f01>;
				local-timer-stop;
				entry-latency-us = <700>;
				exit-latency-us = <850>;
				min-residency-us = <4000>;
			};
			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f02>;
				local-timer-stop;
				entry-latency-us = <800>;
				exit-latency-us = <950>;
				min-residency-us = <4000>;
			};
			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f03>;
				local-timer-stop;
				entry-latency-us = <1300>;
				exit-latency-us = <2800>;
				min-residency-us = <4000>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu_boundary_num = <6>;
		pmu_dsu_support = <0>;
		pmu_dsu_type = <9>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw_version = <1>;
		timeout_ms = <200>;
		timeout_type = <0>;
		monitors {
			monitor1 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <61>;
				idle_masks = <0x08 0x1c000400>,
							 <0x10 0x0000003f>,
							 <0x14 0xfe100000>,
							 <0x18 0x00000003>,
							 <0x1c 0x03ffff00>;
				bus_freq_mhz = <78>;
			};
			monitor2 {
				monitor_name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num_ports = <20>;
				bus_freq_mhz = <78>;
			};
			monitor3 {
				monitor_name = "debug_ctrl_ao_EMI_AO";
				base = <0x10042000>;
				num_ports = <71>;
				idle_masks = <0x08 0xf8000000>,
					     <0x0c 0x001fffff>;
				bus_freq_mhz = <688>;
			};
			monitor4 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num_ports = <24>;
				bus_freq_mhz = <156>;
			};
			monitor5 {
				monitor_name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num_ports = <12>;
				bus_freq_mhz = <156>;
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi_qos = <1>;
				scmi_pmic = <2>;
				scmi_met = <3>;
				scmi_gpupm = <6>;
				scmi_plt = <7>;
				scmi_smi = <8>;
				scmi_cm = <9>;
				scmi_slbc = <10>;
				scmi_ssc = <11>;
				scmi_apmcupm = <12>;
				scmi_mminfra = <13>;
			};
		};
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		reserve-memory-vcp_share {
			compatible = "mediatek,reserve-memory-vcp_share";
			no-map;
			size = <0 0x00201000>; /* 2MB */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};

		ssheap_cma_mem: ssheap-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x200000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x4000000>;
		svp-page-based-size = <0 0x19000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x4000000>;
		wfd-page-based-size = <0 0x4000000>;
		prot-region-based-size = <0 0x10000000>;
		prot-page-based-size = <0 0>;
		sapu-data-shm-size = <0 0x2000000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ssheap {
		compatible = "mediatek,trusted_mem_ssheap";
		memory-region = <&ssheap_cma_mem>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	tboard_thermistor1: thermal-ntc1 {
		compatible = "mediatek,mt6855-board-ntc";
		status = "okay";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050d4 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2 {
		compatible = "mediatek,mt6855-board-ntc";
		status = "okay";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050d8 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3 {
		compatible = "mediatek,mt6855-board-ntc";
		status = "okay";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050dc 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	mt6363_temp: mt6363_temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6369_temp: mt6369_temp {
		compatible = "mediatek,mt6369-pmic-temp";
		io-channels =
			<&mt6369_adc AUXADC_CHIP_TEMP>,
			<&mt6369_adc AUXADC_VCORE_TEMP>,
			<&mt6369_adc AUXADC_VPROC_TEMP>,
			<&mt6369_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6369_ts1",
			"pmic6369_ts2",
			"pmic6369_ts3",
			"pmic6369_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6369_thermal_efuse>;
		nvmem-cell-names = "mt6369_e_data";
	};


	md_cooler: md-cooler {
		compatible = "mediatek,mt6297-md-cooler";

		pa1: pa1 {
			mutt_pa1: mutt-pa1 {
				#cooling-cells = <2>;
			};
			tx_pwr_pa1: tx-pwr-pa1 {
				#cooling-cells = <2>;
			};
		};
		pa2: pa2 {
			mutt_pa2: mutt-pa2 {
				#cooling-cells = <2>;
			};
			tx_pwr_pa2: tx-pwr-pa2 {
				#cooling-cells = <2>;
			};
			scg_off_pa2: scg-off-pa2 {
				#cooling-cells = <2>;
			};
		};
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>,
		      <0 0x190e1000 0 0x1000>;
		reg-names = "therm_sram",
			    "apu_mbox";
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: soc_max_crit@0 {
					temperature = <113500>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
		};
		cpu_big2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
		};
		cpu_big3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
		};
		cpu_big4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
		};
		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
		};
		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
		};
		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
		};
		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
		};
		cpu_little5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
		};
		cpu_little6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
		};
		cpu_little7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
		};
		cpu_little8 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
		};
		soc1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
		};
		soc2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
		};
		soc3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
		};
		soc4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
		};
		md1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 19>;
		};
		md2{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 20>;
		};
		md3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 21>;
		};
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;
		};
		pmic6363_vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;
		};
		pmic6363_vs1_vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;
		};
		pmic6363_bk3_bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;
		};
		pmic6363_vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;
		};
		pmic6369_vpa {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 0>;
		};
		pmic6369_vbk1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 1>;
		};
		pmic6369_vcn33_1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 2>;
		};
		pmic6369_vefuse {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 3>;
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;
		};
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <3300>;
		lv1_thd_volt = <3150>;
		lv2_thd_volt = <3000>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6855-mdpm";
	};

	cpu_power_throttling: cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <900000 900000 1300000>;
		oc_cpu_limit = <900000 900000 1300000>;
	};

	md_power_throttling: md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <6>;
		oc_md_reduce_tx = <6>;
	};

	bp_thl: bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		soc_limit = <15>;
		soc_limit_ext = <20>;
		soc_limit_ext_release = <25>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	qos:qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <1>;
		reg = <0 0x0011bb00 0 0x100>;
	};

	cm_mgr: cm_mgr@0c530000 {
		compatible = "mediatek,mt6855-cm_mgr";
		reg = <0 0x0c530000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>,
				<&dvfsrc_freq_opp7>;
		cm_mgr,cp_down  = <100 100 100 100 100 100 100>;
		cm_mgr,cp_up = <100 100 100 100 100 100 100>;
		cm_mgr,dt_down = <3 0 0 0 0 0 0>;
		cm_mgr,dt_up = <0 0 0 0 0 0 0>;
		cm_mgr,vp_down = <100 100 100 100 100 100 100>;
		cm_mgr,vp_up = <100 100 100 100 100 100 100>;

		use_bcpu_weight = "enable";
		cpu_power_bcpu_weight_max = <100>;
		cpu_power_bcpu_weight_min = <100>;

		/* use_cpu_to_dram_map = "enable"; */
		/* cm_mgr_cpu_opp_to_dram = <0 0 0 0 1 1 1 1 */
					/* 1 2 2 2 2 2 2 2>; */

		/* use_cpu_to_dram_map_new = "enable"; */
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c56fb00 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fba0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fc40 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fce0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fd80 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fe20 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fec0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56ff60 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	sspm: sspm@1c340000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x30000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm_res_ram_start = <0x0>;
		sspm_res_ram_size = <0x110000>; /* 1M + 64K */
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-type = <2>; /* 1: CPU_V9_TYPE, 2: CPU_V8_TYPE */
		cpu-map = <2>; /* 1: CPU_4_3_1_MAP, 2: CPU_6_2_MAP */
	};

	/* Trustonic Mobicore SW IRQ number 156 = 32 + 124 */
	mobicore: mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <GIC_SPI 124 IRQ_TYPE_EDGE_RISING 0>;
	};

	/* Microtrust SW IRQ number 126(158 - 32) ~ 127(159 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 126 IRQ_TYPE_EDGE_RISING 0>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys_mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
				<0 0x0011bd30 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1";
			#performance-domain-cells = <1>;
		};

		cache-parity {
			compatible = "mediatek,mt6873-cache-parity";
			ecc-irq-support = <1>;
			arm_dsu_ecc_hwirq = <32>;
			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		eas_info: eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			offs-cap = <0xfa0>;
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <&gic>;
			interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
			cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
				<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
		};

		lkg: lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		cpu_mcucfg: mcusys_ao_cfg@0c530000 {
			reg = <0 0x0c530000 0 0x10000>; /* 64KB */
		};

		bus_parity {
			compatible = "mediatek,bus-parity";
			reg = <0 0x0c538800 0 0x20>,	/* M0, MST_CCIM0 */
				<0 0x0c538820 0 0x20>,	/* M1, MST_CCIM1 */
				<0 0x0c538840 0 0x20>,	/* M2, MST_INTAXI */
				<0 0x0c538860 0 0x40>,	/* S0, SLV_1TO2 */
				<0 0x0c5388a0 0 0x30>,	/* S1, SLV_L3C */
				<0 0x0c5388d0 0 0x30>,	/* S2, SLV_GIC */
				<0 0x10270600 0 0x14>,	/* S4, MCU2EMI_M0 */
				<0 0x10270620 0 0x14>,	/* S5, MCU2EMI_M1 */
				<0 0x1030e600 0 0x14>,	/* S6, MCU2SUBEMI_M0 */
				<0 0x1030e620 0 0x14>,	/* S7, MCU2SUBEMI_M1 */
				<0 0x100017a8 0 0x14>,	/* S3, MCU2IFR */
				<0 0x100017bc 0 0x8>,	/* M5, IFR_L3C2MCU */
				<0 0x0c53a39c 0 0x4>;	/* BUS_PARITY_FAIL */

			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH 0>,	/* MCU */
				     <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>;	/* Infra */
			interrupt-names = "mcu-bus-parity", "infra-bus-parity";

			mcu-names = "MST_CCI_M0", "MST_CCI_M1", "MST_INTAXI_",
					"SLV_1TO2", "SLV_L3C", "SLV_GIC";
			infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0",
				      "MCU2SUBEMI_M1", "MCU2IFR", "IFR_L3C2MCU";

			/* 0: master, 1: slave, 2: emi */
			mcu-types = <0 0 0 1 1 1>;
			infra-types = <2 2 2 2 1 0>;

			mcu-data-len = <4 4 2 4 2 2>;
		};

		bus_tracer@0d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0 0x0d040000 0 0x1000>, /* btm_top base */
				  <0 0x0d01a000 0 0x1000>, /* dbgao base */
				  <0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
				  <0 0x0d044000 0 0x1000>, /* bus tracer etf base */
				  <0 0x0d040800 0 0x100>, /* ap bus tracer base */
				  <0 0x0d040900 0 0x100>; /* infra bus tracer base */

			mediatek,err_flag = <0xe7f8ffff>;

			/*
			 * index 0 for ap bus tracer
			 * index 1 for infra bus tracer
			 */
			mediatek,num_tracer = <2>;
			mediatek,enabled_tracer = <0 1>;
			mediatek,at_id = <0x10 0x30>;

			/* filters: disabled by default */
			/*
			 * mediatek,watchpoint_filter = <0x0 0x10010000 0xfffff000>;
			 * mediatek,bypass_filter = <0x14000000 0xffff0000>;
			 * mediatek,id_filter = <0x10 0x40>;
			 * mediatek,rw_filter = <0x0 0x1>;
			 */
		};

		cpu_pll: mcusys_pll1u_top@1000c000 {
			reg = <0 0x1000c000 0 0x1000>; /* 4KB */
		};

		cpuhvfs: cpuhvfs@00114400 {
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0 0x00114400 0 0xc00>,
				<0 0x0011bc00 0 0x1400>,
				<0 0x00112800 0 0x1800>,
				<0 0x00114F40 0 0xc0>;
			reg-names = "USRAM", "CSRAM", "ESRAM";
			cslog-range = <0x03d0>, <0x0fa0>;
			tbl-off = <4>, <76>, <148>;

			/* pll mcucfg */
			mcucfg-ver = <0>;
			apmixedsys = <&cpu_pll>;
			clk-div-base = <&cpu_mcucfg>;
			pll-con = <0x20c>, <0x21c>, <0x23c>;
			clk-div = <0xa2a0>, <0xa2a4>, <0xa2e0>;

			/* regulator */
			proc1-supply = <&mt6363_vbuck1>; //L
			proc2-supply = <&mt6363_vbuck2>; //B
			proc3-supply = <&mt6363_vbuck1>; //DSU
			/* regulator step value */
			proc2 = <6250>; //B
			/* leakage info */
			nvmem-cells = <&lkginfo>;
			nvmem-cell-names = "lkginfo";
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0 0x10003000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
		};

		lvts: lvts@10315000 {
			compatible = "mediatek,mt6855-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x10315000 0 0x1000>,  /* AP domain */
			      <0 0x10316000 0 0x1000>;  /* MCU domain */
			interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 0>,  /* AP domain */
				     <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>;  /* MCU domain */

			clocks = <&infracfg_ao_clk CLK_IFRAO_THERM>;
			clock-names = "lvts_clk";
			resets = <&infracfg_rst 0>,  /* AP domain */
				 <&infracfg_rst 1>;  /* MCU domain */

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2>;
			nvmem-cell-names = "e_data1","e_data2";
		};

		iocfg_lb: iocfg_lb@11b00000 {
			compatible = "mediatek,iocfg_lb";
			reg = <0 0x11b00000 0 0x1000>;
		};

		iocfg_lm: iocfg_lm@11b10000 {
			compatible = "mediatek,iocfg_lm";
			reg = <0 0x11b10000 0 0x1000>;
		};

		iocfg_rb: iocfg_rb@11c40000 {
			compatible = "mediatek,iocfg_rb";
			reg = <0 0x11c40000 0 0x1000>;
		};

		iocfg_bl: iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			reg = <0 0x11d10000 0 0x1000>;
		};

		iocfg_bm: iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			reg = <0 0x11d30000 0 0x1000>;
		};

		iocfg_lt: iocfg_lt@11e30000 {
			compatible = "mediatek,iocfg_lt";
			reg = <0 0x11e30000 0 0x1000>;
		};

		iocfg_rm: iocfg_rm@11eb0000 {
			compatible = "mediatek,iocfg_rm";
			reg = <0 0x11eb0000 0 0x1000>;
		};

		iocfg_rt: iocfg_rt@11ec0000 {
			compatible = "mediatek,iocfg_rt";
			reg = <0 0x11ec0000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6855-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				  <0 0x11b00000 0 0x1000>,
				  <0 0x11b10000 0 0x1000>,
				  <0 0x11c40000 0 0x1000>,
				  <0 0x11d10000 0 0x1000>,
				  <0 0x11d30000 0 0x1000>,
				  <0 0x11e30000 0 0x1000>,
				  <0 0x11eb0000 0 0x1000>,
				  <0 0x11ec0000 0 0x1000>;
			reg-names = "gpio",
					"iocfg_lb",
					"iocfg_lm",
					"iocfg_rb",
					"iocfg_bl",
					"iocfg_bm",
					"iocfg_lt",
					"iocfg_rm",
					"iocfg_rt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 206>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		eint: apirq@11e60000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11e60000 0 0x1000>,
				<0 0x11ce0000 0 0x1000>,
				<0 0x11de0000 0 0x1000>,
				<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-w", "eint-e", "eint-s", "eint-c";
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <4>;
			mediatek,total-pin-number = <226>;
			mediatek,pins = <0 0 0 1>,<1 0 1 1>,<2 0 2 1>,<3 0 3 1>,
					<4 0 4 0>,<5 0 5 0>,<6 0 6 0>,<7 0 7 0>,
					<8 0 8 0>,<9 0 9 0>,<10 0 10 0>,<11 0 11 0>,
					<12 0 12 0>,<13 2 0 1>,<14 2 1 1>,<15 2 2 1>,
					<16 2 3 1>,<17 2 4 1>,<18 2 5 1>,<19 2 6 1>,
					<20 2 7 1>,<21 2 8 1>,<22 2 9 1>,<23 2 10 1>,
					<24 2 11 1>,<25 2 12 1>,<26 2 13 1>,<27 2 14 1>,
					<28 2 15 1>,<29 2 16 1>,<30 2 17 1>,<31 2 18 1>,
					<32 2 19 1>,<33 2 20 1>,<34 2 21 1>,<35 0 13 0>,
					<36 0 14 0>,<37 0 15 0>,<38 0 16 0>,<39 1 0 1>,
					<40 1 1 1>,<41 1 2 1>,<42 1 3 1>,<43 1 4 1>,
					<44 1 5 1>,<45 1 6 1>,<46 2 22 1>,<47 2 23 1>,
					<48 2 24 1>,<49 2 25 1>,<50 2 26 1>,<51 1 7 1>,
					<52 1 8 0>,<53 0 17 0>,<54 0 18 0>,<55 0 19 0>,
					<56 0 20 0>,<57 0 21 0>,<58 0 22 0>,<59 0 23 0>,
					<60 0 24 0>,<61 0 25 0>,<62 0 26 0>,<63 0 27 0>,
					<64 0 28 0>,<65 1 9 0>,<66 1 10 0>,<67 1 11 0>,
					<68 1 12 0>,<69 1 13 0>,<70 1 14 0>,<71 1 15 0>,
					<72 1 16 0>,<73 0 29 0>,<74 0 30 0>,<75 0 31 0>,
					<76 0 32 0>,<77 0 33 0>,<78 0 34 0>,<79 0 35 0>,
					<80 0 36 0>,<81 2 27 1>,<82 1 17 0>,<83 1 18 0>,
					<84 1 19 0>,<85 1 20 0>,<86 1 21 0>,<87 1 22 0>,
					<88 2 28 0>,<89 2 29 0>,<90 2 30 0>,<91 2 31 0>,
					<92 2 32 0>,<93 2 33 0>,<94 2 34 0>,<95 2 35 0>,
					<96 2 36 0>,<97 1 23 0>,<98 1 24 0>,<99 1 25 0>,
					<100 1 26 0>,<101 1 27 0>,<102 1 28 0>,<103 2 37 0>,
					<104 2 38 0>,<105 2 39 0>,<106 2 40 0>,<107 2 41 0>,
					<108 2 42 0>,<109 2 43 0>,<110 2 44 0>,<111 2 45 0>,
					<112 2 46 0>,<113 2 47 0>,<114 2 48 0>,<115 2 49 0>,
					<116 2 50 0>,<117 2 51 0>,<118 2 52 0>,<119 2 53 0>,
					<120 2 54 0>,<121 2 55 0>,<122 2 56 0>,<123 2 57 0>,
					<124 2 58 0>,<125 2 59 0>,<126 2 60 0>,<206 3 0 0>,
					<207 3 1 0>,<208 3 2 0>,<209 3 3 0>,<210 3 4 0>,
					<211 3 5 0>,<212 3 6 0>,<213 3 7 0>,<214 3 8 0>,
					<215 3 9 0>,<216 3 10 0>,<217 3 11 0>,<218 3 12 0>,
					<219 3 13 0>,<220 3 14 0>,<221 3 15 0>,<222 3 16 0>,
					<223 3 17 0>,<224 3 18 0>,<225 3 19 0>;
		};

		spmi: spmi@1c804000 {
			compatible = "mediatek,mt6855-spmi";
			reg = <0 0x1c804000 0 0x0008ff>,
			      <0 0x1c801000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			interrupts-extended = <&pio 222 IRQ_TYPE_LEVEL_HIGH>,
					     <&gic GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "rcs_irq", "pmif_irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			irq_event_en = <0x80000000 0x0 0x0 0x0 0x0>;
			clocks = <&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>,
				 <&vlp_cksys_clk CLK_VLP_CK_SPMI_M_MST_SEL>,
				 <&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>;
			clock-names = "vlp_pmif_clk_mux",
				      "vlp_spmimst_m_clk_mux",
				      "vlp_spmimst_p_clk_mux";
			swinf_ch_start = <10>;
			ap_swinf_no = <2>;
			#address-cells = <2>;
			#size-cells = <0>;
		};

		spmi_pmif_mpu: spmi_pmif_mpu@1c804900 {
			compatible = "mediatek,mt6895-spmi_pmif_mpu";
			reg = <0 0x1c804900 0 0x000500>;
			reg-names = "pmif_mpu";
			mediatek,pmic_all_rgn_en = <0x60401>;
		};

		sleep@1c001000 {
			compatible = "mediatek,sleep";
			reg = <0 0x1c001000 0 0x1000>;
			interrupts = <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		toprgu@10007000 {
			compatible = "mediatek,toprgu";
			reg = <0 0x10007000 0 0x1000>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0 0x10008000 0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0 0x1000a000 0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,apirq";
			reg = <0 0x1000b000 0 0x1000>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl: fhctl@1000ce00 {
			compatible = "mediatek,mt6855-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
				  <0 0x1000c000 0 0xe00>, //APMIX base

				  <0 0x13fa0e00 0 0x200>, //GPU EN
				  <0 0x13fa0000 0 0x100>; //GPU APMIX

			map0 {
				domain = "top";
				method = "fhctl-mcupm";
				armpll_ll {
					fh-id = <0>;
					pll-id = <999>;
					perms = <0x18>;
				};
				armpll_bl {
					fh-id = <1>;
					pll-id = <999>;
					perms = <0x18>;
				};
				armpll_b {
					fh-id = <2>;
					pll-id = <999>;
					perms = <0x18>;
				};
				ccipll {
					fh-id = <3>;
					pll-id = <999>;
					perms = <0x18>;
				};
				mpll {
					fh-id = <6>;
					pll-id = <CLK_APMIXED_MPLL>;
				};
				mmpll {
					fh-id = <7>;
					pll-id = <CLK_APMIXED_MMPLL>;
				};
				mainpll {
					fh-id = <8>;
					pll-id = <CLK_APMIXED_MAINPLL>;
				};
				msdcpll {
					fh-id = <9>;
					pll-id = <CLK_APMIXED_MSDCPLL>;
				};
				adsppll {
					fh-id = <10>;
					pll-id = <999>;
				};
				imgpll {
					fh-id = <11>;
					pll-id = <CLK_APMIXED_IMGPLL>;
				};
				tvdpll {
					fh-id = <12>;
					pll-id = <CLK_APMIXED_TVDPLL>;
				};
			};

			map1 {
				domain = "gpu";
				method = "fhctl-gpueb";
				mfgpll0 {
					fh-id = <0>;
					pll-id = <CLK_MFG_AO_MFGPLL>;
				};
				mfgpll3 {
					fh-id = <3>;
					pll-id = <CLK_MFG_AO_MFGSCPLL>;
				};
			};
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			reg = <0 0x1000d000 0 0x1000>;
		};

		usb_meta: usb_meta {
			compatible = "mediatek,usb_meta";
			udc = <&usb>;
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x1000e000 0 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0 0x1000f000 0 0x1000>;
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			reg = <0 0x1c00d000 0 0x100>,
				<0 0x1c00d100 0 0x700>;
			mediatek,subsys-ctl = "suspend", "md1", "md2",
					"md3", "rf", "mmwave",
					"gps", "bt", "wifi",
					"conn_mcu", "co-ant", "nfc",
					"rsv", "ufs";
			suspend-ctl = "XO_BBCK1";
			md1-ctl = "XO_RFCK2A";
			gps-ctl = "XO_RFCK1B";
			bt-ctl = "XO_RFCK1B";
			wifi-ctl = "XO_BBCK2";
			mcu-ctl = "XO_BBCK2";
			nfc-ctl = "XO_BBCK4";
			ufs-ctl = "XO_BBCK3";

			mediatek,srclken-rc-broadcast;
			mediatek,enable;
		};

		clock_buffer_ctrl: clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,xo-buf-hwbblpm-mask = <1 0 0 0 0>,
						<0 0 0>,
						<0 0 0>,
						<0 0>;
			mediatek,xo-buf-hwbblpm-bypass = <0 0 0 0 0>,
						<0 0 0>,
						<0 0 0>,
						<0 0>;
			mediatek,xo-bbck4 = <0>;

			mediatek,enable;

			pmif = <&spmi 0>;
			srclken_rc = <&srclken_rc>;
			consys = <&consys>;
			// pcie = <&pcie_ckm_xtal_ck>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0 0x10014000 0 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0 0x10014400 0 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014800 0 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014c00 0 0x400>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0 0x10015000 0 0x1000>;
		};

		mdcldmaout_ao@10015400 {
			compatible = "mediatek,mdcldmaout_ao";
			reg = <0 0x10015400 0 0x400>;
		};

		mdcldmamisc_ao@10015800 {
			compatible = "mediatek,mdcldmamisc_ao";
			reg = <0 0x10015800 0 0x400>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0 0x10016000 0 0x1000>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0 0x10018000 0 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0 0x10019000 0 0x1000>;
		};

		security_ao@1c00b000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1c00b000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001e000 0 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001f000 0 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10020000 0 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10021000 0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10024000 0 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10025000 0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10200000 0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10201000 0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10202000 0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10203000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6855-devapc";
			reg = <0 0x10207000 0 0x1000>,   /* Infra pdn */
					<0 0x10274000 0 0x1000>, /* Infra1 pdn */
					<0 0x11020000 0 0x1000>, /* Peri pdn */
					<0 0x1c01c000 0 0x1000>, /* vlp pdn */
					<0 0x1e826000 0 0x1000>, /* fake adsp pdn */
					<0 0x1e826000 0 0x1000>, /* mminfra pdn */
					<0 0x1eca4000 0 0x1000>, /* mmup pdn */
					<0 0x10030000 0 0x1000>, /* Infra ao */
					<0 0x1c018000 0 0x1000>, /* vlp ao */
					<0 0x1e820000 0 0x1000>, /* fake adsp ao */
					<0 0x1e820000 0 0x1000>, /* mminfra ao*/
					<0 0x1eca0000 0 0x1000>, /* mmup ao*/
					<0 0x1020e000 0 0x1000>, /* Infra cfg pdn*/
					<0 0x10033000 0 0x1000>, /* swp */
					<0 0x0010c000 0 0x1000>; /* Sramrom */
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>, /* infra,peri */
					<GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp */
					<GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH 0>, /* fake adsp */
					<GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra */
					<GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH 0>; /* mmup */
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg", "syscon", "simple-mfd";
			reg = <0 0x1020e000 0 0x1000>;

			infracfg_rst: reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <1>;

				ti,reset-bits = <
					0xf50 23 0xf54 23 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: lvts_ap */
					0xf20 12 0xf24 12 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: lvts_mcu */
				>;
			};
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cqdma: cq_dma@10212000 {
			compatible = "mediatek,mt6765-cqdma";
			reg = <0 0x10212000 0 0x80>,
				<0 0x10212100 0 0x80>,
				<0 0x10212200 0 0x80>,
				<0 0x10212300 0 0x80>;
			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CQ_DMA>;
			clock-names = "cqdma";
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen",
				     "mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
			a2d_hash = <1>;
			a2d_disph = <0>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,mt6877-emichn",
				     "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026c000 0 0x1000>,
			      <0 0x1026d000 0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6983-emiisu",
				     "mediatek,common-emiisu";
			ctrl_intf = <1>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,mt6983-emimpu";
			reg = <0 0x10226000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			mediatek,miukp-reg = <&miu_kp>;
			mediatek,miumpu-reg = <&miu_mpu>;
			interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH 0>;
			sr_cnt = <48>;
			aid_cnt = <256>;
			aid_num_per_set = <32>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear_hp = <0x1fc 0x40000000 1>;
			clear_md = <0x1fc 0x80000000 1>;
		};

		miu_kp: miu_kp@10350000 {
			compatible = "mediatek,common-miukp";
			reg = <0 0x10350000 0 0x1000>;
			dump = <0x200 0x204 0x208 0x20c 0x220 0x224 0x228 0x22c>;
			clear = <0x20 0x1 1>,
				<0x20 0x0 1>;
		};

		miu_mpu: miu_mpu@10352000 {
			compatible = "mediatek,common-miumpu";
			reg = <0 0x10352000 0 0x1000>;
			dump = <0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e4 0x1e8
				0x3c0 0x3c4 0x3c8 0x3cc 0x3d0 0x3d4 0x3d8 0x3dc 0x3e4 0x3e8>;
			clear = <0x1c0 0x1 1>,
				<0x1c0 0x0 1>,
				<0x3c0 0x1 1>,
				<0x3c0 0x0 1>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6855-dramc",
				     "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4_version = <1>;
			mr4_rg = <0x0090 0x0000ffff 0>;
			fmeter_version = <1>;
			crystal_freq = <52>;
			pll_id = <0x050c 0x00000100 8>;
			shu_lv = <0x050c 0x00030000 16>;
			shu_of = <0x900>;
			sdmpcw = <0x0904 0xffff0000 16>,
				 <0x0924 0xffff0000 16>;
			prediv = <0x0908 0x000c0000 18>,
				 <0x0928 0x000c0000 18>;
			posdiv = <0x0908 0x00000007 0>,
				 <0x0928 0x00000007 0>;
			ckdiv4 = <0x0ef4 0x00000004 2>,
				 <0x0ef4 0x00000004 2>;
			pll_md = <0x0944 0x00000100 8>,
				 <0x0944 0x00000100 8>;
			cldiv2 = <0x0f34 0x00000002 1>,
				 <0x0f34 0x00000002 1>;
			fbksel = <0x090c 0x00000040 6>,
				 <0x090c 0x00000040 6>;
			dqsopen = <0x0ef0 0x00100000 20>,
				 <0x0ef0 0x00100000 20>;
			dqopen = <0x0ef0 0x00200000 21>,
				 <0x0ef0 0x00200000 21>;
			ckdiv4_ca = <0x0e74 0x00000004 2>,
				 <0x0e74 0x00000004 2>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 142 238 270 */
			interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>; /* new rxq1 irq: 163 259 291 */
			mediatek,dpmaif_ver = <3>;
			mediatek,dpmaif_cap = <0x00000004>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
					<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
				    <&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>;
			clock-names = "infra-dpmaif-clk",
				    "infra-dpmaif-blk-clk",
				    "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net_spd_ver = <7>;
			hw_reset_ver = <1>;
			dl_bat_entry_size = <8192>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
			      <0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/* ccif hw reset version */
			mediatek,ccif_hw_reset_ver = <1>;
			/* DTS/GIC_ID: CCIF0 228/260; CCIF0 229/261 */
			interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		apccci_mdo1:md_power_o1 {
			compatible = "mediatek,md_power_o1", "syscon";
			reg = <0 0x1c001000 0 0x1000>;
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6855>;
			mediatek,md_generation = <6297>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset_epon_md1 = <0x2844>;
			mediatek,cldma_capability = <14>;
			/* bit0:srcclkena|bit1:srclken_o1_on|bit2:revert_sequencer */
			mediatek,power_flow_config = <0x2>;
			/* srclken_o1 set value |= 1<<14 */
			mediatek,srclken_o1 = <0x4000>;
			/* DTS/GIC_ID: MDWDT 111/143/; CCIF0 228/260; CCIF0 229/261 */
			interrupts = <GIC_SPI 111 IRQ_TYPE_EDGE_RISING 0>,
				     <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH  0>,
				     <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			ccci_spmsleep = <&apccci_mdo1>;
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			/* io-channels = <&auxadc 2>; */
			io-channel-names = "md-channel",
				"md-battery";
		};

		ccci_scp:ccci_scp {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
				 <&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};
		radio_md_cfg:radio_md_cfg {
			compatible = "mediatek,radio_md_cfg";
		};

		md1_sim1_hot_plug_eint:MD1_SIM1_HOT_PLUG_EINT {
		};

		md1_sim2_hot_plug_eint:MD1_SIM2_HOT_PLUG_EINT {
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030d000 0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10350000 0 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10351000 0 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10352000 0 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10354000 0 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10355000 0 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10356000 0 0x1000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd_mcu: dfd_mcu@0c530000 {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw_version = <30>;
			sw_version = <1>;
			dfd_timeout = <0x190>;
			buf_length = <0x280000>;
			buf_addr_align = <0x1000000>;
			nr_max_core = <8>;
			nr_big_core = <2>;
			nr_rs_entry_little = <6>;
			nr_rs_entry_big = <2>;
			nr_header_row = <0>;
			chip_id_offset = <0x18>;
			check_pattern_offset = <0x0>;
			/* dfd_disable_efuse = <25 12>; */
			dfd_disable_efuse = <(-1) (-1)>;
			dfd_cache: dfd_cache {
				enabled = <0>;
				dfd_timeout = <0x4e20>;
				buf_length = <0x2000000>;
				tap_en = <0x43ff>;
			};
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
		};


		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK1>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK2>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK3>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK4>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_HCLK>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_BCLK>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x24>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <12>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <20>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <18>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <16>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <14>;
			/* 4. pwm clock all on off wa support */
			mediatek,pwm-clk-all-on-off;
			/* 5. pwm version */
			mediatek,pwm-version = <0x2>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <0>;
			pwm_data_invert = <0>;
			pwm-supply = "mt6369_vio28";
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI0_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI1_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI2_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI3_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};


		spi4: spi4@11014000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI4_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI5_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI6_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI7_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		goodix_fp: fingerprint {
			compatible = "mediatek,goodix-fp";
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11230000 0 0x2000>,
			      <0 0x11e70000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
				 <&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
				 <&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
				 <&pericfg_ao_clk CLK_PERAOP_FMSDC50>,
				 <&pericfg_ao_clk CLK_PERAOP_FMSDC50_HCLK>,
				 <&pericfg_ao_clk CLK_PERAOP_FAES_MSDCFDE>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC50_XCLK>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC50_HCLK>;
			clock-names = "bus_clk", "source", "crypto_clk",
					"source_cg", "hclk", "crypto_cg",
					"axi_cg", "ahb_cg";
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11c00000 0 0x1000>;
			interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC1_HCLK>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC1>;
			clock-names = "source", "hclk", "source_cg";
			status = "disabled";
		};

		ufs_ao_cfg: ufs_ao_cfg@112b8000 {
			compatible = "mediatek,ufs_ao_cfg", "syscon", "simple-mfd";
			reg = <0 0x112b8000 0 0x1000>;

			ufsaocfg_rst: reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <1>;

				ti,reset-bits = <
					/* ufs unipro reset */
					0x44  1 0x48  1 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: unipro */
					>;
			};
		};

		ufs_pdn_cfg: ufs_pdn_cfg@112bc000 {
			compatible = "mediatek,ufs_pdn_cfg", "syscon", "simple-mfd";
			reg = <0 0x112bc000 0 0x1000>;

			ufspdncfg_rst: reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <1>;

				ti,reset-bits = <
					/* ufs crypto/ufshci reset */
					0x44  0 0x48  0 0 0 /* 0: ufs-crypto */
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
					0x44  1 0x48  1 0 0 /* 1: ufshci */
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
					>;
			};
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks =
				<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOP_U_SEL>;

			clock-names =
				"aes_ufsfde_ck",
				"ufs_ck";

			freq-table-hz =
				<0 0>,
				<0 0>;

			power-domains = <&scpsys MT6855_POWER_DOMAIN_UFS0_SHUTDOWN>;

			/* no buck on mt6855 */
			vcc-supply = <&mt6363_vemc>;

			/* porting vccq/vccq2 to disable unused vufs */
			vccq-supply = <&mt6363_vufs12>;
			vccq2-supply = <&mt6363_vufs18>;

			resets =
				<&ufsaocfg_rst 0>,
				<&ufspdncfg_rst 0>,
				<&ufspdncfg_rst 1>;

			reset-names =
				"unipro_rst",
				"crypto_rst",
				"hci_rst";

			bootmode = <&chosen>;

			mediatek,ufs-qos;
		};

		apdma: dma-controller@11300900 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x11300900 0 0x80>,
				<0 0x11300980 0 0x80>,
				<0 0x11300a00 0 0x80>,
				<0 0x11300a80 0 0x80>;
			interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>;
			  clocks = <&pericfg_ao_clk CLK_PERAOP_APDMA>;
			  clock-names = "apdma";
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		efuse: efuse@11c10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11c10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;

			u3_phy_data: u3_phy_data {
				reg = <0x1ac 0x4>;
			};

			u2_phy_data: u2_phy_data {
				reg = <0x1b0 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1d0 0x10>;
			};

			lvts_e_data2: data2 {
				reg = <0x2f8 0x50>;
			};

			csi_efuse0: csi_data0 {
				reg = <0x1b4 0x4>;
			};

			csi_efuse1: csi_data1 {
				reg = <0x1b8 0x4>;
			};

			csi_efuse2: csi_data2 {
				reg = <0x1bc 0x4>;
			};

			csi_efuse3: csi_data3 {
				reg = <0x1c0 0x4>;
			};

			lkginfo: lkg {
				reg = <0x218 0x18>;
			};
		};

		gpu_fdvfs@00112800 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0 0x112800 0 0x400>;
			fdvfs-policy-support = <0>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			gpueb-logger-support = <0>;
			mbox_count = <1>;
			mbox_size = <160>; /* slots */
			slot_size = <4>;   /* bytes */
			ts_mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send_table =
				<0 0 4>,
				<1 0 8>,
				<2 0 3>,
				<3 0 3>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 6>;
			send_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"IPI_ID_PLATFORM",
				"IPI_ID_SECURE_GPU";

			/* id, mbox, recv_size, recv_opt */
			recv_table =
				<0 0 4 0>,
				<1 0 8 1>,
				<2 0 1 0>,
				<3 0 1 0>,
				<4 0 1 1>,
				<5 0 4 1>,
				<6 0 1 1>,
				<7 0 6 1>,
				<8 0 1 0>,
				<9 0 6 1>;
			recv_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"IPI_ID_PLATFORM",
				"IPI_ID_SECURE_GPU";

			reg = <0 0x13c40000 0 0x22000>,
				<0 0x13c5fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb_mem_table =
				<0 0x1000>,   /* 4KB */
				<1 0x32000>,  /* 204KB */
				<2 0x180000>; /* 1.5MB */

			gpueb_mem_name_table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_SECGPU",  /* SECGPU */
				"MEM_ID_LOG";     /* LOGGER */
		};

		rgx: rgx@13000000 {
			compatible = "mediatek,rgx";
			clock-frequency = <480000000>; /* Hz */
			interrupt-names = "RGX";
			interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
			reg = <0 0x13000000 0 0x100000>;
			ged-supply = <&ged>;
		};

		gpufreq: gpufreq {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG (G3D_CONFIG) */
				<0 0x13fa0000 0 0x10000>, /* MFG_PLL */
				<0 0x13f90000 0 0x10000>, /* MFG_RPC */
				<0 0x1c001000 0 0x1000>,  /* SLEEP */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG_REG */
				<0 0x10270000 0 0x1000>,  /* NTH_EMICFG_AO_MEM_REG */
				<0 0x10351000 0 0x1000>,  /* NTH_EMI_MPU_REG */
				<0 0x10042000 0 0x1000>,  /* FMEM_AO_DEBUG_CTRL */
				<0 0x10001000 0 0x1000>,  /* INFRACFG_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x11c10000 0 0x1000>,  /* EFUSE */
				<0 0x13fcf000 0 0x1000>,  /* MFG_CPE_SENSOR */
				<0 0x1000D000 0 0x1000>;  /* DRM_DEBUG */
			reg-names =
				"mfg_top_config",
				"mfg_pll",
				"mfg_rpc",
				"sleep",
				"nth_emicfg_reg",
				"nth_emicfg_ao_mem_reg",
				"nth_emi_mpu_reg",
				"fmem_ao_debug_ctrl",
				"infracfg_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"efuse",
				"mfg_cpe_sensor",
				"drm_debug";
			_vgpu-supply = <&mt6363_vbuck5>;
			_vsram-supply = <&mt6369_vsram_core>;
			// fhctl-supply = <&fhctl>; /* TBD */
			gpufreq_wrapper-supply = <&gpufreq_wrapper>;
		};

		gpufreq_wrapper: gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			gpufreq-version = <2>;
			dual-buck = <0>;
			gpueb-support = <1>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		i2c@14024000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14024000 0 0x1000>;
		};

		imgsys_config: imgsys_config@15020000 {
			compatible = "mediatek,imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			mediatek,larb = <&smi_larb9>, <&smi_larb11>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_MAIN>,
				<&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>;
			clocks =
					<&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_DIP>,
					<&imgsys2_clk CLK_IMGSYS2_LARB9>,
					<&imgsys2_clk CLK_IMGSYS2_MSS>,
					<&imgsys2_clk CLK_IMGSYS2_MFB>;
			clock-names =
					"DIP_CG_IMG_LARB9",
					"DIP_CG_IMG_DIP",
					"DIP_CG_IMG_LARB11",
					"DIP_CG_IMG_DIP_MSS",
					"DIP_CG_IMG_MFB_DIP";
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			reg = <0 0x15021000 0 0xc000>;
			interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0 0x15022000 0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0 0x15023000 0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0 0x15024000 0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0 0x15025000 0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0 0x15026000 0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0 0x15027000 0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0 0x15028000 0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0 0x15029000 0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0 0x1502a000 0 0x1000>;
		};


		mssdl@15812000 {
			compatible = "mediatek,mssdl";
			reg = <0 0x15812000 0 0x1000>;
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		msfdl@15810000 {
			compatible = "mediatek,msfdl";
			reg = <0 0x15810000 0 0x1000>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		vcp: vcp@1ec00000 {
			compatible = "mediatek,vcp";
			vcp-support = <1>;
			status = "okay";
			reg = <0 0x1ea00000 0 0x40000>, /* tcm */
			      <0 0x1ec24000 0 0x1000>, /* cfg */
			      <0 0x1ec30000 0 0x1000>, /* cfg core0 */
			      <0 0x1ec40000 0 0x1000>, /* cfg core1 */
			      <0 0x1ec52000 0 0x1000>, /* bus tracker dbg */
			      <0 0x1ec60000 0 0x40000>, /* llc dbg */
			      <0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
			      <0 0x1e820000 0 0x4>, /* mmu dbg */
			      <0 0x1ecfb000 0 0x100>, /* mbox0 base */
			      <0 0x1ecfb100 0 0x4>, /* mbox0 set */
			      <0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
			      <0 0x1eca5020 0 0x4>, /* mbox0 init */
			      <0 0x1ecfc000 0 0x100>, /* mbox1 base */
			      <0 0x1ecfc100 0 0x4>, /* mbox1 set */
			      <0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
			      <0 0x1eca5024 0 0x4>, /* mbox1 init */
			      <0 0x1ecfd000 0 0x100>, /* mbox2 base */
			      <0 0x1ecfd100 0 0x4>, /* mbox2 set */
			      <0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
			      <0 0x1eca5028 0 0x4>, /* mbox2 init */
			      <0 0x1ecfe000 0 0x100>, /* mbox3 base */
			      <0 0x1ecfe100 0 0x4>, /* mbox3 set */
			      <0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
			      <0 0x1eca502c 0 0x4>, /* mbox3 init */
			      <0 0x1ecff000 0 0x100>, /* mbox4 base */
			      <0 0x1ecff100 0 0x4>, /* mbox4 set */
			      <0 0x1ecff10c 0 0x4>, /* mbox4 clr */
			      <0 0x1eca5030 0 0x4>; /* mbox4 init */

			reg-names = "vcp_sram_base",
				    "vcp_cfgreg",
				    "vcp_cfgreg_core0",
				    "vcp_cfgreg_core1",
				    "vcp_bus_tracker",
				    "vcp_l1creg",
				    "vcp_cfgreg_sec",
				    "vcp_cfgreg_mmu",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_init",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_init",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_init",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_init",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_init";

			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "wdt",
					  "reserved",
					  "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4";

			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_256MB1>;
			mediatek,smi = <&smi_mdp_subcommon0>;

			core_0 = "enable";
			vcp_sramSize = <0x00040000>;
			vcp_dramSize = <0x00800000>;
			core_nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			femter_ck = <8>;	/* clk table fmeter f_fmmup_ck */
			mbox_count = <5>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0 18>,/* IPI_OUT_VDEC_1 */
			< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
			< 3 1  1>,/* IPI_OUT_TEST_0 */
			< 9 2 18>,/* IPI_OUT_VENC_0 */
			<11 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
			<13 3  2>,/* IPI_OUT_C_SLEEP_1 */
			<14 3  1>,/* IPI_OUT_TEST_1 */
			<15 3  6>,/* IPI_OUT_LOGGER_CTRL */
			<16 3  2>,/* IPI_OUT_VCPCTL_1 */
			<21 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0 18 0>,/* IPI_IN_VDEC_1 */
			< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
			< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
			< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
			< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
			<10 2 18 0>,/* IPI_IN_VENC_0 */
			<12 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
			<13 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
			<17 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
			<18 3  6 0>,/* IPI_IN_LOGGER_CTRL */
			<19 3  1 0>,/* IPI_IN_VCP_READY_1 */
			<20 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
			<22 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

			vcp_mem_key = "mediatek,reserve-memory-vcp_share";
			vcp_mem_tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
				      <1 0x8000>, /* VENC_MEM_ID 32KB */
				      <2 0x180000>, /* LOGGER 1MB 512KB*/
				      <3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
				      <4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
				      <5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
				      <6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
				      <7 0x100000>; /* GCE_MEM_ID 256*4KB */

			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_PROC_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_MMUP_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;
			clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
		};

		vcp_iommu_vdec {
			vcp-support = <2>;
			compatible =  "mediatek,vcp-io-vdec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB1>;
		};

		vcp_iommu_venc {
			vcp-support = <3>;
			compatible =  "mediatek,vcp-io-venc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB7_PORT2>;
		};

		vcp_iommu_work {
			vcp-support = <4>;
			compatible = "mediatek,vcp-io-work";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_256MB2>;
		};

		vcu: vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0>;
			mediatek,vcuname = "vcu";
			mediatek,vcu-off = <0>;
			reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
				 <0 0x17020000 0 0x10000>,  /* VENC_BASE */
				 <0 0x17820000 0 0x10000>,  /* VENC_C1_BASE */
				 <0 0x14006000 0 0x1000>,  /* DISP_WDMA0_BASE */
				 <0 0x14106000 0 0x1000>;  /* DISP_WDMA1_BASE */
			iommus = <&disp_iommu M4U_LARB4_PORT0>,
				<&disp_iommu M4U_LARB4_PORT1>,
				<&disp_iommu M4U_LARB4_PORT2>,
				<&disp_iommu M4U_LARB4_PORT3>,
				<&disp_iommu M4U_LARB4_PORT4>,
				<&disp_iommu M4U_LARB4_PORT5>,
				<&disp_iommu M4U_LARB4_PORT5>,
				<&disp_iommu M4U_LARB4_PORT6>,
				<&disp_iommu M4U_LARB4_PORT7>,
				<&disp_iommu M4U_LARB4_PORT8>,
				<&disp_iommu M4U_LARB4_PORT9>,
				<&disp_iommu M4U_LARB4_PORT10>,
				<&disp_iommu M4U_LARB4_PORT11>,
				<&disp_iommu M4U_LARB4_PORT12>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek,mailbox-gce = <&gce>;
			mediatek,gcem = <&gce_m>;
			mediatek,dec_gce_th_num = <0>; /* VDEC GCE HW THREAD NUM*/
			mediatek,enc_gce_th_num = <2>; /* VDEC GCE HW THREAD NUM*/

			mboxes = <&gce_m 12 0 CMDQ_THR_PRIO_1>,
				<&gce_m 22 0 CMDQ_THR_PRIO_1>,
				<&gce_m_sec 12 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "venc_eof",
				"venc_cmdq_pause_done",
				"venc_mb_done",
				"venc_128B_cnt_done",
				"venc_pps_done",
				"venc_sps_done";
			gce-events =  <&gce CMDQ_EVENT_VENC_FRAME_DONE>,
				<&gce CMDQ_EVENT_VENC_PAUSE_DONE>,
				<&gce CMDQ_EVENT_VENC_MB_DONE>,
				<&gce CMDQ_EVENT_VENC_128BYTE_DONE>,
				<&gce CMDQ_EVENT_VENC_PPS_DONE>,
				<&gce CMDQ_EVENT_VENC_SPS_DONE>;

			gce-gpr = <GCE_GPR_R10>, <GCE_GPR_R11>;
			gce_norm_token = /bits/ 16 <CMDQ_SYNC_TOKEN_VENC_NORM_LOCK>;
			gce_sec_token = /bits/ 16 <CMDQ_SYNC_TOKEN_VENC_SEC_LOCK>;
		};

		vcu_iommu_venc {
			compatible =  "mediatek,vcu-io-venc";
			mediatek,vcuid = <0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB7_PORT0>,
				<&disp_iommu M4U_LARB7_PORT1>,
				<&disp_iommu M4U_LARB7_PORT2>,
				<&disp_iommu M4U_LARB7_PORT3>,
				<&disp_iommu M4U_LARB7_PORT4>,
				<&disp_iommu M4U_LARB7_PORT5>,
				<&disp_iommu M4U_LARB7_PORT6>,
				<&disp_iommu M4U_LARB7_PORT7>,
				<&disp_iommu M4U_LARB7_PORT8>,
				<&disp_iommu M4U_LARB7_PORT9>,
				<&disp_iommu M4U_LARB7_PORT10>,
				<&disp_iommu M4U_LARB7_PORT11>,
				<&disp_iommu M4U_LARB7_PORT12>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6855-vcodec-dec";
			mediatek,platform = "platform:mt6855";
			mediatek,ipm = <1>;
			reg = <0 0x16000000 0 0x1000>,		/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>;	/* VDEC_MISC */
			reg-names =
				"VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC";
			iommus = <&disp_iommu M4U_LARB4_PORT0>,
				<&disp_iommu M4U_LARB4_PORT1>,
				<&disp_iommu M4U_LARB4_PORT2>,
				<&disp_iommu M4U_LARB4_PORT3>,
				<&disp_iommu M4U_LARB4_PORT4>,
				<&disp_iommu M4U_LARB4_PORT5>,
				<&disp_iommu M4U_LARB4_PORT5>,
				<&disp_iommu M4U_LARB4_PORT6>,
				<&disp_iommu M4U_LARB4_PORT7>,
				<&disp_iommu M4U_LARB4_PORT8>,
				<&disp_iommu M4U_LARB4_PORT9>,
				<&disp_iommu M4U_LARB4_PORT10>,
				<&disp_iommu M4U_LARB4_PORT11>,
				<&disp_iommu M4U_LARB4_PORT12>;
			m4u-ports =
				<M4U_LARB4_PORT0>,
				<M4U_LARB4_PORT1>,
				<M4U_LARB4_PORT2>,
				<M4U_LARB4_PORT3>,
				<M4U_LARB4_PORT4>,
				<M4U_LARB4_PORT5>,
				<M4U_LARB4_PORT6>,
				<M4U_LARB4_PORT7>,
				<M4U_LARB4_PORT8>,
				<M4U_LARB4_PORT9>,
				<M4U_LARB4_PORT10>,
				<M4U_LARB4_PORT11>,
				<M4U_LARB33_VIDEO_UP_512MB1>,
				<M4U_LARB33_VIDEO_UP_512MB2>,
				<M4U_LARB33_VIDEO_UP_256MB1>,
				<M4U_LARB33_VIDEO_UP_256MB2>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_RG_CTRL_DMA",
				"M4U_PORT_VDEC_UFO_ENC",
				"M4U_PORT_VIDEO_UP_1",
				"M4U_PORT_VIDEO_UP_2",
				"M4U_PORT_VIDEO_UP_3",
				"M4U_PORT_VIDEO_UP_4";
			mediatek,larbs = <&smi_larb4>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH 0>;
			//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VDE0>;
			mediatek,vcu = <&vcu>;
			clocks =
				<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names =
				"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			operating-points-v2 = <&opp_table_vdec>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT0)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT6)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT7)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT8)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(4) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_vdec_mc",
						"path_vdec_pp", "path_vdec_pred_rd",
						"path_vdec_pred_wr", "path_vdec_ppwrap",
						"path_vdec_tile", "path_vdec_vld",
						"path_vdec_vld2", "path_vdec_avc_mv",
						"path_larb4";
			interconnect-num = <10>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <218000000>;
			throughput-normal-max = <312000000>;
			profile-duration = <60 2000>;
			profile-target = <15 25 30 50 60 90 120 150 180 240 480>;
			max-op-rate-table =
				<877088845 921600 90 3686400 30 8847360 30>, /* MPEG4 */
				<826757197 921600 90 3686400 30 8847360 30>, /* MPEG1 */
				<843534413 921600 90 3686400 30 8847360 30>, /* MPEG2 */
				<859189832 921600 90 3686400 17 8847360 5>, /* H.263 */
				<875967048 921600 90 3686400 30 8847360 30>, /* H.264 */
				<826496577 921600 90 3686400 30 8847360 30>, /* H.264 */
				<1129727304 921600 90 3686400 30 8847360 30>, /* HEVC */
				<892744264 921600 90 3686400 30 8847360 30>, /* H.265 */
				<1179206984 262144 550 2097152 550 8847360 60>, /* HEIF */
				<808996950 921600 90 3686400 30 8847360 30>, /* VP8 */
				<809062486 921600 90 3686400 30 8847360 30>, /* VP9 */
				<808539713 921600 90 3686400 30 8847360 30>; /* AV1 */
			throughput-table =
				<877088845 0 417 417>, /* MPEG4 */
				<826757197 0 417 417>, /* MPEG1 */
				<843534413 0 417 417>, /* MPEG2 */
				<859189832 0 417 417>, /* H.263 */
				<875967048 0 722 722>, /* H.264 */
				<826496577 0 722 722>, /* H.264 */
				<1129727304 0 722 722>, /* HEVC */
				<892744264 0 722 722>, /* H.265 */
				<1179206984 0 722 722>, /* HEIF */
				<808996950 0 417 417>, /* VP8 */
				<809062486 0 722 722>, /* VP9 */
				<808539713 0 722 722>; /* AV1 */
			bandwidth-table =
				<3 1100>,
				<2 550>,
				<5 10>,
				<5 10>,
				<5 0>,
				<5 0>,
				<0 26>,
				<0 26>,
				<5 26>,
				<6 4>;
		mediatek,uniq_dom = <1>;
		};
		vdec_fmt: vdec_fmt@16080000 {
			compatible = "mediatek-vdec-fmt";
			mediatek,fmtname = "vdec-fmt";
			reg = <0 0x16080000 0 0x1000>, /* mini_mdp0_rdma */
				<0 0x16081000 0 0x1000>, /* mini_mdp0_wdma */
				<0 0x1602f000 0 0x10000>; /* VDEC_SOC_GCON */
			clocks = <&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
				<&vdec_gcon_base_clk CLK_VDE2_MINI_MDP_CKEN_CFG_RG>;
			clock-names = "MT_CG_VDEC", "MT_CG_MINI_MDP";
			mediatek,fmt_gce_th_num = <1>; /* FMT GCE HW THREAD NUM */
			mboxes = <&gce_m 6 2000 CMDQ_THR_PRIO_1>,
					<&gce_m 7 2000 CMDQ_THR_PRIO_1>;
			/* rdma0_sw_rst_done_eng_event */
			rdma0_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_RDMA_SW_RST_DONE_ENG_EVENT>;
			/* rdma0_tile_done */
			rdma0_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_RDMA_TILE_DONE>;
			/* wdma0_sw_rst_done_eng_event */
			wdma0_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_WDMA_SW_RST_DONE_ENG_EVENT>;
			/* wdma0_tile_done */
			wdma0_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_WDMA_TILE_DONE>;
			/* rdma1_sw_rst_done_eng_event */
			rdma1_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_RDMA_SW_RST_DONE_ENG_EVENT>;
			/* rdma1_tile_done */
			rdma1_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_RDMA_TILE_DONE>;
			/* wdma1_sw_rst_done_eng_event */
			wdma1_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_WDMA_SW_RST_DONE_ENG_EVENT>;
			/* wdma1_tile_done */
			wdma1_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_WDMA_TILE_DONE>;
			gce-gpr = <GCE_GPR_R10>;
			iommus = <&disp_iommu M4U_LARB4_PORT9>,
					<&disp_iommu M4U_LARB4_PORT10>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VDE0>;
			mediatek,larbs = <&smi_larb4>;
			operating-points-v2 = <&opp_table_vdec>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT9) &mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT10) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_mini_mdp_r0",
						"path_mini_mdp_w0";
			m4u-ports =
				<M4U_LARB4_PORT9>,
				<M4U_LARB4_PORT10>;
		};

		venc@17000000 {
			compatible = "mediatek,mt6855-vcodec-enc";
			mediatek,platform = "platform:mt6855";
			mediatek,ipm = <1>;
			reg = <0 0x17020000 0 0x2000>,
				  <0 0x17820000 0 0x20000>;
			reg-names =
				"VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&disp_iommu M4U_LARB7_PORT0>,
				<&disp_iommu M4U_LARB7_PORT1>,
				<&disp_iommu M4U_LARB7_PORT2>,
				<&disp_iommu M4U_LARB7_PORT3>,
				<&disp_iommu M4U_LARB7_PORT4>,
				<&disp_iommu M4U_LARB7_PORT5>,
				<&disp_iommu M4U_LARB7_PORT6>,
				<&disp_iommu M4U_LARB7_PORT7>,
				<&disp_iommu M4U_LARB7_PORT8>,
				<&disp_iommu M4U_LARB7_PORT9>,
				<&disp_iommu M4U_LARB7_PORT10>,
				<&disp_iommu M4U_LARB7_PORT11>,
				<&disp_iommu M4U_LARB7_PORT12>;
			mediatek,larbs = <&smi_larb7>;
			interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH 0>;
			//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VEN0>;
			mediatek,vcu = <&vcu>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
			clock-names =
				"MT_CG_VENC0";
			operating-points-v2 = <&opp_table_venc>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT6)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT7)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(7) &mmqos SLAVE_COMMON(0)>;
		interconnect-names = "path_venc_rcpu", "path_venc_rec",
				"path_venc_bsdma",
				"path_venc_sv_comv", "path_venc_rd_comv",
				"path_venc_cur_luma",
				"path_venc_cur_chroma", "venc_ref_luma",
				"path_venc_ref_chroma", "path_larb7";
		interconnect-num = <10>;
		throughput-op-rate-thresh = <120>;
		throughput-min = <250000000>;
		throughput-normal-max = <458000000>;
		throughput-config-offset = <2>;
		throughput-table =
			<875967048 4 860 1415>, /* H.264 */
			<875967048 5 766 1151>,
			<875967048 12 413 512>,
			<1129727304 2 2484 3703>, /* HEVC low power*/
			<1129727304 4 1780 2889>,
			<1129727304 9 1314 1595>,
			<892744264 2 2484 3703>, /* H265*/
			<892744264 4 1780 2889>,
			<892744264 9 1314 1595>,
			<1179206984 2 2484 3703>, /* HEIF */
			<1179206984 4 1780 2889>,
			<1179206984 9 1314 1595>;
		config-table =
			<875967048 243000 4 4>, /* H.264 */
			<875967048 486000 5 5>,
			<875967048 972000 12 12>,
			<1129727304 243000 2 0>, /* HEVC*/
			<1129727304 486000 4 1>,
			<1129727304 972000 9 7>,
			<892744264 243000 2 0>, /* H265*/
			<892744264 486000 4 1>,
			<892744264 972000 9 7>,
			<1179206984 243000 2 0>, /* HEIF */
			<1179206984 486000 4 1>,
			<1179206984 972000 9 7>,
			<1179206984 4294967295 9 7>;
		bandwidth-table =
			<4 10>,
			<3 160>, /* use FHD60 worst case * 0.7: 256*458/766 * 1.5 * 0.7 */
			<0 20>,
			<5 4>,
			<5 16>,
			<1 194>,
			<2 97>,
			<1 0>,
			<2 642>, /* use FHD60 worst case * 0.7: 256*458/766 * 1.5 * 4 * 0.7*/
			<6 7>;
		mediatek,uniq_dom = <1>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
			clock-names = "jpgenc";
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VEN0>;
			mediatek,larb = <&smi_larb7>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB7_PORT9>,
				 <&disp_iommu M4U_LARB7_PORT10>,
				 <&disp_iommu M4U_LARB7_PORT11>,
				 <&disp_iommu M4U_LARB7_PORT12>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT12)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8";
			reg = <0 0x17810000 0 0x10000>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17840000 0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		watchdog: watchdog@1c007000 {
			compatible = "mediatek,mt6855-wdt",
				      "mediatek,mt6589-wdt",
				      "syscon", "simple-mfd";
			reg = <0 0x1c007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		dvfsrc: dvfsrc@1c00f000 {
			compatible = "mediatek,mt6855-dvfsrc";
			reg = <0 0x1c00f000 0 0x1000>,
				<0 0x1c001000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <2500000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <3800000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <5100000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <5900000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <7400000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <10200000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <13600000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6363_vbuck4>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>;
			};

			dvfsrc-met {
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-hrt-bw";
				compatible = "mediatek,dvfsrc-met";
			};
		};

		masp: masp@1c009000 {
			compatible = "mediatek,masp";
			reg = <0 0x1c009000 0 0x1000>;
			interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		systimer: systimer@1c011000 {
			compatible = "mediatek,mt6855-timer",
				      "mediatek,mt6765-timer";
			reg = <0 0x1c011000 0 0x1000>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		mdpsys_config: mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			clocks = <&mdpsys_config_clk CLK_MDP_FMM_IMG_DL_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_FMM_IMG_DL_ASYNC1>,
				<&mdpsys_config_clk CLK_MDP_FIMG_IMG_DL_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_FIMG_IMG_DL_ASYNC1>,
				<&mdpsys_config_clk CLK_MDP_APB_BUS>;
			clock-names = "MDP_IMG_DL_ASYNC0",
					"MDP_IMG_DL_ASYNC1",
					"MDP_IMG_DL_RELAY0_ASYNC0",
					"MDP_IMG_DL_RELAY1_ASYNC1",
					"MDP_APB_BUS";
			iommus = <&disp_iommu M4U_LARB2_PORT0>,
				<&disp_iommu M4U_LARB2_PORT1>,
				<&disp_iommu M4U_LARB2_PORT2>;
			dma_mask_bit = <35>;
		};

		mdp: mdp@1f000000 {
			compatible = "mediatek,mdp";
			reg = <0 0x1f000000 0 0x1000>;
			thread_count = <24>;
			mboxes = <&gce_m_sec 10 0 CMDQ_THR_PRIO_1>,
				<&gce_m 16 0 CMDQ_THR_PRIO_1>,
				<&gce_m 17 0 CMDQ_THR_PRIO_1>,
				<&gce_m 18 0 CMDQ_THR_PRIO_1>,
				<&gce_m 19 0 CMDQ_THR_PRIO_1>;
			mmsys_config = <&mdpsys_config>;
			mm_mutex   = <&mdp_mutex0>;
			mdp_rdma0  = <&mdp_rdma0>;
			mdp_rsz0   = <&mdp_rsz0>;
			mdp_rsz2   = <&mdp_rsz2>;
			mdp_wrot0  = <&mdp_wrot0>;
			mdp_wrot2  = <&mdp_wrot2>;
			mdp_tdshp0 = <&mdp_tdshp0>;
			mdp_aal0   = <&mdp_aal0>;
			mdp_hdr0   = <&mdp_hdr0>;
			mediatek,larb = <&smi_larb2>;
			dip_cq_thread0_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_0>;
			dip_cq_thread1_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_1>;
			dip_cq_thread2_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_2>;
			dip_cq_thread3_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_3>;
			dip_cq_thread4_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_4>;
			dip_cq_thread5_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_5>;
			dip_cq_thread6_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_6>;
			dip_cq_thread7_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_7>;
			dip_cq_thread8_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_8>;
			dip_cq_thread9_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_9>;
			dip_cq_thread10_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_10>;
			dip_cq_thread11_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_11>;
			dip_cq_thread12_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_12>;
			dip_cq_thread13_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_13>;
			dip_cq_thread14_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_14>;
			dip_cq_thread15_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_15>;
			dip_cq_thread16_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_16>;
			dip_cq_thread17_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_17>;
			dip_cq_thread18_frame_done =
				<CMDQ_EVENT_IMG1_DIP_FRAME_DONE_P2_18>;
			dip2_cq_thread21_frame_done =
				<CMDQ_EVENT_IMG2_MFB_DONE_LINK_MISC>;
			dip2_cq_thread23_frame_done =
				<CMDQ_EVENT_IMG2_MSS_DONE_LINK_MISC>;
			wpe_b_frame_done =
				<CMDQ_EVENT_IMG2_WPE_A_DONE_LINK_MISC>;
			mdp_rdma0_sof = <CMDQ_EVENT_MDPSYS_MDP_RDMA0_SOF>;
			mdp_aal_sof = <CMDQ_EVENT_MDPSYS_MDP_AAL0_SOF>;
			mdp_hdr0_sof = <CMDQ_EVENT_MDPSYS_MDP_HDR0_SOF>;
			mdp_rsz0_sof = <CMDQ_EVENT_MDPSYS_MDP_RSZ0_SOF>;
			mdp_wrot0_sof = <CMDQ_EVENT_MDPSYS_MDP_WROT0_SOF>;
			mdp_tdshp_sof = <CMDQ_EVENT_MDPSYS_MDP_TDSHP0_SOF>;
			mdp_wrot2_write_frame_done = <CMDQ_EVENT_MDPSYS_MDP_WROT2_FRAME_DONE>;
			mdp_wrot0_write_frame_done = <CMDQ_EVENT_MDPSYS_MDP_WROT0_FRAME_DONE>;
			mdp_tdshp_frame_done = <CMDQ_EVENT_MDPSYS_MDP_TDSHP0_FRAME_DONE>;
			mdp_rsz2_frame_done = <CMDQ_EVENT_MDPSYS_MDP_RSZ2_FRAME_DONE>;
			mdp_rsz0_frame_done = <CMDQ_EVENT_MDPSYS_MDP_RSZ0_FRAME_DONE>;
			mdp_rdma0_frame_done = <CMDQ_EVENT_MDPSYS_MDP_RDMA0_FRAME_DONE>;
			mdp_hdr0_frame_done = <CMDQ_EVENT_MDPSYS_MDP_HDR0_FRAME_DONE>;
			mdp_aal_frame_done = <CMDQ_EVENT_MDPSYS_MDP_AAL0_FRAME_DONE>;
			stream_done_0 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_0>;
			stream_done_1 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_1>;
			stream_done_2 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_2>;
			stream_done_3 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_3>;
			stream_done_4 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_4>;
			stream_done_5 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_5>;
			stream_done_6 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_6>;
			stream_done_7 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_7>;
			stream_done_8 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_8>;
			stream_done_9 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_9>;
			stream_done_10 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_10>;
			stream_done_11 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_11>;
			stream_done_12 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_12>;
			stream_done_13 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_13>;
			stream_done_14 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_14>;
			stream_done_15 = <CMDQ_EVENT_MDPSYS_STREAM_DONE_ENG_EVENT_15>;
			mdp_wrot2_rst_done = <CMDQ_EVENT_MDPSYS_MDP_WROT2_SW_RST_DONE_ENG_EVENT>;
			mdp_wrot0_rst_done = <CMDQ_EVENT_MDPSYS_MDP_WROT0_SW_RST_DONE_ENG_EVENT>;
			mdp_rdma0_rst_done = <CMDQ_EVENT_MDPSYS_MDP_RDMA0_SW_RST_DONE_ENG_EVENT>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT6)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT7)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT9)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT10)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT12)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT13)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT14)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT6)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT7)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT9)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT10)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT12)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT13)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT14)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT15)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT16)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT17)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT18)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT19)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT20)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT21)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT22)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT23)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT24)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT25)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"mdp_rdma0",
				"mdp_wrot0",
				"mdp_wrot2",
				"l9_img_imgi_d1",
				"l9_img_imgbi_d1",
				"l9_img_dmgi_d1",
				"l9_img_depi_d1",
				"l9_img_ice_d1",
				"l9_img_smti_d1",
				"l9_img_smto_d2",
				"l9_img_smto_d1",
				"l9_img_crzo_d1",
				"l9_img_img3o_d1",
				"l9_img_vipi_d1",
				"l9_img_smti_d5",
				"l9_img_timgo_d1",
				"l9_img_ufbc_w0",
				"l9_img_ufbc_r0",
				"l11_img_imgi_d1",
				"l11_img_imgbi_d1",
				"l11_img_dmgi_d1",
				"l11_img_depi_d1",
				"l11_img_ice_d1",
				"l11_img_smti_d1",
				"l11_img_smto_d2",
				"l11_img_smto_d1",
				"l11_img_crzo_d1",
				"l11_img_img3o_d1",
				"l11_img_vipi_d1",
				"l11_img_smti_d5",
				"l11_img_timgo_d1",
				"l11_img_ufbc_w0",
				"l11_img_ufbc_r0",
				"l11_img_wpe_rdma1",
				"l11_img_wpe_rdma0",
				"l11_img_wpe_wdma",
				"l11_img_mfb_rdma0",
				"l11_img_mfb_rdma1",
				"l11_img_mfb_rdma2",
				"l11_img_mfb_rdma3",
				"l11_img_mfb_rdma4",
				"l11_img_mfb_rdma5",
				"l11_img_mfb_wdma0",
				"l11_img_mfb_wdma1";
			operating-points-v2 = <&opp_table_mdp0>, <&opp_table_img>;
			mdp-opp = <&opp_table_mdp0>;
			isp-opp = <&opp_table_img>;
			mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			isp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			dre30_hist_sram_start = /bits/ 16 <1536>;
			pq_rb_thread_id = /bits/ 16 <19>;
			pq_rb_event_lock = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_MDP_WAIT>;
			pq_rb_event_unlock = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_MDP_SET>;
		};

		mdp_mutex0: mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
		};

		mdp_rdma0: mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
		};

		mdp_hdr0: mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
			clock-names = "MDP_HDR0";
		};

		mdp_aal0: mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
			clock-names = "MDP_AAL0";
		};

		mdp_rsz0: mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
		};

		mdp_tdshp0: mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
		};

		mdp_wrot0: mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
			clock-names = "MDP_WROT0";
		};

		mdp_rsz2: mdp_rsz2@1f013000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f013000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ2>;
			clock-names = "MDP_RSZ2";
		};

		mdp_wrot2: mdp_wrot2@1f015000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f015000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT2>;
			clock-names = "MDP_WROT2";
		};
/*
		hre_top_mdpsys: hre_top_mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
		};
*/

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6855-iommu-debug";
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_LARB9_PORT0>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6855-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2>,
				<&smi_larb4 &smi_larb7 &smi_larb9>,
				<&smi_larb11 &smi_larb13 &smi_larb14>,
				<&smi_larb16 &smi_larb17 &smi_larb20>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_SMI>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mtk_dmabufheap_debug0: dmaheap_test0 {
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			dma-ranges = <0x1 0x0 0x1 0x0 0x3 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT3>;
		};

		mtk_dmabufheap_debug1: dmaheap_test1 {
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x3 0x0>;
			iommus = <&disp_iommu M4U_LARB1_PORT1>;
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		extcon_usb: extcon_usb {
			compatible = "mediatek,extcon-usb";
			vbus-supply = <&mt6375_otg_vbus>;
			vbus-voltage = <5000000>;
			vbus-current = <1800000>;
			charger = <&mt6375_chg>;
			tcpc = "type_c_port0";
			mediatek,bypss-typec-sink = <1>;
			mediatek,u2;
			port {
				usb_role: endpoint@0 {
					remote-endpoint = <&musb_drd_switch>;
				};
			};
		};

		rt-pd-manager {
			compatible = "mediatek,rt-pd-manager";
		};

		regulator_vibrator: regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6369_vibr>;
			};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <2047>;
			};
		};

		scp_clk_ctrl: scp_clk_ctrl@1c721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			reg = <0 0x1c721000 0 0x1000>; /* clk */
		};

		scp_gpio: scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio", "syscon";
			reg = <0 0x10005000 0 0x1000>;
		};

		scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>, /* 624M */
				<&topckgen_clk CLK_TOP_UNIVPLL_D3>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>, /* 728M */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MAINPLL_D7>,
				<&topckgen_clk CLK_TOP_OSC_D10>;

			clock-names = "clk_mux",
				"clk_pll_0",
				"clk_pll_1", /* 624M */
				"clk_pll_2",
				"clk_pll_3", /* 728M */
				"clk_pll_4",
				"clk_pll_5",
				"clk_pll_6",
				"clk_pll_7",
				"clk_pll_8";

			scp-cores = <1>;
			vlp-support;
			vlpck-support;
			vlpck-bypass-phase1;

			dvfs-opp =
			/* vlp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
			< 750000	750000	0xff		0xfff		100  0	0x0>,
			< 750000	750000	0xff		0xfff		133  0	0x0>,
			< 750000	750000	0xff		0xfff		200  0	0x0>,
			< 750000	750000	0xff		0xfff		400  0	0x0>,
			< 750000	750000	0xff		0xfff		624  1	0x1>,
			< 750000	750000	0xff		0xfff		728  3	0x3>;

			gpio-base = <&scp_gpio>;
			gpio-vreq = <0x458 0x7 4>;
			gpio-vreq-mode = <0>;

			do-ulposc-cali;
			fmeter_clksys = <&vlp_cksys_clk>;
			ulposc_clksys = <&vlp_cksys_clk>;
			scp_clk_ctrl = <&scp_clk_ctrl>;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v2";
			ulposc-cali-num = <1>;
			ulposc-cali-target = <400>;
			ulposc-cali-config =
				/* con0		con1	con2 */
				<0x005ea940	0x2900	0x41>;
			clk-dbg-ver = "v2";
			/* ccf-fmeter-support; */
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		mminfra-debug@1e827000 {
			compatible = "mediatek,mminfra-debug";
			reg = <0 0x1e827000 0 0x80>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH 0>;
			mminfra-bkrs = <1>;
			init-clk-on;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "clk0", "clk1", "clk2", "clk3";
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x14000000 0 0x1000>, /* dispsys */
				<0 0x14021000 0 0x1000>, /* disp_larb_0 */
				<0 0x14022000 0 0x1000>; /* disp_larb_1 */
			disp_larb0_fake_port = <4>;
			disp_larb1_fake_port = <4>;

			reg-names = "dispsys",
				"disp_larb_0",
				"disp_larb_1";
		};

		gce: gce@1e980000 {
			compatible = "mediatek,mt6855-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			mediatek,smi = <&smi_mdp_subcommon0>;
			unprepare_in_idle;
			prebuilt-enable;
			cmdq-log-perf-off;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB32_GCE_DM>;
			dma_mask_bit = <34>;
			skip-poll-sleep;
		};

		gce_sec: gce_mbox_sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			#mbox-cells = <3>;
			unprepare_in_idle;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>;
			clock-names = "gce";
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6855-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			mediatek,smi = <&smi_mdp_subcommon0>;
			unprepare_in_idle;
			prebuilt-enable;
			cmdq-log-perf-off;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB32_GCE_MM>;
			dma_mask_bit = <34>;
			skip-poll-sleep;
		};

		gce_m_sec: gce_mbox_m_sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			#mbox-cells = <3>;
			unprepare_in_idle;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>;
			clock-names = "gce";
		};

		ktf-cmdq-test {
			compatible = "mediatek,ktf-cmdq-test";
			mediatek,gce = <&gce>;
			mmsys_config = <&dispsys_config>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 8 0 CMDQ_THR_PRIO_1>,
				   <&gce 9 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				   <&gce 10 0 CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce_m>;
			mmsys_config = <&dispsys_config>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce_m 14 0 CMDQ_THR_PRIO_1>,
				 <&gce 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				 <&gce_m_sec 8 0 CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		btif: btif@1100c000 {
			compatible = "mediatek,btif";
				/*btif base*/
			reg = <0 0x1100c000 0 0x1000>,
				/*btif tx dma base*/
				<0 0x11300c00 0 0x80>,
				/*btif rx dma base*/
				<0 0x11300c80 0 0x80>,
				/*apdma clk addr*/
				<0 0x11036010 0 0x4>,
				/*apdma idle en addr*/
				<0 0x11036a84 0 0x4>;
				/*btif irq, IRQS_Sync ID, btif_irq_b*/
			interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif tx dma irq*/
				<GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif rx dma irq*/
				<GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_BTIF_BCLK>,
				/*btif clock*/
				<&pericfg_ao_clk CLK_PERAOP_APDMA>;
				/*ap dma clock*/
			clock-names = "btifc","apdmac";
		};

		smi_infra_disp_subcommon0: smi_infra_disp_subcomm0@1e807000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e807000 0 0x1000>;
			mediatek,common-id = <1>;
			init-power-on;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_infra_disp_subcommon1: smi_infra_disp_subcomm1@1e808000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e808000 0 0x1000>;
			mediatek,common-id = <2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_disp_common: smi_disp_comm@1e801000 {
			compatible = "mediatek,mt6855-smi-common",
					"mediatek,smi-common", "syscon";
			reg = <0 0x1e801000 0 0x1000>;
			mediatek,smi = <&smi_infra_disp_subcommon0 &smi_infra_disp_subcommon1>;
			mediatek,common-id = <0>;
			smi-common;
			operating-points-v2 = <&opp_table_mminfra>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_mdp_subcommon0: smi_mdp_sub_comm0@1e809000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e809000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <3>;
			mediatek,dump-with-comm = <0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_mdp_subcommon1: smi_mdp_sub_comm1@1e80a000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e80a000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <4>;
			mediatek,dump-with-comm = <0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_cam_mm_subcommon0: smi_cam_sub_comm0@1a00d000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1a00d000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <7>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_cam_mm_subcommon2: smi_cam_sub_comm2@1a00c000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1a00c000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <8>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_img_subcommon: smi_img_subcommon@1502f000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1502f000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon1>;
			mediatek,common-id = <5>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_LARB9>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_ipe_subcommon: smi_ipe_subcommon@1b00e000 {
			compatible = "mediatek,mt6855-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1b00e000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon1>;
			mediatek,common-id = <6>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_IPE>;
			clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_pd_dip1: smi_pd_dip1 {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_img_subcommon>;
			mediatek,comm-port-range = <0x2>;
			main-power;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>;
		};

		smi_pd_cam_main: smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon0 &smi_cam_mm_subcommon2>;
			mediatek,comm-port-range = <0x2 0x2>;
			main-power;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
		};

		smi_pd_isp_main: smi_pd_isp_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_img_subcommon>;
			mediatek,comm-port-range = <0x2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_MAIN>;
			power-reset = <0x1502000c 2>,
					<0x1582000c 0>;
		};

		smi_pd_cam_suba: smi_pd_cam_suba {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,comm-port-range = <0x2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBA>;
			power-reset = <0x1a04f00c 4>;
		};

		smi_pd_cam_subb: smi_pd_cam_subb {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,comm-port-range = <0x2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBB>;
			power-reset = <0x1a06f00c 4>;
		};

		smi_pd_disp: smi_pd_disp {
			compatible = "mediatek,smi-pd";
			mediatek,suspend-check-dev = <&smi_disp_common &smi_mdp_subcommon0>;
			mediatek,suspend-check-port = <0x3 0x2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			init-power-on;
			suspend-check;
		};

		smi_larb0: smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x14021000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <0>;
			init-power-on;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>;
			clock-names = "apb", "smi";
		};

		smi_larb1: smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1",
					"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x14022000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <1>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>;
			clock-names = "apb", "smi";
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <&smi_larb2>;
		};

		smi_larb2: smi_larb2@1f002000 {
			compatible = "mediatek,smi_larb2",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1f002000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon0>;
			mediatek,larb-id = <2>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			clocks = <&mdpsys_config_clk CLK_MDP_SMI0>,
					<&mdpsys_config_clk CLK_MDP_SMI0>;
			clock-names = "apb", "smi";
		};

		smi_larb4: smi_larb4@1602e000 {
			compatible = "mediatek,smi_larb4",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1602e000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <4>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VDE0>;
			clocks = <&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
					<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>;
			clock-names = "apb", "smi";
		};

		smi_larb7: smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x17010000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <7>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_VEN0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
					<&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
			clock-names = "apb", "smi";
		};

		smi_larb9: smi_larb9@1502e000 {
			compatible = "mediatek,smi_larb9",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1502e000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon>;
			mediatek,larb-id = <9>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_LARB9>;
			clock-names = "apb", "smi";
		};

		smi_larb11: smi_larb11@1582e000 {
			compatible = "mediatek,smi_larb11",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1582e000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon>;
			mediatek,larb-id = <11>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&imgsys2_clk CLK_IMGSYS2_LARB9>,
					<&imgsys2_clk CLK_IMGSYS2_LARB9>;
			clock-names = "apb", "smi";
		};

		smi_larb13: smi_larb13@1a001000 {
			compatible = "mediatek,smi_larb13",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a001000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <13>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
					<&camsys_main_clk CLK_CAM_M_LARB13>;
			clock-names = "apb", "smi";
		};

		smi_larb14: smi_larb14@1a002000 {
			compatible = "mediatek,smi_larb14",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a002000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <14>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
					<&camsys_main_clk CLK_CAM_M_LARB14>;
			clock-names = "apb", "smi";
		};

		smi_larb16: smi_larb16@1a00f000 {
			compatible = "mediatek,smi_larb16",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a00f000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <16>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
					<&camsys_rawa_clk CLK_CAM_RA_CAM>;
			clock-names = "apb", "smi";
		};

		smi_larb17: smi_larb17@1a010000 {
			compatible = "mediatek,smi_larb17",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a010000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <17>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
					<&camsys_rawb_clk CLK_CAM_RB_CAM>;
			clock-names = "apb", "smi";
		};

		aie@1b001000 {
			compatible = "mediatek,mt6855-aie", "mediatek,aie-hw2.0";
			reg = <0 0x1b001000 0 0x1000>;
			interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_IPE>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			clocks = <&ipesys_clk CLK_IPE_FD>,
					 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "aie",
						  "FDVT_CLK_IPE_LARB20";
			mboxes = <&gce_m 1 0 CMDQ_THR_PRIO_1>,
					 <&gce_m_sec 11 0 CMDQ_THR_PRIO_1>;
			iommus = <&disp_iommu M4U_LARB20_PORT0>,
					 <&disp_iommu M4U_LARB20_PORT1>,
					 <&disp_iommu M4U_LARB20_PORT2>,
					 <&disp_iommu M4U_LARB20_PORT3>;
			fdvt_frame_done = <CMDQ_EVENT_IPE_FDVT_DONE>;
			mediatek,larb = <&smi_larb20>;
		};

		rsc@1b003000 {
			compatible = "mediatek,rsc";
			mediatek,larb = <&smi_larb20>;
			reg = <0 0x1b003000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_IPE>;
			iommus = <&disp_iommu M4U_LARB20_PORT4>,
					 <&disp_iommu M4U_LARB20_PORT5>;
			interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 2 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "rsc_eof";
			gce-events = <&gce_m CMDQ_EVENT_IPE_RSC_DONE>;
			clocks = <&ipesys_clk CLK_IPE_RSC>,
					 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "RSC_CLK_IPE_RSC",
						  "RSC_CLK_IPE_LARB20";
		};

		smi_larb20: smi_larb20@1b00f000 {
			compatible = "mediatek,smi_larb20",
				"mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1b00f000 0 0x1000>;
			mediatek,smi = <&smi_ipe_subcommon>;
			mediatek,larb-id = <20>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_ISP_IPE>;
			clocks = <&ipesys_clk CLK_IPE_LARB20>,
					<&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "apb", "smi";
		};

		mmqos_wrapper {
			compatible = "mediatek,mt6855-mmqos-wrapper";
		};

		mmqos: interconnect {
			compatible = "mediatek,mt6855-mmqos";
			#mtk-interconnect-cells = <1>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
							  &smi_larb4 &smi_larb7 &smi_larb9
							  &smi_larb11 &smi_larb13 &smi_larb14
							  &smi_larb16 &smi_larb17 &smi_larb20>;
			mediatek,commons = <&smi_disp_common>;
			clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>;
			clock-names = "mm";
			interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_MMSYS
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-hrt-bw";
		};

		consys: consys@18002000 {
			compatible = "mediatek,mt6855-consys";
			#thermal-sensor-cells = <0>;
			#address-cells = <2>;
			#size-cells = <2>;
				/*CONN_MCU_CONFIG_BASE */
			reg = <0 0x18002000 0 0x1000>,
				/*TOP_RGU_BASE */
			    <0 0x1C007000 0 0x0100>,
				/*INFRACFG_AO_BASE */
			    <0 0x10001000 0 0x1000>,
				/*SPM_BASE */
			    <0 0x1C001000 0 0x1000>,
				/*CONN_HIF_ON_BASE */
			    <0 0x18007000 0 0x1000>,
				/*CONN_TOP_MISC_OFF_BASE */
			    <0 0x180b1000 0 0x1000>,
				/*CONN_MCU_CFG_ON_BASE */
			    <0 0x180a3000 0 0x1000>,
				/*CONN_MCU_CIRQ_BASE */
			    <0 0x180a5000 0 0x800>,
				/*CONN_TOP_MISC_ON_BASE */
			    <0 0x180c1000 0 0x1000>,
				/*CONN_HIF_PDMA_BASE */
			    <0 0x18004000 0 0x1000>,
				/* INFRASYS_COMMON AP2MD_PCCIF4_BASE */
			    <0 0x1024C000 0 0x40>;
				/*BGF_EINT */
			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>,
				/*WDT_EINT */
				   <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>,
				/*conn2ap_sw_irq*/
				   <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CONN>;
			emi-addr = <0>;
			emi-size = <0x500000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0x80000000>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF4_AP>;
			clock-names = "ccif";
		};

		disp_pwm: disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0",
					"mediatek,mt6855-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_DISP_PWM0>,
				<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
				<&topckgen_clk CLK_TOP_OSC_D4>;
			clock-names = "main", "mm", "pwm_src";
		};

		dispsys_config: dispsys_config@14000000 {
			compatible = "mediatek,mt6855-mmsys";
			reg = <0 0x14000000 0 0x1000>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT1>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_APB_BUS>,
				   <&dispsys_config_clk CLK_MM_26M>,
				   <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
			clock-num = <3>;
			fake-engine = <&smi_larb0 M4U_LARB0_PORT4>,
				<&smi_larb1 M4U_LARB1_PORT4>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			operating-points-v2 = <&opp_table_disp0>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(21) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";

			/* define threads, see mt6855-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";

			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			gce-event-names = "disp_mutex0_eof",
				"disp_token_stream_dirty0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_dsi0_sof0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2";

			gce-events =
				<&gce CMDQ_EVENT_DISPSYS_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_EVENT_DISPSYS_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_DISPSYS_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_RES_SWITCH";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<1>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<1>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<1>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<1>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<1>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<0>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<0>; /*MTK_DRM_OPT_RES_SWITCH*/
		};

		disp_mutex0: disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0",
					"mediatek,mt6855-disp-mutex";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
		};

		disp_ovl0: disp_ovl0@14002000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6855-disp-ovl";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0>,
				<&dispsys_config_clk CLK_MM_DISP_DUMMY_MOD_B0>;
			iommus = <&disp_iommu M4U_LARB0_PORT1>,
				<&disp_iommu M4U_LARB0_PORT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos",
						"DDP_COMPONENT_OVL0_fbdc_qos",
						"DDP_COMPONENT_OVL0_hrt_qos";
		};

		disp_ovl1_2l: disp_ovl1_2l@14004000 {
			compatible = "mediatek,disp_ovl1_2l",
					"mediatek,mt6855-disp-ovl";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL1_2L>,
				<&dispsys_config_clk CLK_MM_DISP_DUMMY_MOD_B0>;
			iommus = <&disp_iommu M4U_LARB1_PORT1>,
				<&disp_iommu M4U_LARB1_PORT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
		};

		disp_rsz0: disp_rsz0@14005000 {
			compatible = "mediatek,disp_rsz0",
				"mediatek,mt6855-disp-rsz";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		scp_infra: scp_infra@10001000 {
		    compatible = "mediatek,scpinfra";
		    reg = <0 0x10001000 0 0x1000>,	/* infracfg_ao */
			  <0 0x10006000 0 0x1000>,	/* spm */
			  <0 0x10000000 0 0x1000>;	/* topckgen */
		    #clock-cells = <1>;
		};

		opp_table_disp0: opp-table-disp0 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <594000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mminfra: opp-table-mminfra {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <343000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mdp0: opp-table-mdp0 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <344000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <594000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_venc: opp-table-venc {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <249000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_vdec: opp-table-vdec {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_cam: opp-table-cam {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <286000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <392000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_img: opp-table-img {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <343000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_ipe: opp-table-ipe {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		ktf-mmdvfs-test {
			compatible = "mediatek,ktf-mmdvfs-test";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "l1_r_disp_ovl1_2l",
						"l2_r_mdp_rdma0",
						"l4_r_hw_vdec_mc_ext";
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			force-step0 = <1>;
			release-step0 = <1>;
		};

		mmdvfs {
			compatible = "mediatek,mmdvfs";
			operating-points-v2 = <&opp_table_disp0>;
			mediatek,support_mux = "disp0", "mminfra", "venc",
				"vdec", "mdp0", "cam", "img1", "ipe";
			mediatek,mux_disp0 = "TOP_UNIVPLL_D6_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_TVDPLL";
			mediatek,mux_mminfra = "TOP_MAINPLL_D5_D2",
				"TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_UNIVPLL_D4";
			mediatek,mux_venc = "TOP_UNIVPLL_D5_D2",
				"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_vdec = "TOP_MAINPLL_D5_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_mdp0 = "TOP_MMPLL_D6_D2",
				"TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_TVDPLL";
			mediatek,mux_cam = "TOP_IMGPLL",
				"TOP_MMPLL_D7", "TOP_MAINPLL_D4",
				"TOP_UNIVPLL_D4";
			mediatek,mux_img1 = "TOP_MMPLL_D6_D2",
				"TOP_MMPLL_D4_D2", "TOP_MMPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_ipe = "TOP_MMPLL_D6_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";

			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			_vcore-supply = <&mt6363_vbuck2>;

			clocks = <&topckgen_clk CLK_TOP_DISP0_SEL>,	/* 0 */
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>,	/* 1 */
				<&topckgen_clk CLK_TOP_VENC_SEL>,	/* 2 */
				<&topckgen_clk CLK_TOP_VDEC_SEL>,	/* 3 */
				<&topckgen_clk CLK_TOP_MDP0_SEL>,	/* 4 */
				<&topckgen_clk CLK_TOP_CAM_SEL>,	/* 5 */
				<&topckgen_clk CLK_TOP_IMG1_SEL>,	/* 6 */
				<&topckgen_clk CLK_TOP_IPE_SEL>,	/* 7 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,	/* 8 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,	/* 9 */
				<&topckgen_clk CLK_TOP_MAINPLL_D5>,	/* 10 */
				<&topckgen_clk CLK_TOP_TVDPLL>,		/* 11 */
				<&topckgen_clk CLK_TOP_MMPLL_D6_D2>,	/* 12 */
				<&topckgen_clk CLK_TOP_MMPLL_D4_D2>,	/* 13 */
				<&topckgen_clk CLK_TOP_MAINPLL_D6>,	/* 14 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>,	/* 15 */
				<&topckgen_clk CLK_TOP_IMGPLL>,		/* 16 */
				<&topckgen_clk CLK_TOP_MMPLL_D7>,	/* 17 */
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,	/* 18 */
				<&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 19 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,	/* 20 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D5_D2>,	/* 21 */
				<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>;	/* 22 */

			clock-names = "disp0",	/* 0 */
				"mminfra",	/* 1 */
				"venc",		/* 2 */
				"vdec",		/* 3 */
				"mdp0",		/* 4 */
				"cam",		/* 5 */
				"img1",		/* 6 */
				"ipe",		/* 7 */
				"TOP_UNIVPLL_D6_D2",	/* 8 */
				"TOP_UNIVPLL_D4_D2",	/* 9 */
				"TOP_MAINPLL_D5",	/* 10 */
				"TOP_TVDPLL",		/* 11 */
				"TOP_MMPLL_D6_D2",	/* 12 */
				"TOP_MMPLL_D4_D2",	/* 13 */
				"TOP_MAINPLL_D6",	/* 14 */
				"TOP_UNIVPLL_D4",	/* 15 */
				"TOP_IMGPLL",		/* 16 */
				"TOP_MMPLL_D7",		/* 17 */
				"TOP_MAINPLL_D4",	/* 18 */
				"TOP_MMPLL_D6",		/* 19 */
				"TOP_UNIVPLL_D6",	/* 20 */
				"TOP_UNIVPLL_D5_D2",	/* 21 */
				"TOP_MAINPLL_D5_D2";	/* 22 */
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0 0x1a004000 0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0 0x1a005000 0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0 0x1a006000 0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0 0x1a007000 0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0 0x1a008000 0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0 0x1a009000 0 0x1000>;
		};

		seninf7@1a00a000 {
			compatible = "mediatek,seninf7";
			reg = <0 0x1a00a000 0 0x1000>;
		};

		seninf8@1a00b000 {
			compatible = "mediatek,seninf8";
			reg = <0 0x1a00b000 0 0x1000>;
		};

		seninf_top:seninf_top@1a004000 {
			compatible = "mediatek,seninf_top";
			reg = <0 0x1a004000 0 0x1000>;
	#if 0
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
	#endif
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>,
					<&scpsys MT6855_POWER_DOMAIN_CSI_RX>;
			mediatek,platform = "mt6855";
			mediatek,seninf_max_num = "8";
			clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
					<&topckgen_clk CLK_TOP_SENINF_SEL>,
					<&topckgen_clk CLK_TOP_SENINF1_SEL>,
					<&topckgen_clk CLK_TOP_SENINF2_SEL>,
					<&topckgen_clk CLK_TOP_SENINF3_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG5_SEL>,
					<&topckgen_clk CLK_TOP_CAMTG6_SEL>,
					<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
					<&topckgen_clk CLK_TOP_UNIVPLL_192M_D8>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D6_D8>,
					<&topckgen_clk CLK_TOP_UNIVPLL_192M_D4>,
					<&topckgen_clk CLK_TOP_F26M_CK_D2>,
					<&topckgen_clk CLK_TOP_UNIVPLL_192M_D16>,
					<&topckgen_clk CLK_TOP_UNIVPLL_192M_D32>;
			clock-names = "CAMSYS_SENINF_CGPDN",
					"TOP_MUX_SENINF",
					"TOP_MUX_SENINF1",
					"TOP_MUX_SENINF2",
					"TOP_MUX_SENINF3",
					"TOP_MUX_CAMTG",
					"TOP_MUX_CAMTG2",
					"TOP_MUX_CAMTG3",
					"TOP_MUX_CAMTG4",
					"TOP_MUX_CAMTG5",
					"TOP_MUX_CAMTG6",
					"TOP_CLK26M",
					"TOP_UNIVP_192M_D8",
					"TOP_UNIVPLL_D6_D8",
					"TOP_UNIVP_192M_D4",
					"TOP_F26M_CK_D2",
					"TOP_UNIVP_192M_D16",
					"TOP_UNIVP_192M_D32";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		kd_camera_hw1:kd_camera_hw1@1a004000 {
			compatible = "mediatek,imgsensor";
		};

		seninf_n3d_top: seninf_n3d_top@1a004000 {
			compatible = "mediatek,seninf_n3d_top";
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;

			reg = <0 0x1a004000 0 0x100>,
			      <0 0x1a004100 0 0x100>,
			      <0 0x1a004200 0 0x100>;
			reg-names = "seninf_top",
				    "seninf_n3d_a",
				    "seninf_n3d_b";

			clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMTM_SEL";
		};

		cam_qos_legacy {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam_qos_legacy";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;

			l13_cam_mrawi = <M4U_LARB13_PORT0>;
			l13_cam_mrawo0 = <M4U_LARB13_PORT1>;
			l13_cam_mrawo1 = <M4U_LARB13_PORT2>;
			l13_cam_camsv4 = <M4U_LARB13_PORT6>;
			l13_cam_camsv5 = <M4U_LARB13_PORT7>;
			l13_cam_camsv6 = <M4U_LARB13_PORT8>;

			l16_cam_imgo_r1_a = <M4U_LARB16_PORT0>;
			l16_cam_rrzo_r1_a = <M4U_LARB16_PORT1>;
			l16_cam_cqi_r1_a = <M4U_LARB16_PORT2>;
			l16_cam_bpci_r1_a = <M4U_LARB16_PORT3>;
			l16_cam_yuvo_r1_a = <M4U_LARB16_PORT4>;
			l16_cam_ufdi_r2_a = <M4U_LARB16_PORT5>;
			l16_cam_rawi_r2_a = <M4U_LARB16_PORT6>;
			l16_cam_rawi_r3_a = <M4U_LARB16_PORT7>;
			l16_cam_aao_r1_a = <M4U_LARB16_PORT8>;
			l16_cam_afo_r1_a = <M4U_LARB16_PORT9>;
			l16_cam_flko_r1_a = <M4U_LARB16_PORT10>;
			l16_cam_lceso_r1_a = <M4U_LARB16_PORT11>;
			l16_cam_crzo_r1_a = <M4U_LARB16_PORT12>;
			l16_cam_ltmso_r1_a = <M4U_LARB16_PORT13>;
			l16_cam_rsso_r1_a = <M4U_LARB16_PORT14>;
			l16_cam_aaho_r1_a = <M4U_LARB16_PORT15>;
			l16_cam_lsci_r1_a = <M4U_LARB16_PORT16>;

			l17_cam_imgo_r1_b = <M4U_LARB17_PORT0>;
			l17_cam_rrzo_r1_b = <M4U_LARB17_PORT1>;
			l17_cam_cqi_r1_b = <M4U_LARB17_PORT2>;
			l17_cam_bpci_r1_b = <M4U_LARB17_PORT3>;
			l17_cam_yuvo_r1_b = <M4U_LARB17_PORT4>;
			l17_cam_ufdi_r2_b = <M4U_LARB17_PORT5>;
			l17_cam_rawi_r2_b = <M4U_LARB17_PORT6>;
			l17_cam_rawi_r3_b = <M4U_LARB17_PORT7>;
			l17_cam_aao_r1_b = <M4U_LARB17_PORT8>;
			l17_cam_afo_r1_b = <M4U_LARB17_PORT9>;
			l17_cam_flko_r1_b = <M4U_LARB17_PORT10>;
			l17_cam_lceso_r1_b = <M4U_LARB17_PORT11>;
			l17_cam_crzo_r1_b = <M4U_LARB17_PORT12>;
			l17_cam_ltmso_r1_b = <M4U_LARB17_PORT13>;
			l17_cam_rsso_r1_b = <M4U_LARB17_PORT14>;
			l17_cam_aaho_r1_b = <M4U_LARB17_PORT15>;
			l17_cam_lsci_r1_b = <M4U_LARB17_PORT16>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;

			iommus = /* imgsys_config, msf_b and wpe */
				<&disp_iommu M4U_LARB9_PORT0>,
				<&disp_iommu M4U_LARB9_PORT1>,
				<&disp_iommu M4U_LARB9_PORT2>,
				<&disp_iommu M4U_LARB9_PORT3>,
				<&disp_iommu M4U_LARB9_PORT4>,
				<&disp_iommu M4U_LARB9_PORT5>,
				<&disp_iommu M4U_LARB9_PORT6>,
				<&disp_iommu M4U_LARB9_PORT7>,
				<&disp_iommu M4U_LARB9_PORT8>,
				<&disp_iommu M4U_LARB9_PORT9>,
				<&disp_iommu M4U_LARB9_PORT10>,
				<&disp_iommu M4U_LARB9_PORT11>,
				<&disp_iommu M4U_LARB9_PORT12>,
				<&disp_iommu M4U_LARB9_PORT13>,
				<&disp_iommu M4U_LARB9_PORT14>,
				<&disp_iommu M4U_LARB9_PORT15>,
				<&disp_iommu M4U_LARB9_PORT16>,
				<&disp_iommu M4U_LARB9_PORT17>,
				<&disp_iommu M4U_LARB9_PORT18>,
				<&disp_iommu M4U_LARB9_PORT19>,
				<&disp_iommu M4U_LARB9_PORT20>,
				<&disp_iommu M4U_LARB9_PORT21>,
				<&disp_iommu M4U_LARB9_PORT22>,
				<&disp_iommu M4U_LARB9_PORT23>,
				<&disp_iommu M4U_LARB9_PORT24>,
				<&disp_iommu M4U_LARB9_PORT25>,

				<&disp_iommu M4U_LARB11_PORT0>,
				<&disp_iommu M4U_LARB11_PORT1>,
				<&disp_iommu M4U_LARB11_PORT2>,
				<&disp_iommu M4U_LARB11_PORT3>,
				<&disp_iommu M4U_LARB11_PORT4>,
				<&disp_iommu M4U_LARB11_PORT5>,
				<&disp_iommu M4U_LARB11_PORT6>,
				<&disp_iommu M4U_LARB11_PORT7>,
				<&disp_iommu M4U_LARB11_PORT8>,
				<&disp_iommu M4U_LARB11_PORT9>,
				<&disp_iommu M4U_LARB11_PORT10>,
				<&disp_iommu M4U_LARB11_PORT11>,
				<&disp_iommu M4U_LARB11_PORT12>,
				<&disp_iommu M4U_LARB11_PORT13>,
				<&disp_iommu M4U_LARB11_PORT14>,
				<&disp_iommu M4U_LARB11_PORT15>,
				<&disp_iommu M4U_LARB11_PORT16>,
				<&disp_iommu M4U_LARB11_PORT17>,
				<&disp_iommu M4U_LARB11_PORT18>,
				<&disp_iommu M4U_LARB11_PORT19>,
				<&disp_iommu M4U_LARB11_PORT20>,
				<&disp_iommu M4U_LARB11_PORT21>,
				<&disp_iommu M4U_LARB11_PORT22>,
				<&disp_iommu M4U_LARB11_PORT23>,
				<&disp_iommu M4U_LARB11_PORT24>,
				<&disp_iommu M4U_LARB11_PORT25>,

				/* mraw */
				<&disp_iommu M4U_LARB13_PORT0>,
				<&disp_iommu M4U_LARB13_PORT1>,
				<&disp_iommu M4U_LARB13_PORT2>,

				/* camsv */
				<&disp_iommu M4U_LARB13_PORT6>,
				<&disp_iommu M4U_LARB13_PORT7>,
				<&disp_iommu M4U_LARB13_PORT8>,

				/* isp p1 */
				<&disp_iommu M4U_LARB16_PORT0>,
				<&disp_iommu M4U_LARB16_PORT1>,
				<&disp_iommu M4U_LARB16_PORT2>,
				<&disp_iommu M4U_LARB16_PORT3>,
				<&disp_iommu M4U_LARB16_PORT4>,
				<&disp_iommu M4U_LARB16_PORT5>,
				<&disp_iommu M4U_LARB16_PORT6>,
				<&disp_iommu M4U_LARB16_PORT7>,
				<&disp_iommu M4U_LARB16_PORT8>,
				<&disp_iommu M4U_LARB16_PORT9>,
				<&disp_iommu M4U_LARB16_PORT10>,
				<&disp_iommu M4U_LARB16_PORT11>,
				<&disp_iommu M4U_LARB16_PORT12>,
				<&disp_iommu M4U_LARB16_PORT13>,
				<&disp_iommu M4U_LARB16_PORT14>,
				<&disp_iommu M4U_LARB16_PORT15>,
				<&disp_iommu M4U_LARB16_PORT16>,

				<&disp_iommu M4U_LARB17_PORT0>,
				<&disp_iommu M4U_LARB17_PORT1>,
				<&disp_iommu M4U_LARB17_PORT2>,
				<&disp_iommu M4U_LARB17_PORT3>,
				<&disp_iommu M4U_LARB17_PORT4>,
				<&disp_iommu M4U_LARB17_PORT5>,
				<&disp_iommu M4U_LARB17_PORT6>,
				<&disp_iommu M4U_LARB17_PORT7>,
				<&disp_iommu M4U_LARB17_PORT8>,
				<&disp_iommu M4U_LARB17_PORT9>,
				<&disp_iommu M4U_LARB17_PORT10>,
				<&disp_iommu M4U_LARB17_PORT11>,
				<&disp_iommu M4U_LARB17_PORT12>,
				<&disp_iommu M4U_LARB17_PORT13>,
				<&disp_iommu M4U_LARB17_PORT14>,
				<&disp_iommu M4U_LARB17_PORT15>,
				<&disp_iommu M4U_LARB17_PORT16>;
		};

		camisp_legacy: camisp_legacy@1a000000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camisp_legacy";
			reg = <0 0x1a000000 0 0x10000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_MAIN>;
			mediatek,larb = <&smi_larb13>;
			mediatek,platform = "mt6855";

			#clock-cells = <1>;
			/* Camera CCF */
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV1>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV2>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV3>,
				 <&camsys_main_clk CLK_CAM_M_LARB13>,
				 <&camsys_main_clk CLK_CAM_M_LARB14>,
				 <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
				 <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAM>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				 <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAM>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMSV1_CGPDN",
				      "CAMSYS_CAMSV2_CGPDN",
				      "CAMSYS_CAMSV3_CGPDN",
				      "CAMSYS_LARB13_CGPDN",
				      "CAMSYS_LARB14_CGPDN",
				      "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_MAIN_CAM2MM_GALS_CGPDN",
				      "CAMSYS_RAWALARB16_CGPDN",
				      "CAMSYS_RAWACAM_CGPDN",
				      "CAMSYS_RAWATG_CGPDN",
				      "CAMSYS_RAWBLARB17_CGPDN",
				      "CAMSYS_RAWBCAM_CGPDN",
				      "CAMSYS_RAWBTG_CGPDN",
				      "TOPCKGEN_TOP_MUX_CAMTM";
		};

		cam1_legacy: cam1_legacy@1a030000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_legacy";
			reg = <0 0x1a030000 0 0x8000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBA>;
			mediatek,larb = <&smi_larb16>;
		};

		cam1_inner_legacy@1a038000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0 0x1a038000 0 0x8000>;
		};

		camsys_rawa_legacy: camsys_rawa_legacy@1a04f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawa_legacy";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam2_legacy: cam2_legacy@1a050000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_legacy";
			reg = <0 0x1a050000 0 0x8000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_CAM_SUBB>;
			mediatek,larb = <&smi_larb17>;
		};

		cam2_inner_legacy@1a058000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0 0x1a058000 0 0x8000>;
		};

		camsys_rawb_legacy: camsys_rawb_legacy@1a06f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawb_legacy";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		/* Dummy */
		cam3_legacy: cam3_legacy@1a070000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_legacy";
			reg = <0 0x1a070000 0 0x8000>;
		};

		/* Dummy */
		cam3_inner_legacy@1a078000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0 0x1a078000 0 0x8000>;
		};

		/* Dummy */
		camsys_rawc_legacy: camsys_rawc_legacy@1a08f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawc_legacy";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsv2_legacy: camsv2_legacy@1a092000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv2_legacy";
			reg = <0 0x1a092000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv3_legacy: camsv3_legacy@1a093000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv3_legacy";
			reg = <0 0x1a093000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv4_legacy: camsv4_legacy@1a094000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv4_legacy";
			reg = <0 0x1a094000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv5_legacy: camsv5_legacy@1a095000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv5_legacy";
			reg = <0 0x1a095000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv6_legacy: camsv6_legacy@1a096000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv6_legacy";
			reg = <0 0x1a096000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv7_legacy: camsv7_legacy@1a097000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv7_legacy";
			reg = <0 0x1a097000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		scp: scp@1c700000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0 0x1c400000 0 0x100000>, /* tcm */
			      <0 0x1c724000 0 0x1000>, /* cfg */
			      <0 0x1c721000 0 0x1000>, /* clk*/
			      <0 0x1c730000 0 0x1000>, /* cfg core0 */
			      <0 0x1c740000 0 0x1000>, /* cfg core1 */
			      <0 0x1c752000 0 0x1000>, /* bus tracker */
			      <0 0x1c760000 0 0x40000>, /* llc */
			      <0 0x1c7a5000 0 0x4>, /* cfg_sec */
			      <0 0x1c7fb000 0 0x100>, /* mbox0 base */
			      <0 0x1c7fb100 0 0x4>, /* mbox0 set */
			      <0 0x1c7fb10c 0 0x4>, /* mbox0 clr */
			      <0 0x1c7a5020 0 0x4>, /* mbox0 init */
			      <0 0x1c7fc000 0 0x100>, /* mbox1 base */
			      <0 0x1c7fc100 0 0x4>, /* mbox1 set */
			      <0 0x1c7fc10c 0 0x4>, /* mbox1 clr */
			      <0 0x1c7a5024 0 0x4>, /* mbox1 init */
			      <0 0x1c7fd000 0 0x100>, /* mbox2 base */
			      <0 0x1c7fd100 0 0x4>, /* mbox2 set */
			      <0 0x1c7fd10c 0 0x4>, /* mbox2 clr */
			      <0 0x1c7a5028 0 0x4>, /* mbox2 init */
			      <0 0x1c7fe000 0 0x100>, /* mbox3 base */
			      <0 0x1c7fe100 0 0x4>, /* mbox3 set */
			      <0 0x1c7fe10c 0 0x4>, /* mbox3 clr */
			      <0 0x1c7a502c 0 0x4>, /* mbox3 init */
			      <0 0x1c7ff000 0 0x100>, /* mbox4 base */
			      <0 0x1c7ff100 0 0x4>, /* mbox4 set */
			      <0 0x1c7ff10c 0 0x4>, /* mbox4 clr */
			      <0 0x1c7a5030 0 0x4>; /* mbox4 init */

			reg-names = "scp_sram_base",
				    "scp_cfgreg",
				    "scp_clkreg",
				    "scp_cfgreg_core0",
				    "scp_cfgreg_core1",
				    "scp_bus_tracker",
				    "scp_l1creg",
				    "scp_cfgreg_sec",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_init",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_init",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_init",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_init",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_init";

			interrupts = <GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
					  "ipc1",
					  "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4";

			core_0 = "enable";
			scp_hwvoter = "disable";
			scp_sramSize = <0x00100000>;
			core_nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			mbox_count = <4>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
			<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
			<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
			<16 0  1>,/* IPI_OUT_TEST_1 */
			//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
			<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
			<18 1  2>,/* IPI_OUT_SCPCTL_1 */
			< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
			< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
			< 6 2  1>,/* IPI_OUT_TEST_0 */
			<41 2  2>,/* IPI_OUT_DEBUG_CMD */
			//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
			<33 2 16>,/* IPI_OUT_SCP_CONNSYS */
			< 3 3  2>,/* IPI_OUT_APCCCI_0 */
			<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
			<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<29 3 16>,/* IPI_OUT_SENSOR_CTRL */
			<31 3  7>;/* IPI_OUT_SENSOR_NOTIFY */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
			< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
			<36 0  1 0>,/* IPI_IN_AUDIO_ACDDET_1 */
			<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
			//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
			<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
			<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
			<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
			< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
			< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
			//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
			<34 2 16 0>,/* IPI_IN_SCP_CONNSYS */
			<42 2  8 0>,/* IPI_IN_RV_SPK_PROCESS */
			< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
			<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
			<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
			<35 3  4 1>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<30 3  2 0>,/* IPI_IN_SENSOR_CTRL */
			<32 3  7 0>;/* IPI_IN_SENSOR_NOTIFY */

			//legacy_table =<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
			//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
			//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
			//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
			//		<6>, /* out_size */
			//		<6>; /* in_size */

			/* feature, frequecy, coreid */
			scp_feature_tbl = < 0   5 1>,	/* vow */
					  < 1 350 0>,	/* sensor */
					  < 2  26 0>,	/* flp */
					  < 3   0 0>,	/* rtos */
					  < 4 200 1>,	/* speaker */
					  < 5   0 0>,	/* vcore */
					  < 6 135 1>,	/* barge in */
					  < 7  10 1>,	/* vow dump */
					  < 8  80 1>,	/* vow vendor M */
					  < 9  43 1>,	/* vow vendor A */
					  <10  22 1>,	/* vow vendor G */
					  <11  20 1>,	/* vow dual mic */
					  <12 100 1>,	/* vow dual mic barge in */
					  <13 200 0>,	/* ultrasound */
					  <14 100 0>;	/* spk process */


			secure_dump = "enable";	/* enable dump via secure world */
			secure_dump_size = <0x280000>;

			scp_mem_key = "mediatek,reserve-memory-scp_share";

			/* feature ID, size, alignment */
			scp_mem_tbl = < 0 0x0      0x0>, /* secure dump,*/
							 /* its size is in secure_dump_size */
				      < 1 0x4A700  0x0>, /* vow */
				      < 2 0x100000 0x0>, /* sensor main*/
				      < 3 0x180000 0x0>, /* logger */
				      < 4 0x200000 0x0>, /* audio 2M*/
				      < 7 0x19000  0x0>, /* ultrasound*/
				      < 8 0x10000  0x0>, /* sensor supper*/
				      < 9 0x1000   0x0>, /* sensor list */
				      <10 0x2000   0x0>, /* sensor debug */
				      <11 0x100    0x0>, /* sensor custom writer */
				      <12 0x100    0x0>, /* sensor custom reader */
				      <13 0x19000  0x0>; /* rv spk, 0x1000(share)+0x18000(memif)*/

			memorydump = <0x100000>, /* l2tcm */
				     <0x03c000>, /* l1c */
				     <0x003c00>, /* regdump */
				     <0x000400>, /* trace buffer */
				     <0x100000>; /* dram */
		};

		disp_rdma0: disp_rdma0@14006000 {
			compatible = "mediatek,disp_rdma0",
				"mediatek,mt6855-disp-rdma";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA0>;
			iommus = <&disp_iommu M4U_LARB1_PORT0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos",
						"DDP_COMPONENT_RDMA0_hrt_qos";
		};

		disp_tdshp0: disp_tdshp@14007000 {
			compatible = "mediatek,disp_tdshp0",
				"mediatek,mt6855-disp-tdshp";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0>;
		};

		disp_color0: disp_color0@14009000 {
			compatible = "mediatek,disp_color0",
				"mediatek,mt6855-disp-color";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		disp_ccorr0: disp_ccorr0@1400a000 {
			compatible = "mediatek,disp_ccorr0",
				"mediatek,mt6855-disp-ccorr";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
			ccorr_bit = <13>;
			ccorr_num_per_pipe = <1>;
			ccorr_linear_per_pipe = <0x01>;
			ccorr_prim_force_linear = <0x0>;
		};

		disp_aal0: disp_aal0@1400d000 {
			compatible = "mediatek,disp_aal0",
				"mediatek,mt6855-disp-aal";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0: disp_gamma0@1400e000 {
			compatible = "mediatek,disp_gamma0",
				"mediatek,mt6855-disp-gamma";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
			gamma_data_mode = <2>;
			color_protect_red = <0>;
			color_protect_green = <0>;
			color_protect_blue = <0>;
			color_protect_white = <0>;
			color_protect_black = <0>;
			color_protect_lsb = <0>;
		};

		disp_postmask0: disp_postmask0@1400f000 {
			compatible = "mediatek,disp_postmask0",
				"mediatek,mt6855-disp-postmask";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		disp_dither0: disp_dither0@14010000 {
			compatible = "mediatek,disp_dither0",
				"mediatek,mt6855-disp-dither";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
			pure_clr_det = <0>;
			pure_clr_num = <7>;
			pure_clr_rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dsc_wrap0: disp_dsc_wrap0@14015000 {
			compatible = "mediatek,disp_dsc_wrap",
					"mediatek,mt6855-disp-dsc";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>;
		};

		gateic0: gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
		};

		mipi_tx_config0: mipi_tx_config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
					"mediatek,mt6855-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		dsi0: dsi@14017000 {
			compatible = "mediatek,dsi0",
					"mediatek,mt6855-dsi";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSI0>,
				<&dispsys_config_clk CLK_MM_DSI>,
				<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
		};

		dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_wdma0: disp_wdma0@14018000 {
			compatible = "mediatek,disp_wdma0",
					"mediatek,mt6855-disp-wdma";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_LARB0_PORT3>;
		};

		disp_ufbc_wdma: disp_ufbc_wdma@14019000 {
			compatible = "mediatek,disp_ufbc_wdma",
					"mediatek,mt6855-disp-ufbc-wdma";
			reg = <0 0x14019000 0 0x10000>;
			interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_LARB1_PORT3>;
		};

		pd_adapter: pd_adapter {
			compatible = "mediatek,pd_adapter";
			boot_mode = <&chosen>;
			adapter_name = "pd_adapter";
			force_cv;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
		};

		flashlight_core: flashlight_core {
			compatible = "mediatek,flashlight_core";
		};

		mtk_composite_v4l2_1: mtk_composite_v4l2_1 {
			compatible = "mediatek,mtk_composite_v4l2_1";
		};

		camera_af_hw_node: camera_af_hw_node {
			compatible = "mediatek,camera_af_lens";
		};

		mtk_ctd: mtk_ctd {
			compatible = "mediatek,mtk_ctd";
			bc12 = <&mt6375_chg>;
			bc12_sel = <0>;
		};

		subpmic_pmu_eint: subpmic_pmu_eint {
		};

		smart_pa: smart_pa {
		};

		afe: mt6855-afe-pcm@11050000 {
			compatible = "mediatek,mt6855-sound";
			reg = <0 0x11050000 0 0x2000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
			topckgen = <&topckgen_clk>;
			apmixedsys = <&apmixedsys_clk>;
			infracfg = <&infracfg_ao_clk>;
			pericfg = <&pericfg_ao_clk>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_AUDIO>;

			clocks = <&afe_clk CLK_AFE_AFE>,
				<&afe_clk CLK_AFE_DAC>,
				<&afe_clk CLK_AFE_DAC_PREDIS>,
				<&afe_clk CLK_AFE_ADC>,
				<&afe_clk CLK_AFE_22M>,
				<&afe_clk CLK_AFE_24M>,
				<&afe_clk CLK_AFE_APLL_TUNER>,
				<&afe_clk CLK_AFE_APLL2_TUNER>,
				<&afe_clk CLK_AFE_TML>,
				<&afe_clk CLK_AFE_NLE>,
				<&afe_clk CLK_AFE_GENERAL3_ASRC>,
				<&afe_clk CLK_AFE_CONNSYS_I2S_ASRC>,
				<&afe_clk CLK_AFE_GENERAL1_ASRC>,
				<&afe_clk CLK_AFE_GENERAL2_ASRC>,
				<&afe_clk CLK_AFE_DAC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES_TML>,
				<&afe_clk CLK_AFE_I2S1_BCLK>,
				<&afe_clk CLK_AFE_I2S2_BCLK>,
				<&afe_clk CLK_AFE_I2S3_BCLK>,
				<&afe_clk CLK_AFE_I2S4_BCLK>,
				<&afe_clk CLK_AFE_I2S5_BCLK>,
				<&apmixedsys_clk CLK_APMIXED_APLL1>,
				<&apmixedsys_clk CLK_APMIXED_APLL2>,
				<&topckgen_clk CLK_TOP_AUDIO_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
				<&topckgen_clk CLK_TOP_AUD_1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_AUD_2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D4>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2_D4>,
				<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
				<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&pericfg_ao_clk CLK_PERAO_AUDIO_SLV_CK_PERI>,
				<&pericfg_ao_clk CLK_PERAO_AUDIO_MST_CK_PERI>,
				<&pericfg_ao_clk CLK_PERAO_INTBUS_CK_PERI>;

			clock-names = "aud_afe_clk",
				"aud_dac_clk",
				"aud_dac_predis_clk",
				"aud_adc_clk",
				"aud_apll22m_clk",
				"aud_apll24m_clk",
				"aud_apll1_tuner_clk",
				"aud_apll2_tuner_clk",
				"aud_tml_clk",
				"aud_nle",
				"aud_general3_asrc",
				"aud_connsys_i2s_asrc",
				"aud_general1_asrc",
				"aud_general2_asrc",
				"aud_dac_hires_clk",
				"aud_adc_hires_clk",
				"aud_adc_hires_tml",
				"aud_i2s1_bclk",
				"aud_i2s2_bclk",
				"aud_i2s3_bclk",
				"aud_i2s4_bclk",
				"aud_i2s5_bclk",
				"aud_clk_apmixed_apll1",
				"aud_clk_apmixed_apll2",
				"top_mux_audio",
				"top_mux_audio_int",
				"top_mainpll_d4_d4",
				"top_mux_aud_1",
				"top_apll1_ck",
				"top_mux_aud_2",
				"top_apll2_ck",
				"top_mux_aud_eng1",
				"top_apll1_d4",
				"top_mux_aud_eng2",
				"top_apll2_d4",
				"top_i2s0_m_sel",
				"top_i2s1_m_sel",
				"top_i2s2_m_sel",
				"top_i2s3_m_sel",
				"top_i2s4_m_sel",
				"top_i2s5_m_sel",
				"top_apll12_div0",
				"top_apll12_div1",
				"top_apll12_div2",
				"top_apll12_div3",
				"top_apll12_div4",
				"top_apll12_divb",
				"top_apll12_div5",
				"top_mux_audio_h",
				"top_clk26m_clk",
				"aud_slv_ck_peri",
				"aud_mst_ck_peri",
				"aud_intbus_ck_peri";

			pinctrl-names = "aud_clk_mosi_off",
					"aud_clk_mosi_on",
					"aud_dat_mosi_off",
					"aud_dat_mosi_on",
					"aud_dat_miso0_off",
					"aud_dat_miso0_on",
					"aud_dat_miso1_off",
					"aud_dat_miso1_on",
					"aud_dat_miso2_off",
					"aud_dat_miso2_on",
					"vow_dat_miso_off",
					"vow_dat_miso_on",
					"vow_clk_miso_off",
					"vow_clk_miso_on",
					"aud_gpio_i2s0_off",
					"aud_gpio_i2s0_on",
					"aud_gpio_i2s3_off",
					"aud_gpio_i2s3_on";
			pinctrl-0 = <&aud_clk_mosi_off>;
			pinctrl-1 = <&aud_clk_mosi_on>;
			pinctrl-2 = <&aud_dat_mosi_off>;
			pinctrl-3 = <&aud_dat_mosi_on>;
			pinctrl-4 = <&aud_dat_miso0_off>;
			pinctrl-5 = <&aud_dat_miso0_on>;
			pinctrl-6 = <&aud_dat_miso1_off>;
			pinctrl-7 = <&aud_dat_miso1_on>;
			pinctrl-8 = <&aud_dat_miso2_off>;
			pinctrl-9 = <&aud_dat_miso2_on>;
			pinctrl-10 = <&vow_dat_miso_off>;
			pinctrl-11 = <&vow_dat_miso_on>;
			pinctrl-12 = <&vow_clk_miso_off>;
			pinctrl-13 = <&vow_clk_miso_on>;
			pinctrl-14 = <&aud_gpio_i2s0_off>;
			pinctrl-15 = <&aud_gpio_i2s0_on>;
			pinctrl-16 = <&aud_gpio_i2s3_off>;
			pinctrl-17 = <&aud_gpio_i2s3_on>;
		};

		audio_sram@11052000 {
			compatible = "mediatek,audio_sram";
			reg = <0 0x11052000 0 0xd000>;
			prefer_mode = <0>;
			mode_size = <0x9c00 0xd000>;
			block_size = <0x1000>;
		};

		btcvsd_snd: mtk-btcvsd-snd@18050000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			reg=<0 0x18050000 0 0x1000>, /*PKV_PHYSICAL_BASE*/
				<0 0x18080000 0 0x10000>; /*SRAM_BANK2*/
			interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,infracfg = <&infracfg_ao_clk>;
			/*INFRA MISC, conn_bt_cvsd_mask*/
			/*cvsd_mcu_read, write, packet_indicator*/
			mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
			disable_write_silence = <1>;
		};

		snd_scp_ultra: snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xf>;
		};

		scp_audio_mbox: scp_audio_mbox {
			compatible = "mediatek,scp_audio_mbox";
			status = "disabled";
			reg = <0 0x1c7ff000 0 0x100>, /* Re-use scp hw mbox4 */
			      <0 0x1c7ff100 0 0x4>,
			      <0 0x1c7ff10c 0 0x4>;

			reg-names = "mbox0_base", "mbox0_set", "mbox0_clr";
			interrupts = <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";
		};

		sound: sound {
			compatible = "mediatek,mt6855-mt6369-sound";
			/* mediatek,headset-codec = <&mt6368_accdet>; */
			mediatek,platform = <&afe>;
		};

		snd_scp_audio: snd_scp_audio {
			compatible = "mediatek,snd_scp_audio";
			status = "disabled";
			scp_spk_process_enable = <0x0 0x4 0x10 0x15>;
		};

		usb: usb0@11210000 {
			compatible = "mediatek,mt6855-usb20";
			reg = <0 0x11210000 0 0x10000>,
				<0 0x11e40000 0 0x10000>;
			interrupts = <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH  0>;
			clocks =  <&pericfg_ao_clk CLK_PERAOP_USB_SYS>,
				<&pericfg_ao_clk CLK_PERAOP_USB_PHY>,
				<&pericfg_ao_clk CLK_PERAOP_USB_MCU_BUS>,
				<&pericfg_ao_clk CLK_PERAOP_USB_DMA_BUS>;
			clock-names = "sys_clk",
				"phy_clk",
				"mcu_clk",
				"dma_clk";
			phys = <&u2port0 PHY_TYPE_USB2>;
			mode = <2>;
			multipoint = <1>;
			num_eps = <16>;
			interrupt-names = "mc";
			dr_mode = "otg";
			usb-role-switch;
			cdp-block;
			port {
				musb_drd_switch: endpoint@0 {
					remote-endpoint = <&usb_role>;
				};
			};
		};

		u2phy0: usb-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			/* reg = <0 0x11e40000 0 0x0300>; */
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "okay";
			u2port0: usb-phy@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,eye-vrt = <5>;
				mediatek,eye-term = <5>;
				mediatek,rev4 = <1>;
				mediatek,rx_sqth = <5>;
				mediatek,discth = <9>;
				mediatek,pll-bw = <3>;
				mediatek,bgr-div = <1>;
				nvmem-cells = <&u2_phy_data>;
				nvmem-cell-names = "intr_cal";
				nvmem-cell-masks = <0x1f>;
				status = "okay";
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11e40000>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11ed2000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		usb_boost: usb_boost_manager {
			compatible = "mediatek,usb_boost";
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-bw";
			required-opps = <&dvfsrc_freq_opp0>;
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x100000>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-addr = <0>;
			emi-size = <0x600000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xC0000000>;
		};
	};

	lk_charger: lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		/* enable_pe_plus; */
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <6500000>;
		fast_charge_voltage = <3000000>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		non_std_ac_charger_current = <500000>;
		charging_host_charger_current = <1500000>;
		ta_ac_charger_current = <3000000>;
		pd_charger_current = <500000>;

		/* battery temperature protection */
		temp_t4_threshold = <50>;
		temp_t3_threshold = <45>;
		temp_t1_threshold = <0>;

		/* enable check vsys voltage */
		enable_check_vsys;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta_12v_support;
		ta_9v_support;

		pe_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		ta_ac_12v_input_current = <3200000>;
		ta_ac_9v_input_current = <3200000>;
		ta_ac_7v_input_current = <3200000>;
		pe_charger_current = <3000000>;
		vbat_threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		/* cable measurement impedance */
		cable_imp_threshold = <699>;
		vbat_cable_imp_threshold = <3900000>; /* uV */

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pd_vbus_low_bound = <5000000>;
		pd_vbus_upper_bound = <5000000>;
		vsys_watt = <5000000>;
		ibus_err = <14>;

		pd_stop_battery_soc = <80>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		/* dual charger */
		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pe40_stop_battery_soc = <80>;

		high_temp_to_leave_pe40 = <46>;
		high_temp_to_enter_pe40 = <39>;
		low_temp_to_leave_pe40 = <10>;
		low_temp_to_enter_pe40 = <16>;
		ibus_err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40_r_cable_1a_lower = <500>;
		pe40_r_cable_2a_lower = <351>;
		pe40_r_cable_3a_lower = <240>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling_interval = <10000>;
		ta_cv_ss_repeat_tmin = <25>;
		vbat_cv = <4350>;
		start_soc_min = <0>;
		start_soc_max = <80>;
		start_vbat_max = <4300>;
		idvchg_term = <500>;
		idvchg_step = <50>;
		ita_level = <3000 2500 2000 1500>;
		rcable_level = <250 300 375 500>;
		ita_level_dual = <5000 3700 3400 3000>;
		rcable_level_dual = <230 350 450 550>;
		idvchg_ss_init = <1000>;
		idvchg_ss_step = <250>;
		idvchg_ss_step1 = <100>;
		idvchg_ss_step2 = <50>;
		idvchg_ss_step1_vbat = <4000>;
		idvchg_ss_step2_vbat = <4200>;
		ta_blanking = <400>;
		swchg_aicr = <0>;
		swchg_ichg = <1200>;
		swchg_aicr_ss_init = <400>;
		swchg_aicr_ss_step = <200>;
		swchg_off_vbat = <4250>;
		force_ta_cv_vbat = <4250>;
		chg_time_max = <5400>;
		tta_level_def = <0 0 0 0 25 50 60 70 80>;
		tta_curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta_recovery_area = <3>;
		tbat_level_def = <0 0 0 5 25 40 43 46 50>;
		tbat_curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat_recovery_area = <3>;
		tdvchg_level_def = <0 0 0 5 25 55 60 65 70>;
		tdvchg_curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg_recovery_area = <3>;
		tswchg_level_def = <0 0 0 5 25 65 70 75 80>;
		tswchg_curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg_recovery_area = <3>;
		ifod_threshold = <200>;
		rsw_min = <20>;
		ircmp_rbat = <40>;
		ircmp_vclamp = <0>;
		vta_cap_min = <6800>;
		vta_cap_max = <11000>;
		ita_cap_min = <1000>;
		support_ta = "pca_ta_pps", "pd_adapter";
		allow_not_check_ta_status;
		vbat_threshold = <4150>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm_name = "Basic";
		charger_configuration= <0>;

		/* common */
		battery_cv = <4350000>;
		max_charger_voltage = <6500000>;
		min_charger_voltage = <4600000>;

		/* sw jeita */
		enable_vbat_mon= <1>;
		/* enable_sw_jeita; */
		jeita_temp_above_t4_cv = <4240000>;
		jeita_temp_t3_to_t4_cv = <4240000>;
		jeita_temp_t2_to_t3_cv = <4340000>;
		jeita_temp_t1_to_t2_cv = <4240000>;
		jeita_temp_t0_to_t1_cv = <4040000>;
		jeita_temp_below_t0_cv = <4040000>;
		temp_t4_thres = <50>;
		temp_t4_thres_minus_x_degree = <47>;
		temp_t3_thres = <45>;
		temp_t3_thres_minus_x_degree = <39>;
		temp_t2_thres = <10>;
		temp_t2_thres_plus_x_degree = <16>;
		temp_t1_thres = <0>;
		temp_t1_thres_plus_x_degree = <6>;
		temp_t0_thres = <0>;
		temp_t0_thres_plus_x_degree = <0>;
		temp_neg_10_thres = <0>;

		/* battery temperature protection */
		enable_min_charge_temp;
		min_charge_temp = <0>;
		min_charge_temp_plus_x_degree = <6>;
		max_charge_temp = <50>;
		max_charge_temp_minus_x_degree = <47>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		charging_host_charger_current = <1500000>;

		/* dynamic mivr */
		enable_dynamic_mivr;
		min_charger_voltage_1 = <4400000>;
		min_charger_voltage_2 = <4200000>;
		max_dmivr_charger_current = <1800000>;

		/* fast charging algo support indicator */
		enable_fast_charging_indicator;
	};

	gps: gps@18c00000 {
		compatible = "mediatek,gps";
		emi-region = <29>;
		emi-offset = <0x400000>;
		emi-size = <0xfffff>;
		emi-domain-ap = <0>;
		emi-domain-conn = <2>;
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff", "system_mem",
					"system_pll", "system_bus";

		irq-remain = <&edge_keypad &edge_mdwdt>,
				<&level_btif_tx &level_btif_rx>,
				<&level_usb>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>,
				<&rc_cpu_buck_ldo>;
		spm-cond = <&spm_cond_cg &spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <16>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge_keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			edge_mdwdt: edge_mdwdt {
				target = <&mddriver>;
				value = <1 0 0x80000000 0x02000000>;
			};
			level_btif_tx: level_btif_tx {
				target = <&btif>;
				value = <0 1 0 0>;
			};
			level_btif_rx: level_btif_rx {
				target = <&btif>;
				value = <0 2 0 0>;
			};
			level_usb: level_usb {
				target = <&usb>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				rc-name = "bus26m";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
			rc_syspll: rc_syspll {
				rc-name = "syspll";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_dram: rc_dram {
				rc-name = "dram";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_cpu_buck_ldo: rc_cpu_buck_ldo{
				rc-name = "cpu-buck-ldo";
				id = <0x00000003>;
				value = <1>;
				cond-info = <0>;
			};
		};

		spm-cond-list {
			spm_cond_cg: spm_cond_cg {
				cg-name = "MTCMOS_0",
					"INFRA_0",
					"INFRA_1",
					"INFRA_2",
					"INFRA_3",
					"INFRA_4",
					"INFRA_5",
					"PERI_0",
					"PERI_1",
					"PERI_2",
					"PERI_3",
					"MMSYS_0",
					"MMSYS_1",
					"MMSYS_2",
					"MDPSYS_0";
			};
			spm_cond_pll: spm_cond_pll {
				pll-name = "UNIVPLL",
					"MFGPLL",
					"MFGSCPLL",
					"MSDCPLL",
					"TVPLL",
					"MMPLL",
					"APLL1",
					"APLL2";
			};
		};

		power-gs-list {
			/* FIXME */
		};
	};

	met {
		met_emi: met_emi {
			compatible = "mediatek,met_emi";
			emi_num = <1>;
			dram_num = <2>;
			dramc_ver = <2>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC */
			met_emi_support_list = <0x5>;
			cen_emi_reg_base = <0x10219000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000>;
			chn_emi_reg_size = <0xa90>;
			dramc_nao_reg_base = <0x10234000 0x10244000>;
			dramc_nao_reg_size = <0x76c>;
			dramc_ao_reg_base = <0x10230000 0x10240000>;
			dramc_ao_reg_size = <0x2000>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000>;
			ddrphy_ao_reg_size = <0x1c00>;
			ddrphy_ao_misc_cg_ctrl0 = <0x66c>;
			ddrphy_ao_misc_cg_ctrl2 = <0x674>;
			dram_freq_default = <6400>;
			ddr_ratio_default = <8>;
			dram_type_default = <8>;
			apmixedsys_reg_base = <0x1000c000>;
			apmixedsys_reg_size = <0x410>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};

			met_res_ram_mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};
		};

		mcupm_rts_header:mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST",
				"test";

			node_1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1";
		};

		sspm_rts_header:sspm-rts-header {
			node_0 = "SSPM_PTPOD",
				"_id,voltage";

			node_1 = "SSPM_MET_UNIT_TEST",
				 "test";

			node_2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1";

			node_3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node_4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node_5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,",
				"c_up_0,c_up_1,c_down_0,c_down_1,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1";

			node_6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,",
				"d_times_down";

			node_7 = "SSPM_CM_MGR_RATIO",
				"ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,",
				"ratio_5,ratio_6,ratio_7";

			node_8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node_9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6";

			node_10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6";

			node_11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6,reset";

			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node_30 = "SSPM_SWPM_CPU__DVFS",
				"vproc2,vproc1,cpuL_freq,cpuB_freq,",
				"cpu_L_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node_31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node_32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,dsu,mcusys";

			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node_34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading";

			node_35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,vcore,mtcmos";

			node_36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node_37 = "SSPM_SWPM_GPU__THERMAL",
				"top_lkg";

			node_38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,L22,L23";

			node_39 = "SSPM_SWPM_GPU__POWER",
				"gpu";

			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node_50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq";

			node_51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node_52 = "SSPM_SWPM_CORE__LKG_POWER",
				"infra_top,dramc,thermal";

			node_53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw,write_bw,",
				"srr_pct,ssr_pct,pdir_pct,",
				"phr_pct,acc_util,",
				"trans,mr4,ddr_freq";

			node_54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node_55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node_56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node_57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node_60 = "__SSPM_GPU_APU_SSC_CNT__",
				"APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,",
				"APU_1_R,APU_1_W,GPU_1_R,",
				"GPU_1_W";

			node_61 = "SSPM_SLBC_SLOT",
				"enable,force,done,buffer_used,f_buffer,cached_used,force_size";

			node_62 = "SSPM_SLBC_REF",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";

			node_63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";

			node_64 = "SSPM_SLBC_PMU",
				"hit,miss";

			node_65 = "SSPM_SLBC_WAY",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";

			node_66 = "SSPM_SWPM_CPU__DSU_PMU",
				"dsu_cycles";
		};
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6855-oc-debug";
		interrupt-parent = <&main_pmic>;
		interrupts = <54 IRQ_TYPE_NONE>, <55 IRQ_TYPE_NONE>;
		interrupt-names = "LVSYS_R", "LVSYS_F";
		status = "okay";
	};

	drm_wv: drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};

	mtee_svp: mtee_svp {
		compatible = "medaitek,svp";
	};
};

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud_clk_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO172__FUNC_GPIO172>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud_clk_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO172__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud_dat_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO174__FUNC_GPIO174>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_GPIO175>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud_dat_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO174__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud_dat_miso0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud_dat_miso0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud_dat_miso1_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_GPIO180>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud_dat_miso1_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso2_off: aud_dat_miso2_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO181__FUNC_GPIO181>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso2_on: aud_dat_miso2_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO181__FUNC_AUD_DAT_MISO2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow_dat_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow_dat_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow_clk_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_GPIO180>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow_clk_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_nle_mosi_off: aud_nle_mosi_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO177__FUNC_GPIO177>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO178__FUNC_GPIO178>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_nle_mosi_on: aud_nle_mosi_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO177__FUNC_AUD_NLE_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO178__FUNC_AUD_NLE_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s0_off: aud_gpio_i2s0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_GPIO50>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s0_on: aud_gpio_i2s0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_I2S0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s3_off: aud_gpio_i2s3_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO47__FUNC_GPIO47>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO48__FUNC_GPIO48>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO49__FUNC_GPIO49>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s3_on: aud_gpio_i2s3_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO47__FUNC_I2S3_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO48__FUNC_I2S3_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO49__FUNC_I2S3_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
/* AUDIO GPIO standardization end */

&i2c6 {
	gate_ic: gate_ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 161 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

#include "mediatek/cust_mt6855_camera.dtsi"
#include "mediatek/cust_mt6855_msdc.dtsi"
#include "mediatek/mt6855-clkitg.dtsi"
#include "mediatek/rt5133.dtsi"
#include "mediatek/rt6160.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6369.dtsi"

&rt5133 {
	interrupts-extended = <&pio 23 0x0>;
	enable-gpio = <&pio 158 0x0>;
};

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck3 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vbuck7 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_va15 {
	/delete-property/ regulator-always-on;
};

&mt6363_vio075 {
	/delete-property/ regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6363_vaux18 {
	regulator-always-on;
};

&mt6369_vbuck1 {
	regulator-always-on;
};

&mt6369_vsram_core {
	regulator-always-on;
};

&mt6369_vdigrf {
	regulator-always-on;
};

#include "mediatek/mt6685.dtsi"

&mt6685_clock_buffer {
	mediatek,xo-buf-support = <1 1 1 1 0> /* BBCK */,
				<0 1 0> /* RFCK1 */,
				<1 0 0> /* RFCK2 */,
				<0 0> /* CONCK */;
	mediatek,xo-buf-allow-control = <0 1 1 1 1>,
				<1 1 1>,
				<1 1 1>,
				<1 1>;
	mediatek,bblpm-support;
	mediatek,xo-voter-support;
	mediatek,dcxo-de-sense-support;
	mediatek,dcxo-impedance-support;
	mediatek,dcxo-spmi-rw;
	mediatek,pmrc-en-support;

	mediatek,enable;

	clkbuf_ctl = <&clock_buffer_ctrl>;
};

&mt6685_rtc {
	compatible = "mediatek,mt6685-rtc";
	interrupts = <0x9 IRQ_TYPE_NONE>;
	interrupt-names = "rtc";
	base = <0x580>;

	#address-cells = <1>;
	#size-cells = <1>;

	fg_init: fg_init {
		reg = <0 0x1>;
	};
	fg_soc: fg_soc {
		reg = <1 0x1>;
	};
	ext_32k: ext_32k {
		reg = <2 0x1>;
		bits = <6 1>;
	};
};

&spmi {
	pmic@4 {
		mt6363_dynamic_loading_throttling: mtk_dynamic_loading_throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2600>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
			<&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
			<&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
			"pmic_imix_r",
			"pmic_batadc";
		};
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg_name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt_en; */
			te_en;
			vbus_ov = <14500>;
			vrec = <100>;
			otg_lbp = <2800>;
			ircmp_r = <16700>;
			ircmp_v = <32>;
			chg_tmr = <10>;
			chg_tmr_en;
			dcdt_sel = <600>;
			bc12_sel = <&mtk_ctd>;
			boot_mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&usb>;
			//usb_killer_detect;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role_def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp_level = <0>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn_supply  = <1>;
			/* the number of notifier supply */
			tcpc,notifier_supply_num = <3>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			boot_mode = <&chosen>;
			tcpc,en_wd;
			tcpc,en_wd_sbu_polling;
			tcpc,en_wd_polling_only;
			tcpc,en_ctd;
			tcpc,en_fod;
			tcpc,en_typec_otp;
			//tcpc,en_floatgnd;
			wd,sbu_calib_init = <1200>;	/* mV */
			wd,sbu_pl_bound = <200>;	/* mV */
			wd,sbu_pl_lbound_c2c = <1100>;	/* mV */
			wd,sbu_pl_ubound_c2c = <2600>;	/* mV */
			wd,sbu_ph_auddev = <100>;	/* mV */
			wd,sbu_ph_lbound = <888>;	/* mV */
			wd,sbu_ph_lbound1_c2c = <2850>;	/* mV */
			wd,sbu_ph_ubound1_c2c = <3150>;	/* mV */
			wd,sbu_ph_ubound2_c2c = <3800>;	/* mV */
			wd,sbu_aud_ubound = <1600>;	/* mV */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = <0x637529cf 0x00000000 0x00000000
						     0x00000000 0x00000000 0x07010000 >;
				pd,mfrs = "RichtekTCPC";
				/*
				 * VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 * MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 * MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging_policy= <0x21>;

				/*
				 * Fixed 5V, 500 mA <0x00019032>
				 * Fixed 5V, 1A <0x00019064>
				 * Fixed 5V, 2A <0x000190c8>
				 * Fixed 5V, 3A <0x0001912c>
				 * Fixed 9V, 500 mA <0x0002d032>
				 * Fixed 9V, 1A <0x0002d064>
				 * Fixed 5V, 1.5A <0x00019096>
				 * Fixed 9V, 2A <0x0002d0c8>
				 * Fixed 9V, 3A <0x0002d12c>
				 * Variable 5-9V, 1A <0x8642d064>
				 * Variable 5-9V, 2A <0x8642d0c8>
				 * Variable 5-9V, 3A <0x8642d12c>
				 * PPS 3V~5.9V, 3A <0xC0761E3C>
				 */

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019032>;
				/* 5V, 500 mA */
				pd,sink-pdo-size = <2>;
				pd,sink-pdo-data = <0x000190c8 0x000190c8> ;
				/* 0x0002d0c8 : 9V, 2A<0x04019032 0x04019064> */

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <3>;
				 *	pd,id-vdo-data =
						<0xd00029cf 0x0 0x00010000>;
				 * With DP
				 *	pd,id-vdo-size = <4>;
				 *	pd,id-vdo-data =
				 *	<0xec0029cf 0x0 0x00010000 0x11000001>;
				 */
				pd,id-vdo-size = <4>;
				pd,id-vdo-data = <0xec0029cf 0x0 0x00010000 0x11000001>;
				bat,nr = <1>;
				pd,country_nr = <0>;

				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design_cap = <3000>;
				};
			};

			dpm_caps {
				local_dr_power;
				local_dr_data;
				// local_ext_power;
				local_usb_comm;
				// local_usb_suspend;
				// local_high_cap;
				// local_give_back;
				local_no_suspend;
				local_vconn_supply;

				// attempt_discover_cable_dfp;
				attempt_enter_dp_mode;
				attempt_discover_cable;
				attempt_discover_id;

				/* 0: disable, 1: prefer_snk, 2: prefer_src */
				pr_check = <0>;
				// pr_reject_as_source;
				// pr_reject_as_sink;
				// pr_check_gp_source;
				// pr_check_gp_sink;

				/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
				dr_check = <0>;
				// dr_reject_as_dfp;
				// dr_reject_as_ufp;
			};
			displayport {
				/* connection type = "both", "ufp_d", "dfp_d" */
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp_v13;
				//signal,dp_gen2;
				usbr20_not_used;
				typec,receptacle;
				ufp_d {
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					//pin_assignment,mode_c;
					//pin_assignment,mode_d;
					//pin_assignment,mode_e;
				};
				dfp_d {
					/* Only support mode C & D */
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					pin_assignment,mode_c;
					pin_assignment,mode_d;
					pin_assignment,mode_e;
					pin_assignment,mode_f;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
			isink_load-supply = <&mt6363_isink_load>;
			imix_r {
				val = <90>;
			};
		};
		mtk_gauge: mtk_gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk_battery_oc_throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd-h = <5950>;
			oc-thd-l = <7000>;
		};
	};
};

&mtk_gauge {
	charger = <&mt6375_chg>;
};

&mddriver {
	/* for md pmic voltage setting*/
	md_vmodem-supply = <&mt6363_vbuck6>;
	md_vmodem = <825000 825000>;
	md_vsram-supply = <&mt6363_vsram_modem>;
	md_vsram = <825000 825000>;
	md_vdigrf-supply = <&mt6369_vdigrf>;
	md_vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

#include "mediatek/mt6855-disable-unused.dtsi"
#include "mediatek/bat_setting/mt6855_battery_prop.dtsi"
#include "mediatek/trusty.dtsi"
