Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  4 15:01:46 2022
| Host         : DESKTOP-J6T7CEB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BASYS3_control_sets_placed.rpt
| Design       : BASYS3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             175 |           52 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | DIGICOL/G_out_n_0      | DIGICOL/R_out__0             |                1 |              1 |
|  CLK_IBUF_BUFG | DIGICOL/R_out_n_0      | DIGICOL/R_out__0             |                1 |              1 |
|  CLK_IBUF_BUFG | TCS3200/S0_i_1_n_0     |                              |                1 |              1 |
|  CLK_IBUF_BUFG | DIGICOL/B_out_n_0      | DIGICOL/R_out__0             |                1 |              1 |
|  CLK_IBUF_BUFG | TCS3200/S2_i_1_n_0     |                              |                1 |              2 |
|  CLK_IBUF_BUFG |                        | DIGICOL/ENCOL                |                3 |              6 |
|  CLK_IBUF_BUFG |                        | kCLK/oscillator[9]_i_1_n_0   |                3 |             10 |
|  kCLK/CLK      |                        |                              |                5 |             11 |
|  CLK_IBUF_BUFG |                        | MOTORA/COUNTER[0]_i_1_n_0    |                3 |             12 |
|  CLK_IBUF_BUFG | TCS3200/grn[0]_i_1_n_0 | TCS3200/red[0]_i_1_n_0       |                4 |             16 |
|  CLK_IBUF_BUFG | TCS3200/blu[0]_i_1_n_0 | TCS3200/red[0]_i_1_n_0       |                4 |             16 |
|  CLK_IBUF_BUFG | TCS3200/sel            | TCS3200/red[0]_i_1_n_0       |                4 |             16 |
|  kCLK/CLK      |                        | DISPLAY/dig_delay[0]_i_1_n_0 |                4 |             16 |
|  CLK_IBUF_BUFG |                        | CLOCK_TOW/COUNT              |                6 |             21 |
|  CLK_IBUF_BUFG |                        | DIGICOL/DELAY[0]_i_1__0_n_0  |                7 |             25 |
|  CLK_IBUF_BUFG |                        | TCS3200/DELAY[0]_i_1_n_0     |                7 |             25 |
|  CLK_IBUF_BUFG |                        | FLIP_CHAIN/WAIT[28]_i_1_n_0  |               10 |             29 |
|  CLK_IBUF_BUFG |                        | CONTROLLER/clear             |                9 |             31 |
|  CLK_IBUF_BUFG |                        |                              |               27 |             67 |
+----------------+------------------------+------------------------------+------------------+----------------+


