{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749818680154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749818680154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 06:44:40 2025 " "Processing started: Fri Jun 13 06:44:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749818680154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749818680154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749818680154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749818680410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749818680410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Sub " "Found entity 1: Nbit_Sub" {  } { { "Nbit_Sub.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/Nbit_Sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Adder " "Found entity 1: Nbit_Adder" {  } { { "Nbit_Adder.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/Nbit_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/full_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/flopr_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/adder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/mux2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/register_file_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685109 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(20) " "Verilog HDL warning at extend.sv(20): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/extend.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749818685110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend_tb.sv(23) " "Verilog HDL warning at extend_tb.sv(23): extended using \"x\" or \"z\"" {  } { { "extend_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/extend_tb.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749818685111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condcheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck_tb " "Found entity 1: condcheck_tb" {  } { { "condcheck_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condcheck_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/decoder_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic_tb " "Found entity 1: condlogic_tb" {  } { { "condlogic_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condlogic_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_tb " "Found entity 1: mux3_tb" {  } { { "mux3_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/mux3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/shifter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/pll.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_initializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_initializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_initializer " "Found entity 1: vga_initializer" {  } { { "vga_initializer.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vga_initializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Mult " "Found entity 1: Nbit_Mult" {  } { { "Nbit_Mult.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/Nbit_Mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749818685139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749818685139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749818685162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_inst " "Elaborating entity \"arm\" for hierarchy \"arm:arm_inst\"" {  } { { "processor.sv" "arm_inst" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm_inst\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm_inst\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/arm.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm_inst\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm_inst\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm_inst\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/controller.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagWrite condlogic.sv(9) " "Verilog HDL or VHDL warning at condlogic.sv(9): object \"FlagWrite\" assigned a value but never read" {  } { { "condlogic.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condlogic.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1749818685167 "|processor|arm:arm_inst|controller:c|condlogic:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm_inst\|controller:c\|condlogic:cl\|flopr:flagreg1 " "Elaborating entity \"flopr\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\|flopr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm_inst\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm_inst\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm_inst\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm_inst\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/arm.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm_inst\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm_inst\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm_inst\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"arm:arm_inst\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:arm_inst\|datapath:dp\|register_file:rf_inst " "Elaborating entity \"register_file\" for hierarchy \"arm:arm_inst\|datapath:dp\|register_file:rf_inst\"" {  } { { "datapath.sv" "rf_inst" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm_inst\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm_inst\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter arm:arm_inst\|datapath:dp\|shifter:shift_inst " "Elaborating entity \"shifter\" for hierarchy \"arm:arm_inst\|datapath:dp\|shifter:shift_inst\"" {  } { { "datapath.sv" "shift_inst" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm_inst\|datapath:dp\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\"" {  } { { "datapath.sv" "main_alu" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Sub arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op " "Elaborating entity \"Nbit_Sub\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\"" {  } { { "alu.sv" "sub_op" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\|full_subtractor:generate_N_bit_Sub\[0\].f " "Elaborating entity \"full_subtractor\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\|full_subtractor:generate_N_bit_Sub\[0\].f\"" {  } { { "Nbit_Sub.sv" "generate_N_bit_Sub\[0\].f" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/Nbit_Sub.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Adder arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op " "Elaborating entity \"Nbit_Adder\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\"" {  } { { "alu.sv" "adder_op" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "Nbit_Adder.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/Nbit_Adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Mult arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Mult:mult_op " "Elaborating entity \"Nbit_Mult\" for hierarchy \"arm:arm_inst\|datapath:dp\|alu:main_alu\|Nbit_Mult:mult_op\"" {  } { { "alu.sv" "mult_op" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem\"" {  } { { "processor.sv" "imem" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685196 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 1023 instruction_memory.sv(14) " "Verilog HDL warning at instruction_memory.sv(14): number of words (27) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "--- Depuración de Carga de IMEM --- instruction_memory.sv(17) " "Verilog HDL Display System Task info at instruction_memory.sv(17): --- Depuración de Carga de IMEM ---" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ROM\[0x000\] (esperado LDR R7) = e3a07000 instruction_memory.sv(18) " "Verilog HDL Display System Task info at instruction_memory.sv(18): ROM\[0x000\] (esperado LDR R7) = e3a07000" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ROM\[0x001\] (esperado MOV R0) = e5970000 instruction_memory.sv(19) " "Verilog HDL Display System Task info at instruction_memory.sv(19): ROM\[0x001\] (esperado MOV R0) = e5970000" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ROM\[0x002\] (esperado MOV R1) = e5971004 instruction_memory.sv(20) " "Verilog HDL Display System Task info at instruction_memory.sv(20): ROM\[0x002\] (esperado MOV R1) = e5971004" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "--- Fin Depuración IMEM --- instruction_memory.sv(21) " "Verilog HDL Display System Task info at instruction_memory.sv(21): --- Fin Depuración IMEM ---" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 instruction_memory.sv(6) " "Net \"ROM.data_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 instruction_memory.sv(6) " "Net \"ROM.waddr_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 instruction_memory.sv(6) " "Net \"ROM.we_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685196 "|processor|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "processor.sv" "dmem" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685197 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n--- Depuración de Carga de Memoria de Datos (RAM) --- data_memory.sv(28) " "Verilog HDL Display System Task info at data_memory.sv(28): \\n--- Depuración de Carga de Memoria de Datos (RAM) ---" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Memoria de datos cargada (RAM\[0:1023\]): data_memory.sv(29) " "Verilog HDL Display System Task info at data_memory.sv(29): Memoria de datos cargada (RAM\[0:1023\]):" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 0) = 00000000 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 0) = 00000000" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 1) = 00000001 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 1) = 00000001" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 2) = 00000002 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 2) = 00000002" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 3) = 00000003 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 3) = 00000003" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 4) = 00000004 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 4) = 00000004" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 5) = 00000005 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 5) = 00000005" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 6) = 00000006 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 6) = 00000006" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 7) = 00000007 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 7) = 00000007" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 8) = 00000008 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 8) = 00000008" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  RAM\[0x%3h\] (Word Index 9) = 00000009 data_memory.sv(32) " "Verilog HDL Display System Task info at data_memory.sv(32):   RAM\[0x%3h\] (Word Index 9) = 00000009" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "  Confirmando datos clave para la calculadora (basado en 'data_test_suma.dat'): data_memory.sv(34) " "Verilog HDL Display System Task info at data_memory.sv(34):   Confirmando datos clave para la calculadora (basado en 'data_test_suma.dat'):" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "    RAM\[0x000\] (Operando 1, Word Index 0) = 0000000a data_memory.sv(35) " "Verilog HDL Display System Task info at data_memory.sv(35):     RAM\[0x000\] (Operando 1, Word Index 0) = 0000000a" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "    RAM\[0x001\] (Operando 2, Word Index 1) = 00000005 data_memory.sv(36) " "Verilog HDL Display System Task info at data_memory.sv(36):     RAM\[0x001\] (Operando 2, Word Index 1) = 00000005" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "    RAM\[0x002\] (Operador, Word Index 2) = 00000001 data_memory.sv(37) " "Verilog HDL Display System Task info at data_memory.sv(37):     RAM\[0x002\] (Operador, Word Index 2) = 00000001" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "    RAM\[0x003\] (Espacio para Resultado, Word Index 3) = 00000000 data_memory.sv(38) " "Verilog HDL Display System Task info at data_memory.sv(38):     RAM\[0x003\] (Espacio para Resultado, Word Index 3) = 00000000" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "--- Fin Depuración de Carga de Memoria de Datos --- data_memory.sv(39) " "Verilog HDL Display System Task info at data_memory.sv(39): --- Fin Depuración de Carga de Memoria de Datos ---" {  } { { "data_memory.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/data_memory.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749818685204 "|processor|data_memory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_initializer vga_initializer:vga_inst " "Elaborating entity \"vga_initializer\" for hierarchy \"vga_initializer:vga_inst\"" {  } { { "processor.sv" "vga_inst" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_initializer:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_initializer:vga_inst\|pll:vgapll\"" {  } { { "vga_initializer.sv" "vgapll" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vga_initializer.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga_initializer:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga_initializer:vga_inst\|vgaController:vgaCont\"" {  } { { "vga_initializer.sv" "vgaCont" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vga_initializer.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(25) " "Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vgaController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1749818685225 "|processor|vga_initializer:vga_inst|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(29) " "Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vgaController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1749818685226 "|processor|vga_initializer:vga_inst|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga_initializer:vga_inst\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga_initializer:vga_inst\|videoGen:videoGen\"" {  } { { "vga_initializer.sv" "videoGen" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/vga_initializer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749818685226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(22) " "Verilog HDL assignment warning at videoGen.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/videoGen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1749818685226 "|processor|vga_initializer:vga_inst|videoGen:videoGen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image_data.data_a 0 videoGen.sv(7) " "Net \"image_data.data_a\" at videoGen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "videoGen.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/videoGen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685226 "|processor|vga_initializer:vga_inst|videoGen:videoGen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image_data.waddr_a 0 videoGen.sv(7) " "Net \"image_data.waddr_a\" at videoGen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "videoGen.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/videoGen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685226 "|processor|vga_initializer:vga_inst|videoGen:videoGen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image_data.we_a 0 videoGen.sv(7) " "Net \"image_data.we_a\" at videoGen.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "videoGen.sv" "" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/videoGen.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749818685226 "|processor|vga_initializer:vga_inst|videoGen:videoGen"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1749818685341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1749818685372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749818685379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 06:44:45 2025 " "Processing ended: Fri Jun 13 06:44:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749818685379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749818685379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749818685379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749818685379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749818685965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749818686286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749818686287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 06:44:46 2025 " "Processing started: Fri Jun 13 06:44:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749818686287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1749818686287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim processor processor " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim processor processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1749818686287 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim processor processor " "Quartus(args): --rtl_sim processor processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1749818686287 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1749818686407 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1749818686493 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1749818686495 ""}
{ "Warning" "0" "" "Warning: File processor_run_msim_rtl_verilog.do already exists - backing up current file as processor_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File processor_run_msim_rtl_verilog.do already exists - backing up current file as processor_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1749818686553 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" {  } { { "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" "0" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/simulation/modelsim/processor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1749818686594 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1749818686594 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1749818686596 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1749818686597 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor_nativelink_simulation.rpt" {  } { { "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor_nativelink_simulation.rpt" "0" { Text "C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/YITAN/OneDrive/Escritorio/Proyecto TDD/ProyectoTDD/Processor/processor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1749818686597 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1749818686597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749818686598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 06:44:46 2025 " "Processing ended: Fri Jun 13 06:44:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749818686598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749818686598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749818686598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749818686598 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 14 s " "Quartus Prime Flow was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749818722226 ""}
