
*** Running vivado
    with args -log DATA_CONVERT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DATA_CONVERT.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DATA_CONVERT.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xa7a15tcpg236-2I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.488 ; gain = 322.027 ; free physical = 4860 ; free virtual = 18920
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1460.504 ; gain = 38.016 ; free physical = 4855 ; free virtual = 18915
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 153323944

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5884 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d9f5097

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4543 ; free virtual = 18603

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1edf3a494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4534 ; free virtual = 18594

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 24 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 158c67808

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18594

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 158c67808

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18594

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18594
Ending Logic Optimization Task | Checksum: 158c67808

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18594

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 158c67808

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1837.879 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18594
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1837.879 ; gain = 415.391 ; free physical = 4535 ; free virtual = 18594
INFO: [Common 17-1381] The checkpoint '/home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/impl_1/DATA_CONVERT_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1861.891 ; gain = 24.012 ; free physical = 4520 ; free virtual = 18585
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/a/0class/matches/DATA_CONVERT/0.21/sim/viv/project_1/project_1.runs/impl_1/DATA_CONVERT_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a15t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1869.895 ; gain = 0.000 ; free physical = 4509 ; free virtual = 18573
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1869.895 ; gain = 0.000 ; free physical = 4509 ; free virtual = 18573

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 34165 of such cell types but only 10400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more LUT as Logic cells than are available in the target device. This design requires 34165 of such cell types but only 10400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1abf9a3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.895 ; gain = 42.000 ; free physical = 4481 ; free virtual = 18548
Phase 1 Placer Initialization | Checksum: 1abf9a3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.895 ; gain = 42.000 ; free physical = 4481 ; free virtual = 18548
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1abf9a3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.895 ; gain = 42.000 ; free physical = 4481 ; free virtual = 18548
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 20:14:39 2017...
