

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 02:40:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   222642|   222730|  2.226 ms|  2.227 ms|  222642|  222730|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT   |   185712|   185776|  23214 ~ 23222|          -|          -|     8|        no|
        | + BH      |    23211|    23218|           2579|          -|          -|     9|        no|
        |  ++ BH.1  |      765|      765|              3|          -|          -|   255|        no|
        |  ++ BH.2  |      765|      765|              3|          -|          -|   255|        no|
        |- CLEAR    |    36928|    36952|    4616 ~ 4619|          -|          -|     8|        no|
        | + BH      |     4614|     4616|            769|          -|          -|     6|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 
3 --> 4 
4 --> 5 13 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 2 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 4 
23 --> 24 
24 --> 26 25 
25 --> 25 26 
26 --> 26 27 23 
27 --> 27 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 28 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 29 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 30 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 31 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_31, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_0, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %h_read" [src/conv1.cpp:133]   --->   Operation 34 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 35 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln137_3 = add i8 %h_read, i8 1" [src/conv1.cpp:137]   --->   Operation 36 'add' 'add_ln137_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %add_ln137_3" [src/conv1.cpp:137]   --->   Operation 37 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 0, i4 %bout" [src/conv1.cpp:133]   --->   Operation 38 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 39 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout"   --->   Operation 40 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:133]   --->   Operation 41 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln133 = add i4 %bout_1, i4 1" [src/conv1.cpp:133]   --->   Operation 42 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %BH.split, void %BH.i.preheader" [src/conv1.cpp:133]   --->   Operation 43 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i4 %bout_1" [src/conv1.cpp:133]   --->   Operation 44 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i4 %bout_1"   --->   Operation 45 'trunc' 'empty' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bout_cast_cast = zext i3 %empty"   --->   Operation 46 'zext' 'bout_cast_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%empty_47 = add i7 %zext_ln133_2, i7 %out_cast" [src/conv1.cpp:133]   --->   Operation 47 'add' 'empty_47' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_47" [src/conv1.cpp:133]   --->   Operation 48 'zext' 'p_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%empty_48 = add i6 %bout_cast_cast, i6 %out_read"   --->   Operation 49 'add' 'empty_48' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast6 = zext i6 %empty_48"   --->   Operation 50 'zext' 'p_cast6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast6"   --->   Operation 51 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 52 'load' 'conv1_biases_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (2.49ns)   --->   "%mul_ln137 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 53 'mul' 'mul_ln137' <Predicate = (!icmp_ln133)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i25 %mul_ln137" [src/conv1.cpp:137]   --->   Operation 54 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %output_ftmap_read" [src/conv1.cpp:137]   --->   Operation 55 'add' 'add_ln137' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln73 = store i4 0, i4 %o" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 57 'store' 'store_ln73' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br void %BH.i" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 58 'br' 'br_ln73' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 %bout_1" [src/conv1.cpp:140]   --->   Operation 59 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i8 %or_ln" [src/conv1.cpp:133]   --->   Operation 60 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:133]   --->   Operation 62 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 63 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_49 = bitcast i32 %conv1_biases_load"   --->   Operation 64 'bitcast' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 65 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.70>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln134, void %for.inc45.1, i5 0, void %BH.split" [src/conv1.cpp:134]   --->   Operation 66 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_ult  i5 %bh, i5 17" [src/conv1.cpp:134]   --->   Operation 67 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:134]   --->   Operation 68 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i5 %bh" [src/conv1.cpp:140]   --->   Operation 69 'zext' 'zext_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln140 = add i9 %zext_ln133_1, i9 %zext_ln140" [src/conv1.cpp:140]   --->   Operation 70 'add' 'add_ln140' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i9 %add_ln140" [src/conv1.cpp:140]   --->   Operation 71 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i9 %add_ln140" [src/conv1.cpp:140]   --->   Operation 72 'trunc' 'trunc_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln140, i8 0" [src/conv1.cpp:140]   --->   Operation 73 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.85ns)   --->   "%sub_ln140 = sub i16 %p_shl1, i16 %zext_ln140_3" [src/conv1.cpp:140]   --->   Operation 74 'sub' 'sub_ln140' <Predicate = (icmp_ln134)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (2.09ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i16 %sub_ln140, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 75 'call' 'call_ln140' <Predicate = (icmp_ln134)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln137_1 = add i9 %zext_ln140, i9 %zext_ln133" [src/conv1.cpp:137]   --->   Operation 76 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_1, i10 0" [src/conv1.cpp:137]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i19 %shl_ln" [src/conv1.cpp:137]   --->   Operation 78 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_1, i2 0" [src/conv1.cpp:137]   --->   Operation 79 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i11 %shl_ln137_1" [src/conv1.cpp:137]   --->   Operation 80 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137_2, i20 %zext_ln137_3" [src/conv1.cpp:137]   --->   Operation 81 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv1.cpp:137]   --->   Operation 82 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln137_2 = add i64 %sext_ln137, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 83 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_2, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln" [src/conv1.cpp:147]   --->   Operation 85 'sext' 'sext_ln147' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln147" [src/conv1.cpp:147]   --->   Operation 86 'getelementptr' 'i2_addr' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:134]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:134]   --->   Operation 88 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i16 %sub_ln140, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 89 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:147]   --->   Operation 90 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln147 = br void %load-store-loop.0" [src/conv1.cpp:147]   --->   Operation 91 'br' 'br_ln147' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%loop_index_0 = phi i8 0, void %RELU.0.split, i8 %empty_52, void %load-store-loop.0.split"   --->   Operation 92 'phi' 'loop_index_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%loop_index_0_cast59 = zext i8 %loop_index_0"   --->   Operation 93 'zext' 'loop_index_0_cast59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.85ns)   --->   "%empty_51 = add i16 %sub_ln140, i16 %loop_index_0_cast59" [src/conv1.cpp:140]   --->   Operation 94 'add' 'empty_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast69 = zext i16 %empty_51" [src/conv1.cpp:140]   --->   Operation 95 'zext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast69" [src/conv1.cpp:140]   --->   Operation 96 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.76ns)   --->   "%exitcond348 = icmp_eq  i8 %loop_index_0, i8 255"   --->   Operation 97 'icmp' 'exitcond348' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.76ns)   --->   "%empty_52 = add i8 %loop_index_0, i8 1"   --->   Operation 98 'add' 'empty_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:140]   --->   Operation 100 'load' 'output_fm_buffer_1_load' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_6 : Operation 101 [1/1] (0.76ns)   --->   "%add_ln137_4 = add i9 %zext_ln137_1, i9 %zext_ln140" [src/conv1.cpp:137]   --->   Operation 101 'add' 'add_ln137_4' <Predicate = (exitcond348)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_4, i10 0" [src/conv1.cpp:137]   --->   Operation 102 'bitconcatenate' 'shl_ln137_2' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i19 %shl_ln137_2" [src/conv1.cpp:137]   --->   Operation 103 'zext' 'zext_ln137_4' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_4, i2 0" [src/conv1.cpp:137]   --->   Operation 104 'bitconcatenate' 'shl_ln137_3' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i11 %shl_ln137_3" [src/conv1.cpp:137]   --->   Operation 105 'zext' 'zext_ln137_5' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_4, i20 %zext_ln137_5" [src/conv1.cpp:137]   --->   Operation 106 'sub' 'sub_ln137_1' <Predicate = (exitcond348)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv1.cpp:137]   --->   Operation 107 'sext' 'sext_ln137_1' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.08ns)   --->   "%add_ln137_5 = add i64 %sext_ln137_1, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 108 'add' 'add_ln137_5' <Predicate = (exitcond348)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 109 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:140]   --->   Operation 109 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %output_fm_buffer_1_load" [src/conv1.cpp:140]   --->   Operation 111 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_53, i4 15" [src/conv1.cpp:147]   --->   Operation 112 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 114 [5/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 114 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 115 [4/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 115 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 116 [3/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 116 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 117 [2/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 117 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 118 [1/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:134]   --->   Operation 118 'writeresp' 'empty_54' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln134 = or i5 %bh, i5 1" [src/conv1.cpp:134]   --->   Operation 119 'or' 'or_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %or_ln134" [src/conv1.cpp:140]   --->   Operation 120 'zext' 'zext_ln140_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.76ns)   --->   "%add_ln140_1 = add i9 %zext_ln133_1, i9 %zext_ln140_4" [src/conv1.cpp:140]   --->   Operation 121 'add' 'add_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i9 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 122 'zext' 'zext_ln140_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i9 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 123 'trunc' 'trunc_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln140_1, i8 0" [src/conv1.cpp:140]   --->   Operation 124 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.85ns)   --->   "%sub_ln140_1 = sub i16 %p_shl2, i16 %zext_ln140_5" [src/conv1.cpp:140]   --->   Operation 125 'sub' 'sub_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.78ns)   --->   "%icmp_ln134_1 = icmp_ult  i5 %or_ln134, i5 17" [src/conv1.cpp:134]   --->   Operation 126 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.inc48, void %for.body8.1.preheader" [src/conv1.cpp:134]   --->   Operation 127 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (2.09ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i16 %sub_ln140_1, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 128 'call' 'call_ln140' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_5, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 129 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv1.cpp:147]   --->   Operation 130 'sext' 'sext_ln147_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln147_1" [src/conv1.cpp:147]   --->   Operation 131 'getelementptr' 'i2_addr_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %bout" [src/conv1.cpp:133]   --->   Operation 132 'store' 'store_ln133' <Predicate = (!icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 133 'br' 'br_ln133' <Predicate = (!icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i16 %sub_ln140_1, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 134 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:147]   --->   Operation 135 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 136 [1/1] (0.42ns)   --->   "%br_ln147 = br void %load-store-loop.1" [src/conv1.cpp:147]   --->   Operation 136 'br' 'br_ln147' <Predicate = true> <Delay = 0.42>

State 15 <SV = 12> <Delay = 2.09>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%loop_index_1 = phi i8 0, void %for.body8.1.preheader, i8 %empty_57, void %load-store-loop.1.split"   --->   Operation 137 'phi' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%loop_index_1_cast60 = zext i8 %loop_index_1"   --->   Operation 138 'zext' 'loop_index_1_cast60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.85ns)   --->   "%empty_56 = add i16 %sub_ln140_1, i16 %loop_index_1_cast60" [src/conv1.cpp:140]   --->   Operation 139 'add' 'empty_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast73 = zext i16 %empty_56" [src/conv1.cpp:140]   --->   Operation 140 'zext' 'p_cast73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast73" [src/conv1.cpp:140]   --->   Operation 141 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.76ns)   --->   "%exitcond3810 = icmp_eq  i8 %loop_index_1, i8 255"   --->   Operation 142 'icmp' 'exitcond3810' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.76ns)   --->   "%empty_57 = add i8 %loop_index_1, i8 1"   --->   Operation 143 'add' 'empty_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3810, void %load-store-loop.1.split, void %for.inc45.1"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_2" [src/conv1.cpp:140]   --->   Operation 145 'load' 'output_fm_buffer_1_load_1' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_15 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln134 = add i5 %bh, i5 2" [src/conv1.cpp:134]   --->   Operation 146 'add' 'add_ln134' <Predicate = (exitcond3810)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 147 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_2" [src/conv1.cpp:140]   --->   Operation 147 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %output_fm_buffer_1_load_1" [src/conv1.cpp:140]   --->   Operation 149 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr_1, i32 %empty_58, i4 15" [src/conv1.cpp:147]   --->   Operation 150 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 152 [5/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 152 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 153 [4/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 153 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 154 [3/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 154 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 155 [2/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 155 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 156 [1/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 156 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 157 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.79>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 158 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_1, i4 %o_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 159 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %or_ln1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 160 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.79ns)   --->   "%icmp_ln68 = icmp_eq  i4 %o_1, i4 8" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 161 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %o_1, i4 1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 162 'add' 'add_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %BH.i.split, void %_Z15clear_buffer_c1PA17_A255_f.exit" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 163 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 165 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.42ns)   --->   "%br_ln69 = br void %BW.0.i" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 166 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [src/conv1.cpp:154]   --->   Operation 167 'ret' 'ret_ln154' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 1.61>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%h_1 = phi i5 %add_ln69_2, void %for.inc13.2.i, i5 0, void %BH.i.split" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 168 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %h_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 169 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln73 = add i9 %zext_ln68, i9 %zext_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 170 'add' 'add_ln73' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i9 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 171 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i9 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 172 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 173 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.85ns)   --->   "%sub_ln73 = sub i16 %p_shl4, i16 %zext_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 174 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln69 = icmp_ult  i5 %h_1, i5 17" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 175 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc16.i, void %BW.0.i.split" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 176 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 178 'specloopname' 'specloopname_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.42ns)   --->   "%br_ln71 = br void %for.inc.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 179 'br' 'br_ln71' <Predicate = (icmp_ln69)> <Delay = 0.42>

State 25 <SV = 4> <Delay = 2.40>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln71, void %for.inc.0.i.split, i8 0, void %BW.0.i.split" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 180 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i8 %w" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 181 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.85ns)   --->   "%add_ln73_1 = add i16 %sub_ln73, i16 %zext_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 182 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i16 %add_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 183 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 184 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.76ns)   --->   "%icmp_ln71 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 185 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.76ns)   --->   "%add_ln71 = add i8 %w, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 186 'add' 'add_ln71' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc.0.i.split, void %for.inc13.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 187 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 189 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 190 'store' 'store_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 191 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln69 = add i5 %h_1, i5 1" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 192 'add' 'add_ln69' <Predicate = (icmp_ln71)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i5 %add_ln69" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 193 'zext' 'zext_ln73_4' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.76ns)   --->   "%add_ln73_2 = add i9 %zext_ln68, i9 %zext_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 194 'add' 'add_ln73_2' <Predicate = (icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i9 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 195 'zext' 'zext_ln73_5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i9 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 196 'trunc' 'trunc_ln73_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73_1, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 197 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.85ns)   --->   "%sub_ln73_1 = sub i16 %p_shl5, i16 %zext_ln73_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 198 'sub' 'sub_ln73_1' <Predicate = (icmp_ln71)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln71 = br void %for.inc.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 199 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.42>

State 26 <SV = 5> <Delay = 2.40>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%w_1 = phi i8 %add_ln71_1, void %for.inc.1.i.split, i8 0, void %for.inc13.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 200 'phi' 'w_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i8 %w_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 201 'zext' 'zext_ln73_6' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.85ns)   --->   "%add_ln73_3 = add i16 %sub_ln73_1, i16 %zext_ln73_6" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 202 'add' 'add_ln73_3' <Predicate = (icmp_ln69)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i16 %add_ln73_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 203 'zext' 'zext_ln73_7' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_3 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_7" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 204 'getelementptr' 'output_fm_buffer_1_addr_3' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.76ns)   --->   "%icmp_ln71_1 = icmp_eq  i8 %w_1, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 205 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln69)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln71_1 = add i8 %w_1, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 206 'add' 'add_ln71_1' <Predicate = (icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %for.inc.1.i.split, void %for.inc13.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 207 'br' 'br_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 209 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 210 'store' 'store_ln73' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 211 'br' 'br_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.78ns)   --->   "%add_ln69_1 = add i5 %h_1, i5 2" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 212 'add' 'add_ln69_1' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i5 %add_ln69_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 213 'zext' 'zext_ln73_8' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.76ns)   --->   "%add_ln73_4 = add i9 %zext_ln68, i9 %zext_ln73_8" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 214 'add' 'add_ln73_4' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i9 %add_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 215 'zext' 'zext_ln73_9' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i9 %add_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 216 'trunc' 'trunc_ln73_2' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73_2, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 217 'bitconcatenate' 'p_shl6' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.85ns)   --->   "%sub_ln73_2 = sub i16 %p_shl6, i16 %zext_ln73_9" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 218 'sub' 'sub_ln73_2' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln69_1 = icmp_ult  i5 %add_ln69_1, i5 17" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 219 'icmp' 'icmp_ln69_1' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %for.inc16.i, void %for.inc.2.i.preheader" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 220 'br' 'br_ln69' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.42ns)   --->   "%br_ln73 = br void %for.inc.2.i" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 221 'br' 'br_ln73' <Predicate = (icmp_ln69 & icmp_ln71_1 & icmp_ln69_1)> <Delay = 0.42>
ST_26 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %add_ln68, i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 222 'store' 'store_ln68' <Predicate = (icmp_ln71_1 & !icmp_ln69_1) | (!icmp_ln69)> <Delay = 0.42>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln68 = br void %BH.i" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 223 'br' 'br_ln68' <Predicate = (icmp_ln71_1 & !icmp_ln69_1) | (!icmp_ln69)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.09>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%w_2 = phi i8 %add_ln71_2, void %for.inc.2.i.split, i8 0, void %for.inc.2.i.preheader" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 224 'phi' 'w_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i8 %w_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 225 'zext' 'zext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.85ns)   --->   "%add_ln73_5 = add i16 %sub_ln73_2, i16 %zext_ln73_10" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 226 'add' 'add_ln73_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i16 %add_ln73_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 227 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_4 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_11" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 228 'getelementptr' 'output_fm_buffer_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.76ns)   --->   "%icmp_ln71_2 = icmp_eq  i8 %w_2, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 229 'icmp' 'icmp_ln71_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.76ns)   --->   "%add_ln71_2 = add i8 %w_2, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 230 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %for.inc.2.i.split, void %for.inc13.2.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 231 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 233 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 234 'store' 'store_ln73' <Predicate = (!icmp_ln71_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.2.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 235 'br' 'br_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.78ns)   --->   "%add_ln69_2 = add i5 %h_1, i5 3" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 236 'add' 'add_ln69_2' <Predicate = (icmp_ln71_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln69 = br void %BW.0.i" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 237 'br' 'br_ln69' <Predicate = (icmp_ln71_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [8]  (0.000 ns)
	'add' operation ('add_ln137_3', src/conv1.cpp:137) [15]  (0.765 ns)

 <State 2>: 4.356ns
The critical path consists of the following:
	'load' operation ('bout') on local variable 'bout' [20]  (0.000 ns)
	'add' operation ('empty_47', src/conv1.cpp:133) [32]  (0.781 ns)
	'mul' operation ('mul_ln137', src/conv1.cpp:137) [39]  (2.490 ns)
	'add' operation ('add_ln137', src/conv1.cpp:137) [41]  (1.085 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load') on array 'conv1_biases' [37]  (1.237 ns)

 <State 4>: 3.708ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:134) with incoming values : ('add_ln134', src/conv1.cpp:134) [44]  (0.000 ns)
	'add' operation ('add_ln140', src/conv1.cpp:140) [49]  (0.765 ns)
	'sub' operation ('sub_ln140', src/conv1.cpp:140) [53]  (0.853 ns)
	'call' operation ('call_ln140', src/conv1.cpp:140) to 'export_output_buffer_c1_Pipeline_RELU' [56]  (2.090 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_50', src/conv1.cpp:147) on port 'i2' (src/conv1.cpp:147) [68]  (7.300 ns)

 <State 6>: 2.734ns
The critical path consists of the following:
	'add' operation ('add_ln137_4', src/conv1.cpp:137) [86]  (0.765 ns)
	'sub' operation ('sub_ln137_1', src/conv1.cpp:137) [91]  (0.884 ns)
	'add' operation ('add_ln137_5', src/conv1.cpp:137) [93]  (1.085 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:140) on array 'output_fm_buffer_1' [81]  (1.237 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln147', src/conv1.cpp:147) on port 'i2' (src/conv1.cpp:147) [83]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_54', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [94]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_54', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [94]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_54', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [94]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_54', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [94]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_54', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [94]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_55', src/conv1.cpp:147) on port 'i2' (src/conv1.cpp:147) [109]  (7.300 ns)

 <State 15>: 2.090ns
The critical path consists of the following:
	'phi' operation ('loop_index_1') with incoming values : ('empty_57') [112]  (0.000 ns)
	'add' operation ('empty_56', src/conv1.cpp:140) [114]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_2', src/conv1.cpp:140) [116]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:140) on array 'output_fm_buffer_1' [122]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:140) on array 'output_fm_buffer_1' [122]  (1.237 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln147', src/conv1.cpp:147) on port 'i2' (src/conv1.cpp:147) [124]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_59', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [127]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_59', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [127]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_59', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [127]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_59', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [127]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_59', src/conv1.cpp:134) on port 'i2' (src/conv1.cpp:134) [127]  (7.300 ns)

 <State 23>: 0.797ns
The critical path consists of the following:
	'load' operation ('o', src/conv1.cpp:68->src/conv1.cpp:153) on local variable 'o' [138]  (0.000 ns)
	'icmp' operation ('icmp_ln68', src/conv1.cpp:68->src/conv1.cpp:153) [141]  (0.797 ns)

 <State 24>: 1.618ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:69->src/conv1.cpp:153) with incoming values : ('add_ln69_2', src/conv1.cpp:69->src/conv1.cpp:153) [149]  (0.000 ns)
	'add' operation ('add_ln73', src/conv1.cpp:73->src/conv1.cpp:153) [151]  (0.765 ns)
	'sub' operation ('sub_ln73', src/conv1.cpp:73->src/conv1.cpp:153) [155]  (0.853 ns)

 <State 25>: 2.407ns
The critical path consists of the following:
	'add' operation ('add_ln69', src/conv1.cpp:69->src/conv1.cpp:153) [177]  (0.789 ns)
	'add' operation ('add_ln73_2', src/conv1.cpp:73->src/conv1.cpp:153) [179]  (0.765 ns)
	'sub' operation ('sub_ln73_1', src/conv1.cpp:73->src/conv1.cpp:153) [183]  (0.853 ns)

 <State 26>: 2.407ns
The critical path consists of the following:
	'add' operation ('add_ln69_1', src/conv1.cpp:69->src/conv1.cpp:153) [200]  (0.789 ns)
	'add' operation ('add_ln73_4', src/conv1.cpp:73->src/conv1.cpp:153) [202]  (0.765 ns)
	'sub' operation ('sub_ln73_2', src/conv1.cpp:73->src/conv1.cpp:153) [206]  (0.853 ns)

 <State 27>: 2.090ns
The critical path consists of the following:
	'phi' operation ('w', src/conv1.cpp:71->src/conv1.cpp:153) with incoming values : ('add_ln71_2', src/conv1.cpp:71->src/conv1.cpp:153) [212]  (0.000 ns)
	'add' operation ('add_ln73_5', src/conv1.cpp:73->src/conv1.cpp:153) [214]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_4', src/conv1.cpp:73->src/conv1.cpp:153) [216]  (0.000 ns)
	'store' operation ('store_ln73', src/conv1.cpp:73->src/conv1.cpp:153) of constant 0 on array 'output_fm_buffer_1' [223]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
