/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az406-122
+ date
Sat Oct 28 04:19:16 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698466756
+ CACTUS_STARTTIME=1698466756
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 28 2023 (04:10:28)
Run date:          Oct 28 2023 (04:19:16+0000)
Run host:          fv-az406-122 (pid=134767)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az406-122
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088108KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=675bf614-80dd-7b45-a3e2-31b778e6bd01, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az406-122, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088108KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00355651 sec
      iterations=10000000... time=0.0322104 sec
      iterations=100000000... time=0.263212 sec
      iterations=400000000... time=1.01655 sec
      iterations=400000000... time=0.740468 sec
      result: 2.89768 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00252351 sec
      iterations=10000000... time=0.0258392 sec
      iterations=100000000... time=0.26453 sec
      iterations=400000000... time=1.04547 sec
      result: 12.2433 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0015817 sec
      iterations=10000000... time=0.0215252 sec
      iterations=100000000... time=0.168048 sec
      iterations=700000000... time=1.20775 sec
      result: 9.27347 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001191 sec
      iterations=10000... time=0.00136461 sec
      iterations=100000... time=0.0123295 sec
      iterations=1000000... time=0.125527 sec
      iterations=9000000... time=1.12015 sec
      result: 1.24462 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000634802 sec
      iterations=10000... time=0.00523922 sec
      iterations=100000... time=0.0491594 sec
      iterations=1000000... time=0.48118 sec
      iterations=2000000... time=0.941639 sec
      iterations=4000000... time=1.88585 sec
      result: 4.71463 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.53e-05 sec
      iterations=1000... time=0.000332101 sec
      iterations=10000... time=0.00234031 sec
      iterations=100000... time=0.0236462 sec
      iterations=1000000... time=0.24455 sec
      iterations=4000000... time=0.993303 sec
      iterations=8000000... time=1.96803 sec
      result: 99.9009 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.6e-06 sec
      iterations=10... time=4.14e-05 sec
      iterations=100... time=0.000418302 sec
      iterations=1000... time=0.00413591 sec
      iterations=10000... time=0.0402261 sec
      iterations=100000... time=0.415519 sec
      iterations=300000... time=1.27998 sec
      result: 46.0806 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.29e-05 sec
      iterations=100000... time=0.000223001 sec
      iterations=1000000... time=0.00248371 sec
      iterations=10000000... time=0.0253817 sec
      iterations=100000000... time=0.244959 sec
      iterations=400000000... time=0.977208 sec
      iterations=800000000... time=2.05178 sec
      result: 0.320591 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.7101e-05 sec
      iterations=10000... time=0.0001363 sec
      iterations=100000... time=0.0013804 sec
      iterations=1000000... time=0.0147253 sec
      iterations=10000000... time=0.14352 sec
      iterations=80000000... time=1.17432 sec
      result: 1.83487 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=4.99999e-07 sec
      iterations=10... time=2.8e-06 sec
      iterations=100... time=2.52e-05 sec
      iterations=1000... time=0.000252101 sec
      iterations=10000... time=0.00278321 sec
      iterations=100000... time=0.0245802 sec
      iterations=1000000... time=0.264787 sec
      iterations=4000000... time=1.00228 sec
      result: 98.0808 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.7e-06 sec
      iterations=10... time=7.8201e-05 sec
      iterations=100... time=0.000821602 sec
      iterations=1000... time=0.00817373 sec
      iterations=10000... time=0.0787352 sec
      iterations=100000... time=0.78746 sec
      iterations=200000... time=1.69395 sec
      result: 23.213 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.14e-05 sec
      iterations=10... time=0.000326801 sec
      iterations=100... time=0.00354941 sec
      iterations=1000... time=0.0314009 sec
      iterations=10000... time=0.305609 sec
      iterations=40000... time=1.28866 sec
      result: 0.0536371 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.75e-05 sec
      iterations=10... time=0.000965903 sec
      iterations=100... time=0.00809613 sec
      iterations=1000... time=0.0834849 sec
      iterations=10000... time=0.838295 sec
      iterations=20000... time=1.6462 sec
      result: 0.147819 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00470172 sec
      iterations=10... time=0.0525717 sec
      iterations=100... time=0.534641 sec
      iterations=200... time=1.0747 sec
      result: 0.457874 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00311976 sec
      iterations=10000000... time=0.0247317 sec
      iterations=100000000... time=0.248983 sec
      iterations=400000000... time=1.04371 sec
      iterations=400000000... time=0.779115 sec
      result: 3.02344 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00261206 sec
      iterations=10000000... time=0.025429 sec
      iterations=100000000... time=0.26935 sec
      iterations=400000000... time=1.08496 sec
      result: 11.7977 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00151971 sec
      iterations=10000000... time=0.0166371 sec
      iterations=100000000... time=0.177747 sec
      iterations=600000000... time=1.04278 sec
      result: 9.20615 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000112 sec
      iterations=10000... time=0.00111405 sec
      iterations=100000... time=0.0132045 sec
      iterations=1000000... time=0.133398 sec
      iterations=8000000... time=1.04919 sec
      result: 1.31149 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000405551 sec
      iterations=10000... time=0.00442521 sec
      iterations=100000... time=0.0419075 sec
      iterations=1000000... time=0.435348 sec
      iterations=3000000... time=1.31299 sec
      result: 4.37664 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=2.4e-06 sec
      iterations=100... time=2.24e-05 sec
      iterations=1000... time=0.000222651 sec
      iterations=10000... time=0.00241011 sec
      iterations=100000... time=0.0276867 sec
      iterations=1000000... time=0.245644 sec
      iterations=4000000... time=1.01097 sec
      result: 97.2371 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.2e-06 sec
      iterations=10... time=3.905e-05 sec
      iterations=100... time=0.000399201 sec
      iterations=1000... time=0.00428336 sec
      iterations=10000... time=0.0423017 sec
      iterations=100000... time=0.438971 sec
      iterations=300000... time=1.38895 sec
      result: 42.4655 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.1e-06 sec
      iterations=10000... time=2.485e-05 sec
      iterations=100000... time=0.000243151 sec
      iterations=1000000... time=0.00318656 sec
      iterations=10000000... time=0.0259984 sec
      iterations=100000000... time=0.254687 sec
      iterations=400000000... time=1.04086 sec
      result: 0.325269 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.96e-05 sec
      iterations=10000... time=0.00015735 sec
      iterations=100000... time=0.00155746 sec
      iterations=1000000... time=0.0160224 sec
      iterations=10000000... time=0.163035 sec
      iterations=70000000... time=1.07689 sec
      result: 1.92301 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.65e-06 sec
      iterations=100... time=3.355e-05 sec
      iterations=1000... time=0.000332702 sec
      iterations=10000... time=0.00388071 sec
      iterations=100000... time=0.0397462 sec
      iterations=1000000... time=0.392113 sec
      iterations=3000000... time=1.1946 sec
      result: 61.7179 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.25e-06 sec
      iterations=10... time=0.00010005 sec
      iterations=100... time=0.00115585 sec
      iterations=1000... time=0.00940758 sec
      iterations=10000... time=0.0906426 sec
      iterations=100000... time=0.884308 sec
      iterations=200000... time=1.78371 sec
      result: 22.0448 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.6e-06 sec
      iterations=10... time=2.64e-05 sec
      iterations=100... time=0.000281851 sec
      iterations=1000... time=0.00265371 sec
      iterations=10000... time=0.0284194 sec
      iterations=100000... time=0.281455 sec
      iterations=400000... time=1.11586 sec
      result: 0.261324 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=2.035e-05 sec
      iterations=10... time=0.000148451 sec
      iterations=100... time=0.0013187 sec
      iterations=1000... time=0.0135703 sec
      iterations=10000... time=0.13705 sec
      iterations=80000... time=1.06773 sec
      result: 0.436966 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0013104 sec
      iterations=10... time=0.0175021 sec
      iterations=100... time=0.187736 sec
      iterations=600... time=1.11932 sec
      result: 1.31886 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Oct 28 04:20:12 UTC 2023
+ echo Done.
Done.
  Elapsed time: 56.0 s
