Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_0_23 -L xbip_dsp48_mult_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L div_gen_v5_1_22 -L c_reg_fd_v12_0_9 -L xbip_addsub_v3_0_9 -L c_addsub_v12_0_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_ip_tb_behav xil_defaultlib.alu_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_divisor_tvalid' [C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/CLK/CLK.srcs/sources_1/new/alu.sv:112]
WARNING: [VRFC 10-5021] port 'm_axis_dout_tvalid' is not connected on this instance [C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/CLK/CLK.srcs/sources_1/new/alu.sv:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
