<stg><name>matrix_multiply_alt2</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %sum_mult = alloca [9 x float], align 4

]]></Node>
<StgValue><ssdm name="sum_mult"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten14 = phi i5 [ 0, %0 ], [ %add_ln318, %b_col_loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %Col_assign_2 = phi i2 [ 0, %0 ], [ %select_ln330_3, %b_col_loop_end ]

]]></Node>
<StgValue><ssdm name="Col_assign_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln319, %b_col_loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3  %Row_assign = phi i2 [ 0, %0 ], [ %select_ln332_1, %b_col_loop_end ]

]]></Node>
<StgValue><ssdm name="Row_assign"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4  %Col_assign = phi i2 [ 0, %0 ], [ %c, %b_col_loop_end ]

]]></Node>
<StgValue><ssdm name="Col_assign"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %icmp_ln318 = icmp eq i5 %indvar_flatten14, -5

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %add_ln318 = add i5 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln318, label %7, label %b_col_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:0  %k = add i2 %Col_assign_2, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
b_col_loop_begin:3  %icmp_ln319 = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:4  %select_ln330 = select i1 %icmp_ln319, i2 0, i2 %Row_assign

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:5  %icmp_ln330 = icmp eq i2 %k, 0

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:6  %icmp_ln330_1 = icmp eq i2 %Col_assign_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
b_col_loop_begin:7  %select_ln330_1 = select i1 %icmp_ln319, i1 %icmp_ln330, i1 %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:8  %icmp_ln333 = icmp eq i2 %k, -2

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:9  %icmp_ln333_1 = icmp eq i2 %Col_assign_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln333_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
b_col_loop_begin:10  %select_ln330_2 = select i1 %icmp_ln319, i1 %icmp_ln333, i1 %icmp_ln333_1

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:11  %select_ln330_3 = select i1 %icmp_ln319, i2 %k, i2 %Col_assign_2

]]></Node>
<StgValue><ssdm name="select_ln330_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
b_col_loop_begin:16  %xor_ln330 = xor i1 %icmp_ln319, true

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:17  %icmp_ln320 = icmp eq i2 %Col_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
b_col_loop_begin:18  %and_ln330 = and i1 %icmp_ln320, %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_begin:19  %r = add i2 %select_ln330, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
b_col_loop_begin:21  %or_ln332 = or i1 %and_ln330, %icmp_ln319

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:22  %select_ln332 = select i1 %or_ln332, i2 0, i2 %Col_assign

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:23  %select_ln332_1 = select i1 %and_ln330, i2 %r, i2 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln332_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
b_col_loop_begin:45  br i1 %select_ln330_1, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
<literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %select_ln330_2, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
b_col_loop_end:1  %c = add i2 %select_ln332, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
b_col_loop_end:2  %add_ln319 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
b_col_loop_end:3  %select_ln319 = select i1 %icmp_ln319, i4 1, i4 %add_ln319

]]></Node>
<StgValue><ssdm name="select_ln319"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="2">
<![CDATA[
b_col_loop_begin:12  %zext_ln60 = zext i2 %select_ln330_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:13  %tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln330_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
b_col_loop_begin:14  %zext_ln60_1 = zext i4 %tmp_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
b_col_loop_begin:15  %sub_ln60 = sub i5 %zext_ln60_1, %zext_ln60

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="2">
<![CDATA[
b_col_loop_begin:24  %zext_ln332 = zext i2 %select_ln332_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
b_col_loop_begin:25  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln332_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="4">
<![CDATA[
b_col_loop_begin:26  %zext_ln60_2 = zext i4 %tmp_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
b_col_loop_begin:27  %sub_ln60_1 = sub i5 %zext_ln60_2, %zext_ln332

]]></Node>
<StgValue><ssdm name="sub_ln60_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
b_col_loop_begin:28  %add_ln60 = add i5 %zext_ln60, %sub_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="5">
<![CDATA[
b_col_loop_begin:29  %zext_ln60_3 = zext i5 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
b_col_loop_begin:30  %A_addr = getelementptr [9 x float]* %A, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
b_col_loop_begin:34  %cast_in_a = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="cast_in_a"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="2">
<![CDATA[
b_col_loop_begin:35  %zext_ln60_4 = zext i2 %select_ln332 to i5

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
b_col_loop_begin:36  %add_ln60_1 = add i5 %zext_ln60_4, %sub_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
b_col_loop_begin:37  %sext_ln60 = sext i5 %add_ln60_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
b_col_loop_begin:38  %B_addr = getelementptr [9 x float]* %B, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
b_col_loop_begin:39  %add_ln335 = add i5 %zext_ln60_4, %sub_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
b_col_loop_begin:43  %cast_in_b = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="cast_in_b"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
b_col_loop_begin:34  %cast_in_a = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="cast_in_a"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
b_col_loop_begin:43  %cast_in_b = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="cast_in_b"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
b_col_loop_begin:40  %zext_ln335 = zext i5 %add_ln335 to i64

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
b_col_loop_begin:41  %C_addr = getelementptr [9 x float]* %C, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
b_col_loop_begin:42  %sum_mult_addr = getelementptr [9 x float]* %sum_mult, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="sum_mult_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
b_col_loop_begin:44  %mult = fmul float %cast_in_a, %cast_in_b

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:0  %sum_mult_load = load float* %sum_mult_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_mult_load"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %mult, float* %sum_mult_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:0  %sum_mult_load = load float* %sum_mult_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_mult_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="7" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="6" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="5" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="4" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="3" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="2" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
b_col_loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
b_col_loop_begin:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
b_col_loop_begin:20  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
b_col_loop_begin:31  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
b_col_loop_begin:32  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
b_col_loop_begin:33  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="7">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = fadd float %sum_mult_load, %mult

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
<literal name="select_ln330_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %tmp, float* %sum_mult_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
<literal name="select_ln330_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
<literal name="select_ln330_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %tmp, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
<literal name="select_ln330_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %b_col_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln330_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %b_col_loop_end

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
b_col_loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
b_col_loop_end:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln343"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
