

================================================================
== Vitis HLS Report for 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
================================================================
* Date:           Fri Feb 14 10:50:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten6"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 11 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 12 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 14 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%icmp_ln65 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 15 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln65_1 = add i7 %indvar_flatten6_load, i7 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 16 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc21.i, void %for.inc33.i.preheader.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 17 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln65 = store i7 %add_ln65_1, i7 %indvar_flatten6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 18 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 19 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 20 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln65 = add i4 %j_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 21 'add' 'add_ln65' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln68 = icmp_eq  i4 %i_load, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 22 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln56 = select i1 %icmp_ln68, i4 0, i4 %i_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 23 'select' 'select_ln56' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i4 %select_ln56" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 24 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln65 = select i1 %icmp_ln68, i4 %add_ln65, i4 %j_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 25 'select' 'select_ln65' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.65ns)   --->   "%switch_ln71 = switch i3 %trunc_ln65, void %arrayidx176.i.case.7, i3 0, void %arrayidx176.i.case.0, i3 1, void %arrayidx176.i.case.1, i3 2, void %arrayidx176.i.case.2, i3 3, void %arrayidx176.i.case.3, i3 4, void %arrayidx176.i.case.4, i3 5, void %arrayidx176.i.case.5, i3 6, void %arrayidx176.i.case.6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 26 'switch' 'switch_ln71' <Predicate = true> <Delay = 1.65>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln68 = add i4 %select_ln56, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 27 'add' 'add_ln68' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %select_ln65, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 28 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln68, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 29 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc18.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:68->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 30 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln65_cast = zext i4 %select_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 31 'zext' 'select_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln65, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln71 = add i6 %tmp_2, i6 %select_ln65_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 33 'add' 'add_ln71' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %add_ln71" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 34 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln71" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 35 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 36 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %select_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 39 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 40 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 41 'getelementptr' 'col_inbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 42 'getelementptr' 'col_inbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 43 'getelementptr' 'col_inbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 44 'getelementptr' 'col_inbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 45 'getelementptr' 'col_inbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 46 'getelementptr' 'col_inbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln65" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:65->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 47 'getelementptr' 'col_inbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 48 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 49 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 50 'store' 'store_ln71' <Predicate = (trunc_ln65 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 51 'br' 'br_ln71' <Predicate = (trunc_ln65 == 6)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 52 'store' 'store_ln71' <Predicate = (trunc_ln65 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 53 'br' 'br_ln71' <Predicate = (trunc_ln65 == 5)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 54 'store' 'store_ln71' <Predicate = (trunc_ln65 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 55 'br' 'br_ln71' <Predicate = (trunc_ln65 == 4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 56 'store' 'store_ln71' <Predicate = (trunc_ln65 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 57 'br' 'br_ln71' <Predicate = (trunc_ln65 == 3)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 58 'store' 'store_ln71' <Predicate = (trunc_ln65 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 59 'br' 'br_ln71' <Predicate = (trunc_ln65 == 2)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 60 'store' 'store_ln71' <Predicate = (trunc_ln65 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 61 'br' 'br_ln71' <Predicate = (trunc_ln65 == 1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 62 'store' 'store_ln71' <Predicate = (trunc_ln65 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 63 'br' 'br_ln71' <Predicate = (trunc_ln65 == 0)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln71 = store i16 %row_outbuf_load, i3 %col_inbuf_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 64 'store' 'store_ln71' <Predicate = (trunc_ln65 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln71 = br void %arrayidx176.i.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 65 'br' 'br_ln71' <Predicate = (trunc_ln65 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01100]
j                     (alloca           ) [ 01100]
indvar_flatten6       (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten6_load  (load             ) [ 00000]
icmp_ln65             (icmp             ) [ 01110]
add_ln65_1            (add              ) [ 00000]
br_ln65               (br               ) [ 00000]
store_ln65            (store            ) [ 00000]
i_load                (load             ) [ 00000]
j_load                (load             ) [ 00000]
add_ln65              (add              ) [ 00000]
icmp_ln68             (icmp             ) [ 00000]
select_ln56           (select           ) [ 00000]
trunc_ln65            (trunc            ) [ 01011]
select_ln65           (select           ) [ 01011]
switch_ln71           (switch           ) [ 00000]
add_ln68              (add              ) [ 00000]
store_ln56            (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
br_ln68               (br               ) [ 00000]
select_ln65_cast      (zext             ) [ 00000]
tmp_2                 (bitconcatenate   ) [ 00000]
add_ln71              (add              ) [ 00000]
zext_ln71             (zext             ) [ 00000]
row_outbuf_addr       (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln65             (zext             ) [ 00000]
col_inbuf_addr        (getelementptr    ) [ 00000]
col_inbuf_1_addr      (getelementptr    ) [ 00000]
col_inbuf_2_addr      (getelementptr    ) [ 00000]
col_inbuf_3_addr      (getelementptr    ) [ 00000]
col_inbuf_4_addr      (getelementptr    ) [ 00000]
col_inbuf_5_addr      (getelementptr    ) [ 00000]
col_inbuf_6_addr      (getelementptr    ) [ 00000]
col_inbuf_7_addr      (getelementptr    ) [ 00000]
specpipeline_ln69     (specpipeline     ) [ 00000]
row_outbuf_load       (load             ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
store_ln71            (store            ) [ 00000]
br_ln71               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_inbuf_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_inbuf_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col_inbuf_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="row_outbuf_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="col_inbuf_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="col_inbuf_1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="col_inbuf_2_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="col_inbuf_3_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="col_inbuf_4_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_inbuf_5_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="col_inbuf_6_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_inbuf_7_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln71_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln71_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln71_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln71_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln71_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln71_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln71_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln71_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln56_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln56_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten6_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln65_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln65_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln65_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln65_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln68_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln56_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln65_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln65_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln68_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln56_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="1"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln56_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="1"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln65_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln65_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln71_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln71_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln65_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="2"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="j_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="338" class="1005" name="indvar_flatten6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln65_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="349" class="1005" name="trunc_ln65_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="354" class="1005" name="select_ln65_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="360" class="1005" name="row_outbuf_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="85" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="85" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="126" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="85" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="119" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="85" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="112" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="85" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="105" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="85" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="98" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="85" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="91" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="85" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="140" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="238" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="250" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="244" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="241" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="256" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="268" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="276" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="292" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="327"><net_src comp="66" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="334"><net_src comp="70" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="341"><net_src comp="74" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="348"><net_src comp="221" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="264" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="357"><net_src comp="268" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="363"><net_src comp="78" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {4 }
	Port: col_inbuf_1 | {4 }
	Port: col_inbuf_2 | {4 }
	Port: col_inbuf_3 | {4 }
	Port: col_inbuf_4 | {4 }
	Port: col_inbuf_5 | {4 }
	Port: col_inbuf_6 | {4 }
	Port: col_inbuf_7 | {4 }
 - Input state : 
	Port: dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop : row_outbuf | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln56 : 1
		store_ln56 : 1
		indvar_flatten6_load : 1
		icmp_ln65 : 2
		add_ln65_1 : 2
		br_ln65 : 3
		store_ln65 : 3
	State 2
		add_ln65 : 1
		icmp_ln68 : 1
		select_ln56 : 2
		trunc_ln65 : 3
		select_ln65 : 2
		switch_ln71 : 4
		add_ln68 : 3
		store_ln56 : 3
		store_ln56 : 4
	State 3
		add_ln71 : 1
		zext_ln71 : 2
		row_outbuf_addr : 3
		row_outbuf_load : 4
	State 4
		col_inbuf_addr : 1
		col_inbuf_1_addr : 1
		col_inbuf_2_addr : 1
		col_inbuf_3_addr : 1
		col_inbuf_4_addr : 1
		col_inbuf_5_addr : 1
		col_inbuf_6_addr : 1
		col_inbuf_7_addr : 1
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2
		store_ln71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln65_1_fu_227    |    0    |    14   |
|    add   |     add_ln65_fu_244     |    0    |    13   |
|          |     add_ln68_fu_276     |    0    |    13   |
|          |     add_ln71_fu_302     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln65_fu_221    |    0    |    14   |
|          |     icmp_ln68_fu_250    |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln56_fu_256   |    0    |    4    |
|          |    select_ln65_fu_268   |    0    |    4    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln65_fu_264    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | select_ln65_cast_fu_292 |    0    |    0    |
|   zext   |     zext_ln71_fu_308    |    0    |    0    |
|          |     zext_ln65_fu_313    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_2_fu_295      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    89   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_324       |    4   |
|   icmp_ln65_reg_345   |    1   |
|indvar_flatten6_reg_338|    7   |
|       j_reg_331       |    4   |
|row_outbuf_addr_reg_360|    6   |
|  select_ln65_reg_354  |    4   |
|   trunc_ln65_reg_349  |    3   |
+-----------------------+--------+
|         Total         |   29   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   98   |
+-----------+--------+--------+--------+
