/**
****************************************************************************
* @Warning :Without permission from the author,Not for commercial use
* @File    :type_def.h
* @Author  :Xiaowine
* @date    :2017/4/14
* @version :V 1.0.0
*************************************************
* @brief   :
****************************************************************************
**/


#ifndef __type_def_h__
#define __type_def_h__

/*����оƬ��ͷ�ļ�*/
//

/*bool ����ͷ�ļ�*/
#include "stdbool.h"

/*���ж�ͷ�ļ�*/
#include "intrinsics.h"





/*�����������Ͷ���*/
typedef unsigned char     u8_t;
typedef unsigned short    u16_t;
typedef unsigned long     u32_t;
#define u8  u8_t
#define u16 u16_t
#define u32 u32_t
#define EnableInterrupt  __enable_interrupt()

#define SUCESS      1
#define FAILURE     0

//�����־λ
typedef	union _fullflag_
{
	unsigned char BYTE;
	struct {
		unsigned char	Bit0:	1;
		unsigned char	Bit1:	1;
		unsigned char	Bit2:	1;
		unsigned char	Bit3:	1;
		unsigned char	Bit4:	1;
		unsigned char	Bit5:	1;
		unsigned char	Bit6:	1;
		unsigned char	Bit7:	1;
	}BIT;
}uFLAG,*P_uFLAG;
#define TRANSITION_STATUS_TRANSITION    0
#define TRANSITION_STATUS_EXECUTING     1
#define TRANSITION_STATUS_IDLE          2
typedef struct{
  union {
    u8  VALUE;                          /*!< SPI Slave Status                                                      */

    struct {
      u8  MEM_ACC_STATUS:  1;            /*!< *Instantaneous* value of an AHB read data underflow condition
                                                    for memory reads. The same bit doubles up as an AHB bus error
                                                     indicator for memory writes.                                         */
      u8  FW_STATUS  :  4;               /*!< *Instantaneous* value of the firmware status of the radio controller
                                                    state machine.                                                        */
      u8  CMD_READY  :  1;               /*!< *Instantaneous* value of the indicator to the host that no posted
                                                    (to the SPI Slave) radio controller command is currently awaiting
                                                     servicing by the firmware radio state machine running on the
                                                     Cortex-M0.                                                           */
      u8  EXT_IRQ_STATUS:  1;            /*!< *Instantaneous* value of the commoned-up (bitwise OR of the)
                                                    external interrupt outputs from the ADF7030, made available
                                                     in this format to the host for use in pin-limited systems.           */
      u8  SPIS_READY :  1;               /*!< *Instantaneous* value of the confirmation to the external host
                                                    that the HCLK clock domain in the ADF7030 has power, is out
                                                     of reset and has a running clock.                                    */
    };                                     /*!< BitSize                                                               */
  };
}ADF7030_1_STATUS_TYPE;







#endif

