

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_149_3'
================================================================
* Date:           Sat Dec 14 22:20:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_hardware_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_3  |       16|       16|        17|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     286|    642|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     715|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1001|    810|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U47  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   6|  286|  642|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln149_fu_262_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln149_fu_240_p2  |      icmp|   0|  0|  11|          11|          11|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_250_p2   |       xor|   0|  0|  11|          10|          11|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          33|          25|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   11|         22|
    |i_fu_56                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Stage9_I_load_1_reg_420            |  32|   0|   32|          0|
    |Stage9_I_load_reg_355              |  32|   0|   32|          0|
    |Stage9_R_load_1_reg_414            |  32|   0|   32|          0|
    |Stage9_R_load_reg_349              |  32|   0|   32|          0|
    |add27_i_reg_426                    |  32|   0|   32|          0|
    |add32_i_reg_431                    |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_3_cast16_reg_381                 |  11|   0|   64|         53|
    |i_3_reg_329                        |  11|   0|   11|          0|
    |i_fu_56                            |  11|   0|   11|          0|
    |mul14_i_reg_361                    |  32|   0|   32|          0|
    |mul17_i_reg_366                    |  32|   0|   32|          0|
    |mul20_i_reg_371                    |  32|   0|   32|          0|
    |mul23_i_reg_376                    |  32|   0|   32|          0|
    |sub37_i_reg_436                    |  32|   0|   32|          0|
    |sub42_i_reg_441                    |  32|   0|   32|          0|
    |temp_I_reg_408                     |  32|   0|   32|          0|
    |temp_R_reg_402                     |  32|   0|   32|          0|
    |trunc_ln155_reg_392                |   9|   0|    9|          0|
    |i_3_cast16_reg_381                 |  64|  32|   64|         53|
    |i_3_reg_329                        |  64|  32|   11|          0|
    |trunc_ln155_reg_392                |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 715|  96|  660|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_302_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_302_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_302_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_302_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_302_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_306_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_306_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_306_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_306_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_306_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_310_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_310_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_310_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_310_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_310_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_314_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_314_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_314_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_314_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_314_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_318_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_318_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_318_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_318_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_318_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_322_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_322_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_322_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_322_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_322_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_326_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_326_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_326_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_326_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_330_p_din0    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_330_p_din1    |  out|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_330_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|grp_fu_330_p_ce      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_VITIS_LOOP_149_3|  return value|
|zext_ln143_1         |   in|    9|     ap_none|                   zext_ln143_1|        scalar|
|zext_ln149           |   in|   10|     ap_none|                     zext_ln149|        scalar|
|Stage9_R_address0    |  out|   10|   ap_memory|                       Stage9_R|         array|
|Stage9_R_ce0         |  out|    1|   ap_memory|                       Stage9_R|         array|
|Stage9_R_q0          |   in|   32|   ap_memory|                       Stage9_R|         array|
|Stage9_R_address1    |  out|   10|   ap_memory|                       Stage9_R|         array|
|Stage9_R_ce1         |  out|    1|   ap_memory|                       Stage9_R|         array|
|Stage9_R_q1          |   in|   32|   ap_memory|                       Stage9_R|         array|
|twiddle_R            |   in|   32|     ap_none|                      twiddle_R|        scalar|
|Stage9_I_address0    |  out|   10|   ap_memory|                       Stage9_I|         array|
|Stage9_I_ce0         |  out|    1|   ap_memory|                       Stage9_I|         array|
|Stage9_I_q0          |   in|   32|   ap_memory|                       Stage9_I|         array|
|Stage9_I_address1    |  out|   10|   ap_memory|                       Stage9_I|         array|
|Stage9_I_ce1         |  out|    1|   ap_memory|                       Stage9_I|         array|
|Stage9_I_q1          |   in|   32|   ap_memory|                       Stage9_I|         array|
|twiddle_I            |   in|   32|     ap_none|                      twiddle_I|        scalar|
|OUT_R_address0       |  out|   10|   ap_memory|                          OUT_R|         array|
|OUT_R_ce0            |  out|    1|   ap_memory|                          OUT_R|         array|
|OUT_R_we0            |  out|    1|   ap_memory|                          OUT_R|         array|
|OUT_R_d0             |  out|   32|   ap_memory|                          OUT_R|         array|
|OUT_R_address1       |  out|   10|   ap_memory|                          OUT_R|         array|
|OUT_R_ce1            |  out|    1|   ap_memory|                          OUT_R|         array|
|OUT_R_we1            |  out|    1|   ap_memory|                          OUT_R|         array|
|OUT_R_d1             |  out|   32|   ap_memory|                          OUT_R|         array|
|OUT_I_address0       |  out|   10|   ap_memory|                          OUT_I|         array|
|OUT_I_ce0            |  out|    1|   ap_memory|                          OUT_I|         array|
|OUT_I_we0            |  out|    1|   ap_memory|                          OUT_I|         array|
|OUT_I_d0             |  out|   32|   ap_memory|                          OUT_I|         array|
|OUT_I_address1       |  out|   10|   ap_memory|                          OUT_I|         array|
|OUT_I_ce1            |  out|    1|   ap_memory|                          OUT_I|         array|
|OUT_I_we1            |  out|    1|   ap_memory|                          OUT_I|         array|
|OUT_I_d1             |  out|   32|   ap_memory|                          OUT_I|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

