Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 17:03:04 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xazu5ev-sfvc784-1-i
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/12_hdmi_char/hdmi_char.srcs/constrs_1/new/hdmi_output_test.xdc (Line: 3))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/12_hdmi_char/hdmi_char.srcs/sources_1/ip/video_pll/video_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/12_hdmi_char/hdmi_char.srcs/constrs_1/new/hdmi_output_test.xdc (Line: 3))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/12_hdmi_char/hdmi_char.srcs/sources_1/ip/video_pll/video_pll.xdc (Line: 56))
Related violations: <none>


