module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    output logic id_3,
    input id_4,
    output [1 : id_3] id_5
);
  logic id_6;
  id_7 id_8 (
      .id_2(id_6),
      .id_4(id_4),
      .id_5(1'h0)
  );
  id_9 id_10 (
      .id_8(id_3),
      .id_6(1)
  );
endmodule
