

================================================================
== Vivado HLS Report for 'tiled_matvec'
================================================================
* Date:           Mon Jun  1 11:20:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.836 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       30| 0.280 us | 0.300 us |   28|   30|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |        8|        8|         4|          -|          -|     2|    no    |
        | + tiled_matvec_loadA  |        2|        2|         1|          -|          -|     2|    no    |
        |- tiled_matvec_loadx   |        2|        2|         1|          -|          -|     2|    no    |
        |- Loop 3               |       12|       12|         6|          -|          -|     2|    no    |
        | + Loop 3.1            |        4|        4|         2|          -|          -|     2|    no    |
        |- Loop 4               |        4|        4|         2|          -|          -|     2|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     597|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     170|    -|
|Register         |        -|      -|     674|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     674|     767|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_444_p2             |     *    |      3|  0|  20|          32|          32|
    |add_ln35_fu_502_p2             |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_388_p2                  |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_320_p2                  |     +    |      0|  0|  10|           2|           1|
    |i_4_fu_496_p2                  |     +    |      0|  0|  10|           2|           1|
    |i_fu_236_p2                    |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_409_p2                  |     +    |      0|  0|  10|           2|           1|
    |j_fu_274_p2                    |     +    |      0|  0|  10|           2|           1|
    |y_0_fu_457_p2                  |     +    |      0|  0|  39|          32|          32|
    |ypartial_d0                    |     +    |      0|  0|  39|          32|          32|
    |ap_predicate_op36_read_state2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28       |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_268_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln17_fu_254_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln19_fu_314_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln26_fu_382_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln27_fu_403_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_fu_490_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln8_fu_230_p2             |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_284_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln20_fu_330_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_419_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_438_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_450_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_431_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_425_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_516_p3          |  select  |      0|  0|  32|           1|          32|
    |y_1_5_fu_462_p3                |  select  |      0|  0|  32|           1|          32|
    |y_1_6_fu_469_p3                |  select  |      0|  0|  32|           1|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0| 597|         198|         477|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Atile_V_vec_0_blk_n  |   9|          2|    1|          2|
    |Atile_V_vec_1_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm            |  47|         10|    1|         10|
    |i3_0_reg_179         |   9|          2|    2|          4|
    |i4_0_reg_190         |   9|          2|    2|          4|
    |i6_0_reg_212         |   9|          2|    2|          4|
    |i_0_reg_157          |   9|          2|    2|          4|
    |j5_0_reg_201         |   9|          2|    2|          4|
    |j_0_reg_168          |   9|          2|    2|          4|
    |xtile_V_vec_0_blk_n  |   9|          2|    1|          2|
    |xtile_V_vec_1_blk_n  |   9|          2|    1|          2|
    |y_1_3_fu_118         |   9|          2|   32|         64|
    |y_1_fu_114           |   9|          2|   32|         64|
    |ypartial_address0    |  15|          3|    3|          9|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 170|         37|   84|        179|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_0_0                  |  32|   0|   32|          0|
    |A_0_0_load_reg_628     |  32|   0|   32|          0|
    |A_0_1                  |  32|   0|   32|          0|
    |A_0_1_load_reg_633     |  32|   0|   32|          0|
    |A_1_0                  |  32|   0|   32|          0|
    |A_1_0_load_reg_608     |  32|   0|   32|          0|
    |A_1_1                  |  32|   0|   32|          0|
    |A_1_1_load_reg_613     |  32|   0|   32|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |i3_0_reg_179           |   2|   0|    2|          0|
    |i4_0_reg_190           |   2|   0|    2|          0|
    |i6_0_reg_212           |   2|   0|    2|          0|
    |i_0_reg_157            |   2|   0|    2|          0|
    |i_1_reg_641            |   2|   0|    2|          0|
    |i_4_reg_675            |   2|   0|    2|          0|
    |i_reg_534              |   2|   0|    2|          0|
    |icmp_ln17_reg_558      |   1|   0|    1|          0|
    |j5_0_reg_201           |   2|   0|    2|          0|
    |j_0_reg_168            |   2|   0|    2|          0|
    |j_1_reg_662            |   2|   0|    2|          0|
    |mul_ln28_reg_667       |  32|   0|   32|          0|
    |shl_ln35_reg_654       |  31|   0|   32|          1|
    |tmp_vec_0_1_reg_562    |  32|   0|   32|          0|
    |tmp_vec_0_reg_539      |  32|   0|   32|          0|
    |tmp_vec_1_1_reg_567    |  32|   0|   32|          0|
    |tmp_vec_1_reg_544      |  32|   0|   32|          0|
    |trunc_ln11_reg_549     |   1|   0|    1|          0|
    |trunc_ln28_reg_646     |   1|   0|    1|          0|
    |x_0                    |  32|   0|   32|          0|
    |x_0_load_reg_618       |  32|   0|   32|          0|
    |x_1                    |  32|   0|   32|          0|
    |x_1_load_reg_623       |  32|   0|   32|          0|
    |y_1_3_fu_118           |  32|   0|   32|          0|
    |y_1_fu_114             |  32|   0|   32|          0|
    |ypartial_addr_reg_680  |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 674|   0|  675|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  tiled_matvec | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  tiled_matvec | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  tiled_matvec | return value |
|ap_done                | out |    1| ap_ctrl_hs |  tiled_matvec | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  tiled_matvec | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  tiled_matvec | return value |
|Atile_V_vec_0_dout     |  in |   32|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_0_empty_n  |  in |    1|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_0_read     | out |    1|   ap_fifo  | Atile_V_vec_0 |    pointer   |
|Atile_V_vec_1_dout     |  in |   32|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|Atile_V_vec_1_empty_n  |  in |    1|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|Atile_V_vec_1_read     | out |    1|   ap_fifo  | Atile_V_vec_1 |    pointer   |
|xtile_V_vec_0_dout     |  in |   32|   ap_fifo  | xtile_V_vec_0 |    pointer   |
|xtile_V_vec_0_empty_n  |  in |    1|   ap_fifo  | xtile_V_vec_0 |    pointer   |
|xtile_V_vec_0_read     | out |    1|   ap_fifo  | xtile_V_vec_0 |    pointer   |
|xtile_V_vec_1_dout     |  in |   32|   ap_fifo  | xtile_V_vec_1 |    pointer   |
|xtile_V_vec_1_empty_n  |  in |    1|   ap_fifo  | xtile_V_vec_1 |    pointer   |
|xtile_V_vec_1_read     | out |    1|   ap_fifo  | xtile_V_vec_1 |    pointer   |
|ypartial_address0      | out |    3|  ap_memory |    ypartial   |     array    |
|ypartial_ce0           | out |    1|  ap_memory |    ypartial   |     array    |
|ypartial_we0           | out |    1|  ap_memory |    ypartial   |     array    |
|ypartial_d0            | out |   32|  ap_memory |    ypartial   |     array    |
|ypartial_q0            |  in |   32|  ap_memory |    ypartial   |     array    |
|i1                     |  in |   32|   ap_none  |       i1      |    pointer   |
|i2                     |  in |   32|   ap_none  |       i2      |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

