// Seed: 2379311180
module module_0 (
    input reg id_0
    , id_4,
    input id_1,
    output id_2,
    input logic id_3
);
  initial begin
    id_4 <= {id_0{1 & id_3}};
    if (1 & 1) id_2 = id_3 & 1;
  end
endmodule
