2018-06-21 11:55:27,381 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:27,392 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:27,395 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:27,396 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:27,396 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:27,396 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:27,397 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:27,397 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:27,398 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:27,398 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
