# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DFF_asyn.srcs/sources_1/new/DFF_asyn.vhd" \

# Do not sort compile order
nosort
