{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "import seaborn as sns\n",
    "import matplotlib.pyplot as plt\n",
    "from openai_client import OpenAIClient\n",
    "from IPython.core.interactiveshell import InteractiveShell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "sns.set()\n",
    "%matplotlib inline\n",
    "pd.set_option('display.max_columns', None)\n",
    "pd.set_option('display.max_colwidth', None)\n",
    "pd.set_option(\"expand_frame_repr\", False)\n",
    "pd.set_option('display.float_format', '{:.2f}'.format)\n",
    "InteractiveShell.ast_node_interactivity = 'all'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_json = json.load(open('data/final_products_data.json'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_df = pd.DataFrame(products_json[\"products\"][0].items(), columns=[\"id\", \"raw_data\"])\n",
    "products_df[\"raw_length\"] = products_df[\"raw_data\"].apply(lambda x: len(x.split()))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>4124</th>\n",
       "      <td>WAFER-ULT5-i3-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR</td>\n",
       "      <td>622</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4125</th>\n",
       "      <td>WAFER-ULT5-i7-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR</td>\n",
       "      <td>622</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4126</th>\n",
       "      <td>WSB-H810-R10</td>\n",
       "      <td>w w w e w r l c Single Board Computer Fullsize Fullsize PICMG LGA Intel CPU Two MHz DDR SDRAM DIMM slots support GB memory Dual Intel Gigabit Ethernet LAN controller SATA Gbs USB supported IEI One Key Recovery solution rapid OS backup recovery TPM v hardware security function supported TPM module Stiffener bars IEI jumperless function Features Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHSWSBH Packing List x WSBH single board computer x SATA cable x QIG Quick Installation Guide x One Key Recovery CD x Utility CD Ordering Information Part No Description WSBHR Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHS RS Dual RS cable mm P RS PS KBMS Ycable bracket mm RS USB cable mm P RS USB cable bracket mm RS SATA power cable MOLEX P SATAP RS LPT flat cable mm RS RS cable mm P ACKITHDR channel HD Audio kit Realtek ALC supports dual audio streams CFSBR Special cooler kit LGA highperformance compatible W CFSCR Special cooler kit LGA U chassis compatible W CFSER Special cooler kit LGA highperformance compatible W CFSFR Special cooler kit LGA highperformance compatible W DPDPR DisplayPort DisplayPort converter board IEI iDP connector DPDVIR DisplayPort DVID converter board IEI iDP connector DPHDMIR DisplayPort HDMI converter board IEI iDP connector DPLVDSR DisplayPort LVDS converter board IEI iDP connector DPVGAR DisplayPort VGA converter board IEI iDP connector TPMINR pin Infineon TPM module software management tool firmware V Enhance stability Strengthen mechanism Prevent PCB bending PCIe Mini mSATA connector Support PCIe Mini mSATA Topside PCIe Mini connector supports PCIe signal halfsize fullsize PCIe device Solderside PCIe Mini connector supports SATA Gbs signal fullsize mSATA mSATA PCIe Mini Specifications CPU th generation LGA Intel Core iii Pentium Celeron processor supported Chipset Intel H Memory Twp pin MHz dualchannel DDR DDRL SDRAM unbuffered DIMMs support GB BIOS UEFI Graphics Intel HD Graphics Gen supports DX OpenCL OpenGL Full MPEG VC AVC Decode Display Output Dual independent display VGA x Hz iDP interface HDMI LVDS VGA DVI DP x Hz Ethernet LAN Intel ILM Ethernet Controller LAN Intel IAT Ethernet Controller Audio channel HD Audio supported IEI ACKITHD kit External IO Interface x RJ x USB x VGA Internal IO Interface x IR x pin x USB degree type A x KBMS x pin x USB x pin P x LPTx pin x USB x pin x RS x pin P x RS x pin P x SATA Gbs x SATA Gbs Intel H supports AHCI RAID Front Panel x Front panel x pin Power LED HDD LED Speaker Power Button Reset Button LAN LED x LAN LED x pin Digital IO x bit digital IO x pin TPM x TPM x pin SMBus x SMBus x pin IC x IC x pin Expansion x mSATA SATA Gbs x PCIe Mini slot PCI ISA signal via golden finger Watchdog Timer Software programmable supports sec system reset Fan Connector x CPU smart fan x pin x System smart fan x pin Power Supply VV ATATX support Power Consumption VA VA VcoreVA VA VSBA Intel Core iK GHz CPU GB two GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g DDR mSATA iDP DPDP USB USB SATA Gbs PCIe Mini Expansion Stiffener WSBHV Intel H LGA x USB TPM PCIe MiniDIOiDP LAN x RS USB VGA DualChannel DDR MHz x USB x SATA Gbs LPT Front Panel KBMS x SATA Gbs USB Type A Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WSBHR httpwwwmousercomiei httpwwwmousercomaccesspnWSBHR</td>\n",
       "      <td>642</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                     id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      raw_data  raw_length\n",
       "4124  WAFER-ULT5-i3-R10                                                                                  w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR         622\n",
       "4125  WAFER-ULT5-i7-R10                                                                                  w w w e w r l c Single Board Computer Embedded Board SBC supports Intel th Generation Whiskey Lake processor DDR SODIMM Triple display dual HDMI LVDS Triple GbE USB Gen M A key mPCIe mSATA support SATA Gbs COM RoHS SoC th generation Intel mobile ULT Processor Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Quadcore MB cache TDPW Intel Core iUE GHz GHz Dualcore MB cache TDPW Intel Celeron processor UE GHz Dualcore MB cache TDPW Intel Celeron processor U GHz Dualcore MB cache TDPW BIOS AMI UEFI BIOS Memory x DDR MHz SODIMM support GB Graphics Engine Intel UHD Graphics Display Output Triple Independent Displays x HDMI xHz x LVDS bit dualchannel LVDS CHB DP LVDS converter xHz Ethernet x Intel IAT colay I x PCIe GbE LAN Intel Controller Embedded Controller ITE ITVGFX External IO Interface x USB Gen Internal IO Interface x RS x pin P x RS x pin P Support Auto Flow Control RS x SATA Gs V SATA power connector x USB x pin P IC x IC x pin Audio x HD audio x pin support channel HD audio ACKITHDR Front Panel x Power LED HDD LED x pin x Power button x pin x Reset button x pin LAN LED x LAN LED x pin Expansion x Fullsize PCIe Mini slot w SATA signal support mSATA x M slot A Key Digital IO x bit digital IO x pin Fan Connector x Smart fan connector x pin Power Supply V DC input x Internal power connector x pin Support ATATX mode Watchdog Timer Software programmable support sec system reset Power Consumption VA Intel Core iUE GHz CPU GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g Specifications Ordering Information Part No Description WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTiR SBC supports Intel th Generation Core iUE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe mSATA support SATA Gbs COM RoHS WAFERULTCR SBC supports Intel th Generation Celeron UE DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS WAFERULTCER SBC supports Intel th Generation Celeron U DDR SODIMM triple display dual HDMI LVDS Triple GbE USB M A key mPCIe support SATA Gbs COM RoHS RS Round cable RS RS cable mm AWG A DSUB P MALEHEXAGONAL screw B MOLEX P Wins Precision RoHS RS SATA cable mm AWG SATA P female SATA P female LOCK JST PHR P one pcs PKG w label Wins Precision RoHS By order production MOQ Packing List x WAFERULT single board computer Heatspreader x Power cable x SATA power cable kit x RS cable x QIG Quick Installation Guide WAFERULT WAFERULTV SBC supports Intel th generation Whiskey Lake processor DDR SODIMMs Triple display dual HDMI LVDS selection M A Key PCIe Mini slot mSATA spport COM USB Gen SATA Gbs support Support temperature operation C C Support Auto Flow Control RS Features USB USBUSB SATA Gbs DDR PCIe GbEJumperless x USB Gen HDMI x LAN DDR MHz M A Key RS DIO SATAPCIe MiniUSB Audio RS Dimensions Unit mm LVDS Smart Home Fanless heatsink module Optional PN RS Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WAFERULTCER WAFERULTiR WAFERULTiR WAFERULTiR httpswwwmousercomiei httpswwwmousercomaccesspnWAFERULTCER httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR httpswwwmousercomaccesspnWAFERULTiR         622\n",
       "4126       WSB-H810-R10  w w w e w r l c Single Board Computer Fullsize Fullsize PICMG LGA Intel CPU Two MHz DDR SDRAM DIMM slots support GB memory Dual Intel Gigabit Ethernet LAN controller SATA Gbs USB supported IEI One Key Recovery solution rapid OS backup recovery TPM v hardware security function supported TPM module Stiffener bars IEI jumperless function Features Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHSWSBH Packing List x WSBH single board computer x SATA cable x QIG Quick Installation Guide x One Key Recovery CD x Utility CD Ordering Information Part No Description WSBHR Fullsize PICMG CPU card supports LGA Intel Core iii Pentium Celeron CPU per Intel H DDR VGAiDP Dual Intel GbE USB SATA Gbs PCIe Mini mSATA RS HD Audio RoHS RS Dual RS cable mm P RS PS KBMS Ycable bracket mm RS USB cable mm P RS USB cable bracket mm RS SATA power cable MOLEX P SATAP RS LPT flat cable mm RS RS cable mm P ACKITHDR channel HD Audio kit Realtek ALC supports dual audio streams CFSBR Special cooler kit LGA highperformance compatible W CFSCR Special cooler kit LGA U chassis compatible W CFSER Special cooler kit LGA highperformance compatible W CFSFR Special cooler kit LGA highperformance compatible W DPDPR DisplayPort DisplayPort converter board IEI iDP connector DPDVIR DisplayPort DVID converter board IEI iDP connector DPHDMIR DisplayPort HDMI converter board IEI iDP connector DPLVDSR DisplayPort LVDS converter board IEI iDP connector DPVGAR DisplayPort VGA converter board IEI iDP connector TPMINR pin Infineon TPM module software management tool firmware V Enhance stability Strengthen mechanism Prevent PCB bending PCIe Mini mSATA connector Support PCIe Mini mSATA Topside PCIe Mini connector supports PCIe signal halfsize fullsize PCIe device Solderside PCIe Mini connector supports SATA Gbs signal fullsize mSATA mSATA PCIe Mini Specifications CPU th generation LGA Intel Core iii Pentium Celeron processor supported Chipset Intel H Memory Twp pin MHz dualchannel DDR DDRL SDRAM unbuffered DIMMs support GB BIOS UEFI Graphics Intel HD Graphics Gen supports DX OpenCL OpenGL Full MPEG VC AVC Decode Display Output Dual independent display VGA x Hz iDP interface HDMI LVDS VGA DVI DP x Hz Ethernet LAN Intel ILM Ethernet Controller LAN Intel IAT Ethernet Controller Audio channel HD Audio supported IEI ACKITHD kit External IO Interface x RJ x USB x VGA Internal IO Interface x IR x pin x USB degree type A x KBMS x pin x USB x pin P x LPTx pin x USB x pin x RS x pin P x RS x pin P x SATA Gbs x SATA Gbs Intel H supports AHCI RAID Front Panel x Front panel x pin Power LED HDD LED Speaker Power Button Reset Button LAN LED x LAN LED x pin Digital IO x bit digital IO x pin TPM x TPM x pin SMBus x SMBus x pin IC x IC x pin Expansion x mSATA SATA Gbs x PCIe Mini slot PCI ISA signal via golden finger Watchdog Timer Software programmable supports sec system reset Fan Connector x CPU smart fan x pin x System smart fan x pin Power Supply VV ATATX support Power Consumption VA VA VcoreVA VA VSBA Intel Core iK GHz CPU GB two GB MHz DDR memory Operating Temperature C C Storage Temperature C C Operating Humidity noncondensing Dimensions mm x mm Weight GW g NW g DDR mSATA iDP DPDP USB USB SATA Gbs PCIe Mini Expansion Stiffener WSBHV Intel H LGA x USB TPM PCIe MiniDIOiDP LAN x RS USB VGA DualChannel DDR MHz x USB x SATA Gbs LPT Front Panel KBMS x SATA Gbs USB Type A Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information IEI WSBHR httpwwwmousercomiei httpwwwmousercomaccesspnWSBHR         642"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products_df.tail(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "count     4127.00\n",
       "mean      2543.96\n",
       "std      16013.38\n",
       "min          0.00\n",
       "25%        558.00\n",
       "50%        756.00\n",
       "75%       1153.00\n",
       "max     493591.00\n",
       "Name: raw_length, dtype: float64"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# create a distribution of the raw data length\n",
    "products_df[\"raw_length\"].describe()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Figure size 1800x600 with 0 Axes>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0.5, 1.0, 'Distribution of Raw Data Length')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "<Axes: title={'center': 'Distribution of Raw Data Length'}, xlabel='raw_length', ylabel='Count'>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0.5, 0, 'Raw Data Length')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "Text(0, 0.5, 'Count')"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAABcIAAAImCAYAAABw/PnOAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAABhA0lEQVR4nO3de5zWZZ0//tcMw0lwFA+AHSwVUVEQUBBKFPkWunnYVWtbFUzNQ57TDI9pHlAzPKSuKYqaqWkrppXtarpbnhAB0yxFxXO/DQhBpwAZZu7P7w/iXidQcUAG7vv5fDzuB3Nfn8P9/tz3XBfDay6uT01RFEUAAAAAAKBC1bZ1AQAAAAAA8HEShAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAECbKYqirUtYI2rgo6nkz6ySrw0AoC0JwgEAWK7Ro0dnq622Kj+23nrrDBgwIPvtt19uueWWNDU1tdh/xIgROe2001b4/A899FBOPfXUD93vtNNOy4gRI1r9Ou+noaEhY8aMydSpU8tto0ePzujRo1f63KtKU1NTTjvttAwYMCADBw7ME088scw+kydPbvE5LX1st9122WWXXTJmzJj85S9/We21X3XVVcvU1K9fv+y+++753ve+l7fffvsjn3N5n1lrrWmfdbJsn1j62U6ePLkNqwIAqAx1bV0AAABrrj59+uScc85JkjQ3N+edd97Jww8/nIsuuihTp07NFVdckdraJXMrrr766nTt2nWFz33zzTev0H7HHHNMDj744I9c+4d5/vnnc++992b//fcvty291jXFI488kp/97Gc55phj8rnPfS59+vR5333PPvvsbLvttuXn8+fPz7Rp0zJ+/Pi8+uqr+Y//+I/VUfIy7rzzziRLZjovWLAgzz77bK6//vr893//d37yk59kgw02WOFzLe8zqyQr2icAAPjoBOEAALyvrl27pn///i3aRowYkc033zxjx47NL3/5y+yzzz5J8oEh7crYdNNNP5bzLk+vXr1W22utiKWzpvfbb798+tOf/sB9e/Xqtcxn9fnPfz6NjY25/vrrM2PGjDa5vuXV9LnPfS4HHnhgLrvsslxwwQWrvSYAAKqPpVEAAPjIRo0alR49euSOO+4ot/3jkiVLQ/J+/fplyJAhOeWUUzJr1qwkS5alePLJJ/Pkk0+Wl35YugzEHXfckd122y0DBw7MY489tszSKEmyePHiXHDBBRk0aFB23HHHnHrqqZk7d255+/KWvXjvMhOTJ08uzzI/+OCDy/v+43GLFi3Kv//7v2ePPfZI3759M3LkyIwfPz6lUqnFa5155pkZP358hg8fnr59++bf/u3f8vvf//4D38Pm5ubcdttt2XvvvdOvX78MHz4848aNy6JFi5IsWRJm6fv5hS98odXLeNTX1ydJampqym0PPvhgDjzwwAwYMCDbbbdd9thjj9x2221JkunTp2errbbKr3/96/L+U6dOzVZbbZUrrrii3DZv3rxss802+eUvf/mRa+rXr19GjhyZe+65JwsXLiy3/8d//Ef222+/9O/fP/369cs///M/5z//8z+T5H0/s+bm5owfPz577bVX+vXrl/79++ff/u3flruMTGtMnTo1o0aNyvbbb5/Bgwcv87129913p0+fPnnmmWfy1a9+NX379s1uu+2WCRMmtDjP7Nmzc9JJJ2Xw4MEZNGhQzj777Fx++eXl7+3l9YmlXnnllXz961/P9ttvn89//vMZN27cMksTAQDwwQThAAB8ZLW1tRk6dGh+//vfLzeQmzZtWsaMGZORI0fm+uuvz+mnn54nnngi3/rWt5IsWYKkT58+6dOnT+68884WS3pcffXVOfXUU3P22WdnwIABy339//zP/8wf//jHXHzxxTn11FPzm9/8JkcccUSam5tXqP5tt902Z599dpIlS4osb0mUoijyjW98IzfccEO+8pWv5Nprr80ee+yRK664Ypn977///jz00EM566yzctlll2XOnDk5/vjjP7Ces88+OxdddFG+8IUv5Ic//GEOOuig3HrrrTnmmGNSFEWOOeaYHH300eX35MOWbSmVSmlqaio/3n777TzwwAOZMGFC+vXrl8022yxJ8pvf/CbHHntstt1221xzzTW56qqr8ulPfzrnnXdennnmmWy99dbZZJNN8vjjj5fPPWnSpCRpsTb3Y489ltra2gwbNuwD63o/n//857N48eI8++yzSZLbbrstZ599dr7whS/kuuuuy7hx49KhQ4eccsopmTlz5vt+ZuPGjcs111yTr371q7nhhhty/vnn5+23386JJ57YImRvjSlTpuSQQw5Jp06dcsUVV+SMM87Ik08+mYMPPjjvvvtueb9SqZRvfvOb+dKXvpTx48dn4MCBueSSS/LII48kSRobG/O1r30tTz31VM4444xcdNFFmT59em688cbyOT6oT1x00UXZYYcdcu211+af/umfcv3117f4JRQAAB/O0igAALTKRhttlMWLF+ftt9/ORhtt1GLbtGnT0qlTpxx55JHp0KFDkmT99dfPs88+m6Io0qtXr/J64v+4dMaBBx6YPfbY4wNfu1u3bpkwYULWWWed8vNjjz02Dz/8cHbbbbcPrb1r167lZUJ69eq13CVDHn744Tz++OO57LLLsueeeyZZEt526tQpP/jBD3LwwQdnyy23TLLkppYTJkwoX9P8+fNz6qmn5vnnn8922223zLlnzJiRu+66K9/61rdy5JFHls/dvXv3jBkzJg8//HB23XXX8rIw22yzTT71qU994DUdcsghy7Stt956+X//7//l29/+dnkt9xkzZmTffffNmWeeWd5vwIAB2WmnnTJ58uRsv/322WWXXZYJwrfddts888wzWbRoUTp27JhHHnkkAwcOzHrrrfeBdb2fpd8zc+bMSZK8+eab+frXv55jjjmmvM8nP/nJ7Lfffpk2bVr23HPP5X5mS2dav3fGfMeOHXP88cfnhRdeWOb766O49NJLs9lmm+W6665Lu3btkiTbb7999txzz0ycODEHHXRQkpR/cfGVr3wlSbLDDjvk17/+dX7zm99k2LBh+fnPf55XXnklEydOLH8/DBkyJF/4whfKr/VBfeLggw8uvy9DhgzJgw8+mCeeeCKjRo1q9bUBAFQbM8IBAGiVoiiStFxyY6lBgwZl4cKF2WuvvXLppZdm6tSp2XnnnXPcccctd//32mabbT70tXfddddyCJ4sWZalrq4uU6ZM+YhX8f6efPLJ1NXVLRPKL10T/cknnyy3vTfETJIePXokyfvOSF567NKAfak999wz7dq1a7Esxoo699xzc9ddd+WnP/1pjjrqqLRr1y6jR4/ORRdd1OKGlIcffnguvvjizJ8/P3/4wx/yq1/9Ktddd12SJTOXk2T48OF57bXX8uc//zkLFizI73//+3zjG99IY2NjnnnmmRRFkUcffTTDhw//yHW+n9NOOy2nnHJKGhoa8vTTT+fee+8tL9eytK7lufTSS/O1r30tc+fOzdSpUzNx4sT8/Oc//9DjPszChQvzzDPPZNddd01RFOWZ9p/+9KezxRZb5LHHHmux/3v/90KHDh2ywQYbZMGCBUmSJ554Ip/+9Kdb/FKka9euK/RLmyTZcccdy1/X1NTkk5/8ZBoaGlp9bQAA1ciMcAAAWmXWrFnp1KlT1l9//WW2DRgwIOPHj8/NN9+cm266KePHj89GG22Ub3zjGx+61vV7A+73s/HGG7d4Xltbm27duq3ScPCdd95Jt27dyjOB//G1//rXv5bbOnfuvEw9SVqsJf6P537vuZaqq6tLt27dWpx7RW222Wbp27dvkiWzltu3b5+rr746HTt2LM86T5K5c+fmnHPOyYMPPpiampp85jOfKQetS3+5MXTo0HTs2DGPP/54Ntpoo7Rv3z4jRozIZz/72Tz55JPp0qVL5syZs8JB7vLMnDkzSdKzZ88kyRtvvJGzzz47kyZNSvv27bP55ptn6623blHX8jz77LM599xz8+yzz6Zz587p1atXPvGJT3zocR+moaEhpVIp119/fa6//vpltnfs2LHF806dOrV4XltbW379efPmZcMNN1zmHMtrW57lfX+tzLUBAFQjQTgAAB9ZU1NTJk+enIEDBy4TFC81bNiwDBs2LAsXLswTTzyRW265JRdccEG233779OvXb6Ve/+23327xvLm5eZmw8R/X5146O3dFrbfeepk3b16am5tbXOPs2bOTLFmOpbWWLifyl7/8JZ/85CfL7YsXL868efNW6txLHX300XnwwQdz5ZVXZvjw4endu3eS5JRTTskrr7ySm2++OQMGDEiHDh2ycOHC/PSnPy0f27lz5wwePDiTJk3KxhtvnIEDB6auri477bRTnnzyybRr1y6f+cxnsvnmm7e6vscffzzrrLNOtt1225RKpRx55JFp37597rrrrmyzzTapq6vLjBkzcu+9977vOf72t7/l8MMPz1ZbbZX77rsvm2++eWpra/Pb3/42999/f6trS5IuXbqkpqYmhxxyyDIz95Nlw+kP0qNHj7z22mvLtL/11lsrUyIAAB+BpVEAAPjI7rzzzvzlL3/JAQccsNzt3/ve97L//vunKIp07tw5u+22W0499dQkyf/+7/8m+b9Z063x2GOPtbhJ5/3335+mpqbstNNOSZYsO7F0xvFS06ZNa/H8/QL8pQYPHpympqb813/9V4v2pctu7LDDDq2uf/DgwUmS++67r0X7fffdl+bm5pU691J1dXX57ne/m6amplxwwQXl9mnTpmXkyJHZaaedyuu3P/zww0lazmAfPnx4Jk+enKlTp5bf1yFDhuTpp5/Ogw8+uFKzwZ9//vk89NBD2X///dOxY8fMmzcvr776ar785S+nb9++qaurW25d//iZvfLKK3n77bdz8MEHp1evXuXvqeVdz0fVtWvX9OnTJ6+88kr69u1bfmy55Za56qqrPtLyNYMHD86f/vSnPP/88+W2d999t3wzzaVWpk8AAPDBzAgHAOB9/e1vf8vTTz+dZEmoOG/evDz66KO58847s88++2TkyJHLPW7IkCG56aabctppp2WfffbJ4sWLc8MNN2T99dfPkCFDkiT19fX53e9+l0mTJqVPnz4fqa6//OUvOf744zN69Oi89tprueyyy/L5z38+Q4cOTZLstttu+e///u9cdNFFGTFiRKZOnZp77rmnxTnWXXfdJMlvfvObrLfeeuVlOJbaZZddstNOO+Wss87KrFmzsvXWW+fJJ5/M9ddfn3333Xe5N9hcUb169cq+++6bK6+8MgsXLsygQYPy/PPP5+qrr85OO+2UYcOGtfrc7zVgwIDss88+uffee/Of//mf+ad/+qf069cvv/jFL7LtttumZ8+eeeqppzJ+/PjU1NS0WNN81113zfnnn5/Zs2eXb6w5ePDgLFq0KH/4wx9yyimnrFANS79/iqLI/Pnz8+yzz+bmm2/OZz/72Zx44olJliwR8slPfjK33XZbevbsmfr6+jzyyCO55ZZbkvzfWuv/+Jltttlm6dq1a6699trU1dWlrq4u999/f+66664Wx72fmTNn5uabb16mvXfv3vnc5z6Xk08+OUceeWS+9a1vZZ999klzc3NuvPHGPPPMMy1u6vlh9tprr4wfPz7HHntsTjzxxNTX1+emm27KW2+9VV7GJVm5PgEAwAcThAMA8L6ee+65fPWrX02y5CZ9Xbp0Se/evfPd7343X/nKV973uF133TXjxo3LjTfeWL5B5g477JBbbrmlvKb4QQcdlD/84Q854ogjctFFF6V79+4rXNeBBx6Yv/71rzn22GPToUOH7L333vn2t79dvhHn/vvvnzfeeCM/+9nPcscdd2TQoEG58sorW8xg33LLLbPXXnvltttuyyOPPJJf/vKXLV6jpqYm1113Xa688srcfPPNmTt3bj71qU/l5JNPzqGHHrrCtb6fsWPH5jOf+UwmTpyY66+/Pt27d8/BBx+cY445ZpXODD7llFPy4IMP5pJLLsnw4cNz8cUX5/zzz8/555+fJPnsZz+bc889Nz//+c8zderU8nFLbwr55z//uXyTx4022ii9evXKrFmzWtzA8YMs/f5Jlqyj/elPfzoHHHBADj/88BY3GL3mmmsyduzYnHbaaenQoUN69eqVH/7wh7nwwgszderUjB49ermf2TXXXJNLLrkkJ554Yrp06ZJtttkmt956a4444ohMnTo1I0aMeN/a3njjjVx00UXLtH/5y1/O5z73uey8886ZMGFCrr766pxwwglp3759tt1229x0003p37//Cl1/smR2/oQJEzJ27Nh897vfTV1dXfbZZ5+sv/76efXVV8v7rUyfAADgg9UU7rICAADwsXnppZfyyiuvZOTIkeVf1iRLAveePXvm6quvbsPqAACqgxnhAAAAH6MFCxbkxBNPzIEHHpgvfvGLaW5uzq9+9auPtMQMAAArx4xwAACAj9l//dd/ZcKECXn55ZdTFEX69OmTo48+OjvvvHNblwYAUBUE4QAAAAAAVLRVdxceAAAAAABYAwnCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKVtfWBayJiqJIqVS99xCtra2p6uuHamcMgOpmDIDqpf9DdTMGQHVbW8eA2tqa1NTUrNC+gvDlKJWKzJ07v63LaBN1dbXp1q1LGhoWpKmp1NblAKuZMQCqmzEAqpf+D9XNGADVbW0eAzbYoEvatVuxINzSKAAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4SzjKIoUiqVUhRFW5cCAAAAALDSBOEsoyiKXPijJwXhAAAAAEBFEISzXDU1NW1dAgAAAADAKiEIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACraGhWEv/rqqxkwYEDuvvvuctvzzz+fUaNGpX///hkxYkRuueWWFseUSqVceeWVGTZsWPr3758jjjgib7755uouHQAAAACANdQaE4QvXrw4p5xyShYsWFBumzdvXg499NBsuummmThxYo499tiMGzcuEydOLO9zzTXX5Pbbb8/555+fO+64I6VSKYcffngaGxvb4jIAAAAAAFjDrDFB+FVXXZWuXbu2aPvpT3+a9u3b57zzzssWW2yR/fffP4ccckjGjx+fJGlsbMyNN96YE044IcOHD8/WW2+dyy+/PDNnzswDDzzQFpcBAAAAAMAaZo0IwqdMmZI777wzF198cYv2qVOnZvDgwamrqyu3DRkyJK+99lrmzJmT6dOnZ/78+Rk6dGh5e319ffr06ZMpU6astvoBAAAAAFhz1X34Lh+vhoaGjBkzJmeddVY22WSTFttmzpyZ3r17t2jr3r17kuTPf/5zZs6cmSTLHNe9e/fyttaqq1sjfkew2rVrV5tSqZRkyXtQW1ud7wNUq3btalv8CVQXYwBUL/0fqpsxAKpbtYwBbR6Ef/e7382AAQOy9957L7Pt3XffTYcOHVq0dezYMUmyaNGiLFy4MEmWu88777zT6ppqa2vSrVuXVh+/tmtqakq7utp069ZFEA5Vqr6+c1uXALQhYwBUL/0fqpsxAKpbpY8BbRqE33PPPZk6dWp+8YtfLHd7p06dlrnp5aJFi5Ik66yzTjp16pRkyVrhS79euk/nzq3/4EqlIg0NCz58xwrUrl1t1lmnfZqbSpk3b74gHKpMu3a1qa/vnIaGhWluLrV1OcBqZgyA6qX/Q3UzBkB1W5vHgPr6zis8k71Ng/CJEyfmrbfeyvDhw1u0n3POOfnVr36Vnj17Zvbs2S22LX3eo0ePNDU1lds23XTTFvtstdVWK1VbU9Pa9aGvakVRpKmpFDk4VKfm5lLVj4NQzYwBUL30f6huxgCobpU+BrRpED5u3Li8++67LdpGjhyZE044Ifvss0/uvffe3HHHHWlubk67du2SJE888UQ222yzbLjhhll33XXTtWvXTJ48uRyENzQ05LnnnsuoUaNW+/UAAAAAALDmadMgvEePHstt33DDDdOjR4/sv//+ueGGG3LmmWfm8MMPz+9///vcfPPNOffcc5MsWRt81KhRGTduXDbYYIN88pOfzPe///307NkzI0eOXJ2XAgAAAADAGqrNb5b5QTbccMPccMMNGTt2bPbdd99svPHGGTNmTPbdd9/yPieccEKamppy1lln5d13382gQYMyYcKEtG/fvg0rBwAAAABgTbHGBeEvvPBCi+f9+vXLnXfe+b77t2vXLt/+9rfz7W9/++MuDQAAAACAtZBbIQIAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4SzjFKp1NYlAAAAAACsMoJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS/9dZb+fa3v50hQ4ZkwIABOfLII/Pyyy+Xt5911lnZaqutWjxGjBhR3l4qlXLllVdm2LBh6d+/f4444oi8+eabbXEpAAAAAACsgdo8CD/22GPz+uuvZ/z48bnrrrvSqVOnHHLIIVm4cGGS5IUXXsg3vvGNPProo+XHXXfdVT7+mmuuye23357zzz8/d9xxR0qlUg4//PA0Nja21SUBAAAAALAGadMg/J133sknP/nJXHDBBenXr1+22GKLHHPMMZk9e3ZeeumlFEWRGTNmZLvttsvGG29cfmywwQZJksbGxtx444054YQTMnz48Gy99da5/PLLM3PmzDzwwANteWkAAAAAAKwh2jQIX2+99XLppZemd+/eSZK5c+fm5ptvTs+ePdOrV6+88cYbWbBgQTbffPPlHj99+vTMnz8/Q4cOLbfV19enT58+mTJlymq5BgAAAAAA1mx1bV3AUt/5znfy05/+NB06dMgPf/jDrLPOOnnxxReTJD/+8Y/z8MMPp7a2NrvssktOOumkrLvuupk5c2aSZJNNNmlxru7du5e3tVZdXZuvGtMm2rX7+3XXLHkPamur832AarV0DCiPBUBVMQZA9dL/oboZA6C6VcsYsMYE4V/72tfy1a9+NbfddluOPfbY3H777XnxxRdTW1ub7t2759prr80bb7yRSy65JC+99FJ+9KMfldcR79ChQ4tzdezYMe+8806ra6mtrUm3bl1W6nrWZo2NjalrV5tu3boIwqFK1dd3busSgDZkDIDqpf9DdTMGQHWr9DFgjQnCe/XqlSQZO3Zsnnnmmdx6660ZO3ZsDjzwwHTr1i1J0rt372y88cb513/91zz77LPp1KlTkiXB7dKvk2TRokXp3Ln1H1ypVKShYcFKXM3aq1272nTq1C5NzaXMmzdfEA5Vpl272tTXd05Dw8I0N5fauhxgNTMGQPXS/6G6GQOguq3NY0B9fecVnsnepkH43LlzM2nSpOy+++6pq1tSSm1tbXr16pXZs2entra2HIIvteWWWyZJZs6cWV4SZfbs2dl0003L+8yePTtbbbXVStXW1LR2feirVrukWPIeyMGhOjU3l6p8HITqZgyA6qX/Q3UzBkB1q/QxoE1jzjlz5uTkk0/OpEmTym2LFy/Oc889ly222CJjxozJIYcc0uKYZ599NsmSGeRbb711unbtmsmTJ5e3NzQ05LnnnsugQYNWyzUAAAAAALBma9MgvHfv3tlll11ywQUXZMqUKXnxxRdz2mmnpaGhIYccckh23333TJo0KVdffXXeeOON/Pa3v80ZZ5yRvfbaK1tssUU6dOiQUaNGZdy4cXnooYcyffr0nHTSSenZs2dGjhzZlpcGAAAAAMAaos3XCL/sssty6aWX5qSTTspf//rX7LjjjrntttvyiU98Ip/4xCdyxRVXZPz48bn++uuz7rrrZu+99843v/nN8vEnnHBCmpqactZZZ+Xdd9/NoEGDMmHChLRv377tLgoAAAAAgDVGTVEURVsXsaZpbi5l7tz5bV1Gm6irq02XLu1z+tWPZMxBO7pZJlSZurradOvWJfPmza/odcGA5TMGQPXS/6G6GQOguq3NY8AGG3RZ4ZtlSjkBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS/9dZb+fa3v50hQ4ZkwIABOfLII/Pyyy+Xtz///PMZNWpU+vfvnxEjRuSWW25pcXypVMqVV16ZYcOGpX///jniiCPy5ptvru7LAAAAAABgDdXmQfixxx6b119/PePHj89dd92VTp065ZBDDsnChQszb968HHroodl0000zceLEHHvssRk3blwmTpxYPv6aa67J7bffnvPPPz933HFHSqVSDj/88DQ2NrbhVQEAAAAAsKaoa8sXf+edd/LJT34yRx11VHr37p0kOeaYY/LP//zPeemllzJp0qS0b98+5513Xurq6rLFFluUQ/P9998/jY2NufHGG3PKKadk+PDhSZLLL788w4YNywMPPJC99tqrDa8OAAAAAIA1QZvOCF9vvfVy6aWXlkPwuXPn5uabb07Pnj3Tq1evTJ06NYMHD05d3f/l9UOGDMlrr72WOXPmZPr06Zk/f36GDh1a3l5fX58+ffpkypQpq/16AAAAAABY87TpjPD3+s53vpOf/vSn6dChQ374wx9mnXXWycyZM8sh+VLdu3dPkvz5z3/OzJkzkySbbLLJMvss3QYAAAAAQHVbY4Lwr33ta/nqV7+a2267Lccee2xuv/32vPvuu+nQoUOL/Tp27JgkWbRoURYuXJgky93nnXfeWal66urafPn0NtGu3d+vu2bJe1BbW53vA1SrpWNAeSwAqooxAKqX/g/VzRgA1a1axoA1Jgjv1atXkmTs2LF55plncuutt6ZTp07L3PRy0aJFSZJ11lknnTp1SpI0NjaWv166T+fOnVtdS21tTbp169Lq49d2jY2NqWtXm27dugjCoUrV17d+DAXWfsYAqF76P1Q3YwBUt0ofA9o0CJ87d24mTZqU3XffvbwOeG1tbXr16pXZs2enZ8+emT17dotjlj7v0aNHmpqaym2bbrppi3222mqrVtdVKhVpaFjQ6uPXZu3a1aZTp3Zpai5l3rz5gnCoMu3a1aa+vnMaGhamubnU1uUAq5kxAKqX/g/VzRgA1W1tHgPq6zuv8Ez2Ng3C58yZk5NPPjk33HBDhg0bliRZvHhxnnvuuYwYMSIbbbRR7rjjjjQ3N6ddu3ZJkieeeCKbbbZZNtxww6y77rrp2rVrJk+eXA7CGxoa8txzz2XUqFErVVtT09r1oa9a7ZJiyXsgB4fq1NxcqvJxEKqbMQCql/4P1c0YANWt0seANo05e/funV122SUXXHBBpkyZkhdffDGnnXZaGhoacsghh2T//ffP3/72t5x55pmZMWNG7r777tx888056qijkixZG3zUqFEZN25cHnrooUyfPj0nnXRSevbsmZEjR7blpQEAAAAAsIZo8zXCL7vsslx66aU56aST8te//jU77rhjbrvttnziE59Iktxwww0ZO3Zs9t1332y88cYZM2ZM9t133/LxJ5xwQpqamnLWWWfl3XffzaBBgzJhwoS0b9++rS4JAAAAAIA1SE1RFEVbF7GmaW4uZe7c+W1dRpuoq6tNly7tc/rVj2TMQTtaIxyqTF3dkhvlzps3v6L/OxSwfMYAqF76P1Q3YwBUt7V5DNhggy4rvEa4lBMAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwlqsolVIqldq6DAAAAACAlSYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGhtHoS//fbbOfvss7PLLrtk4MCBOeCAAzJ16tTy9kMPPTRbbbVVi8fo0aPL2xctWpRzzz03Q4cOzYABA/Ktb30rc+fObYtLAQAAAABgDVTX1gWcfPLJ+ctf/pLLLrssG264YX784x/n61//en72s59l8803zwsvvJDvfve7+cIXvlA+pn379uWvv/vd72bq1Km56qqr0qFDh5xzzjk54YQTcuutt7bF5QAAAAAAsIZp0yD89ddfz2OPPZbbb789O+ywQ5LkO9/5Th555JH84he/yKhRo/LWW29l++23z8Ybb7zM8bNmzco999yTa6+9NjvuuGOS5LLLLssee+yR3/3udxkwYMBqvR4AAAAAANY8bbo0Srdu3TJ+/Pj07du33FZTU5Oampo0NDTkhRdeSE1NTTbbbLPlHj9t2rQkyZAhQ8ptm222WXr06JEpU6Z8vMUDAAAAALBWaNMZ4fX19dl1111btN1///15/fXXc8YZZ+TFF1/Muuuum/POOy+PPfZY1llnneyxxx455phj0qFDh8yaNSvdunVLx44dW5yje/fumTlz5krVVlfX5sunt4l27f5+3TVL3oNqfR+gWi0dA8pjAVBVjAFQvfR/qG7GAKhu1TIGtPka4e/11FNP5fTTT8/IkSMzfPjwnHHGGVm0aFH69euXQw89NM8//3wuueSS/O///m8uueSSLFy4MB06dFjmPB07dsyiRYtaXUdtbU26deuyMpeyVmtsbExdu9p069YldXVr1LcIsJrU13du6xKANmQMgOql/0N1MwZAdav0MWCNSTkffPDBnHLKKRk4cGDGjRuXJDnvvPNy6qmnZr311kuS9O7dO+3bt89JJ52UMWPGpFOnTmlsbFzmXIsWLUrnzq3/4EqlIg0NC1p9/NqsXbvadOrULk3NpcybN18QDlWmXbva1Nd3TkPDwjQ3l9q6HGA1MwZA9dL/oboZA6C6rc1jQH195xWeyb5GpJy33nprxo4dmz322CPf+973yrO86+rqyiH4UltuuWWSZObMmenZs2fefvvtNDY2tpgZPnv27PTo0WOlampqWrs+9FWpVKpJUVr6HlTv+wDVrLm5VNXjIFQ7YwBUL/0fqpsxAKpbpY8Bbb7wy+23357zzz8/Bx10UC677LIWgfbo0aNz+umnt9j/2WefTfv27fPZz342O+ywQ0qlUvmmmUny6quvZtasWRk0aNBquwYAAAAAANZcbToj/NVXX82FF16YL37xiznqqKMyZ86c8rZOnTpl9913z4UXXph+/fpl5513zrPPPptLLrkkX//619O1a9d07do1e+65Z84666xceOGF6dy5c84555wMHjw4/fv3b7sLAwAAAABgjdGmQfj999+fxYsX59e//nV+/etft9i277775uKLL05NTU1+/OMf58ILL8zGG2+cQw45JEceeWR5v/PPPz8XXnhhjjvuuCTJLrvskrPOOmu1XgcAAAAAAGuumqIoirYuYk3T3FzK3Lnz27qMNlFXV5vOndvl9KseyZhRO7pZJlSZurradOvWJfPmza/odcGA5TMGQPXS/6G6GQOguq3NY8AGG3RZ4Ztltvka4QAAAAAA8HEShAMAAAAAUNEE4QAAAAAAVDRBOMsolUqxcDwAAAAAUCkE4QAAAAAAVDRBOMtVlEopldauu8QCAAAAACyPIBwAAAAAgIomCAcAAAAAoKJ9LEH4zJkzP47TAgAAAADAR9aqIHybbbbJ73//++Vumzp1av7pn/5ppYoCAAAAAIBVpW5Fd7zxxhuzYMGCJElRFPmP//iPPPzww8vs97vf/S4dOnRYdRUCAAAAAMBKWOEgfNGiRbn66quTJDU1NfmP//iPZfapra3Nuuuum6OPPnrVVQgAAAAAACthhYPwo48+uhxwb7311vnpT3+afv36fWyFAQAAAADAqrDCQfh7TZ8+fVXXAQAAAAAAH4tWBeFJ8thjj+V//ud/snDhwpRKpRbbampqcuGFF650cQAAAAAAsLJaFYTfeOONueSSS9KxY8dssMEGqampabH9H58DAAAAAEBbaVUQfuutt2bvvffO2LFj06FDh1VdEwAAAAAArDK1rTlozpw5+fKXvywEBwAAAABgjdeqILxPnz556aWXVnUtAAAAAACwyrVqaZQzzjgj3/zmN7POOutk++23T+fOnZfZ5xOf+MRKFwcAAAAAACurVUH4AQcckFKplDPOOON9b4z5/PPPr1RhAAAAAACwKrQqCD///PPfNwAHAAAAAIA1SauC8P32229V1wEAAAAAAB+LVgXhU6ZM+dB9Bg0a1JpTAwAAAADAKtWqIHz06NGpqalJURTltn9cKsUa4QAAAAAArAlaFYTfcssty7QtWLAgU6dOzb333purrrpqpQsDAAAAAIBVoVVB+ODBg5fbPnz48Kyzzjr54Q9/mOuuu26lCgMAAAAAgFWhdlWfcMcdd8yTTz65qk8LAAAAAACtssqD8P/+7/9Oly5dVvVpAQAAAACgVVq1NMrBBx+8TFupVMrMmTPz//1//1+OOOKIlS4MAAAAAABWhVYF4UVRLNNWW1ub3r1756ijjsr++++/0oUBAAAAAMCq0Kog/Mc//vGqrgMAAAAAAD4WrQrCl3r44Yfz5JNPpqGhIRtssEF22GGHDBs2bFXVBgAAAAAAK61VQXhjY2OOOeaYPProo2nXrl26deuWefPm5brrrsuQIUNy3XXXpUOHDqu6VgAAAAAA+MhqW3PQVVddlWnTpuWSSy7J73//+zz66KN55plnctFFF+Xpp5/OD3/4w1VdJwAAAAAAtEqrgvBf/vKXOe6447LPPvukXbt2SZK6urr8y7/8S4477rj84he/WKVFAgAAAABAa7UqCJ87d2769Omz3G19+vTJrFmzVqooAAAAAABYVVoVhG+66aaZNm3acrdNmTIlm2yyyUoVBQAAAAAAq0qrbpb5b//2b7n44ovTqVOn7Lnnntloo40yZ86c/PKXv8z111+f4447blXXCQAAAAAArdKqIPyAAw7Ic889l3HjxuXSSy8ttxdFkX333TdHHnnkKisQAAAAAABWRquC8MbGxowdOzaHHXZYnnzyybzzzjupqanJF77whWyxxRarukYAAAAAAGi1j7RG+AsvvJD9998/N910U5Jkiy22yAEHHJADDzwwP/jBD3LyySfn1Vdf/UgFvP322zn77LOzyy67ZODAgTnggAMyderU8vZJkyZlv/32y/bbb5899tgj9913X4vjFy1alHPPPTdDhw7NgAED8q1vfStz5879SDUAAAAAAFC5VjgI/9Of/pSDDz44c+bMyWabbdZiW/v27TNmzJi8/fbbOfDAAzNr1qwVLuDkk0/O7373u1x22WWZOHFittlmm3z961/PK6+8kpdffjlHHXVUhg0blrvvvjtf+cpXMmbMmEyaNKl8/He/+908+uijueqqq/KjH/0or7zySk444YQVfn0AAAAAACrbCi+NMn78+Ky//vr5yU9+kg022KDFts6dO+eQQw7Jnnvuma985Su57rrrcvbZZ3/oOV9//fU89thjuf3227PDDjskSb7zne/kkUceyS9+8Yu89dZb2WqrrXLSSSclWTID/bnnnssNN9yQoUOHZtasWbnnnnty7bXXZscdd0ySXHbZZdljjz3yu9/9LgMGDFjhNwIAAAAAgMq0wjPCJ02alMMPP3yZEPy9Nt544xx22GF57LHHVuic3bp1y/jx49O3b99yW01NTWpqatLQ0JCpU6dm6NChLY4ZMmRIpk2blqIoMm3atHLbUptttll69OiRKVOmrOilAQAAAABQwVZ4Rvjs2bPz2c9+9kP36927d2bOnLlC56yvr8+uu+7aou3+++/P66+/njPOOCM/+9nP0rNnzxbbu3fvnoULF2bevHmZNWtWunXrlo4dOy6zz4rW8H7q6j7S8ukVo1272iRFamqWvAfV+j5AtVoyBvzfn0B1MQZA9dL/oboZA6C6VcsYsMJB+AYbbJDZs2d/6H7z5s3Leuut16pinnrqqZx++ukZOXJkhg8fnnfffTcdOnRosc/S542NjVm4cOEy25OkY8eOWbRoUatqSJLa2pp069al1cev7RYsWJC6dkveg+W9v0Dlq6/v3NYlAG3IGADVS/+H6mYMgOpW6WPACgfhgwYNyt13350999zzA/e755570qdPn49cyIMPPphTTjklAwcOzLhx45IsCbQbGxtb7Lf0eefOndOpU6dltifJokWL0rlz6z+4UqlIQ8OCVh+/NmvXrjZ1dUlTc5F58+anQ4fFbV0SsBq1a1eb+vrOaWhYmObmUluXA6xmxgCoXvo/VDdjAFS3tXkMqK/vvMIz2Vc4CB89enQOOOCAXHzxxTnppJOWWY6ksbExV1xxRR5++OGMHz/+IxV86623ZuzYsdljjz3yve99rzwLeZNNNllmFvrs2bOzzjrrZN11103Pnj3z9ttvp7GxscXM5dmzZ6dHjx4fqYZ/1NS0dn3oq1JdXU2KYsl7UFtbve8DVLPm5lJVj4NQ7YwBUL30f6huxgCobpU+BqxwEN63b9+cfvrpufDCC3Pvvfdm6NCh+dSnPpXm5ub87//+byZPnpx58+blxBNPzLBhw1a4gNtvvz3nn39+Ro8enTPPPDM1NTXlbTvuuGOefPLJFvs/8cQTGThwYGpra7PDDjukVCpl2rRp5Ztqvvrqq5k1a1YGDRq0wjUAAAAAAFC5VjgIT5KDDjooW2+9dSZMmJCHHnqovA53ly5dsvPOO+ewww7L9ttvv8Lne/XVV3PhhRfmi1/8Yo466qjMmTOnvK1Tp04ZPXp09t1334wbNy777rtvfvvb3+a//uu/csMNNyRJevTokT333DNnnXVWLrzwwnTu3DnnnHNOBg8enP79+3+USwMAAAAAoEJ9pCA8SXbYYYfssMMOSZK5c+emrq4u9fX1rXrx+++/P4sXL86vf/3r/PrXv26xbd99983FF1+ca665Jt///vfzox/9KJ/61Kfy/e9/vzz7O0nOP//8XHjhhTnuuOOSJLvsskvOOuusVtXD/ylKpZRKlftfIQAAAACA6lFTFEXR1kWsaZqbS5k7d35bl9Em6upq07FjTU77wW/z7VE7plOnTm1dErAa1dXVplu3Lpk3b35FrwsGLJ8xAKqX/g/VzRgA1W1tHgM22KDLCt8sc8X2AgAAAACAtZQgHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcJZrqJUSqlUausyAAAAAABWmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAirZGBeHXXXddRo8e3aLtrLPOylZbbdXiMWLEiPL2UqmUK6+8MsOGDUv//v1zxBFH5M0331zdpQMAAAAAsIZaY4Lw2267LVdcccUy7S+88EK+8Y1v5NFHHy0/7rrrrvL2a665JrfffnvOP//83HHHHSmVSjn88MPT2Ni4GqsHAAAAAGBN1eZB+KxZs/KNb3wj48aNy2c/+9kW24qiyIwZM7Lddttl4403Lj822GCDJEljY2NuvPHGnHDCCRk+fHi23nrrXH755Zk5c2YeeOCBNriaylEURUqlUoqiaOtSAAAAAABWSpsH4X/84x/Tvn37/PznP8/222/fYtsbb7yRBQsWZPPNN1/usdOnT8/8+fMzdOjQclt9fX369OmTKVOmfKx1V7yiyBX/8awgHAAAAABY69W1dQEjRoxoseb3e7344otJkh//+Md5+OGHU1tbm1122SUnnXRS1l133cycOTNJsskmm7Q4rnv37uVtrVVX1+a/I2gT7drVJilSU5PU1tamrq42tbXV+V5ANVoyBvzfn0B1MQZA9dL/oboZA6C6VcsY0OZB+Ad58cUXU1tbm+7du+faa6/NG2+8kUsuuSQvvfRSfvSjH2XhwoVJkg4dOrQ4rmPHjnnnnXda/bq1tTXp1q3LStW+NluwYEHq2tWkrn1tunXrIgiHKlRf37mtSwDakDEAqpf+D9XNGADVrdLHgDU6CD/66KNz4IEHplu3bkmS3r17Z+ONN86//uu/5tlnn02nTp2SLFkrfOnXSbJo0aJ07tz6D65UKtLQsGDlil9LtWtXm7q6pKm5SBaXMm/efEE4VJF27WpTX985DQ0L09xcautygNXMGADVS/+H6mYMgOq2No8B9fWdV3gm+xodhNfW1pZD8KW23HLLJMnMmTPLS6LMnj07m266aXmf2bNnZ6uttlqp125qWrs+9FWprq4mRZEUxZL3QQ4O1ae5uVTV4yBUO2MAVC/9H6qbMQCqW6WPAWt0xDlmzJgccsghLdqeffbZJEmvXr2y9dZbp2vXrpk8eXJ5e0NDQ5577rkMGjRodZYKAAAAAMAaao0OwnffffdMmjQpV199dd5444389re/zRlnnJG99torW2yxRTp06JBRo0Zl3LhxeeihhzJ9+vScdNJJ6dmzZ0aOHNnW5QMAAAAAsAZYo5dG+X//7//liiuuyPjx43P99ddn3XXXzd57751vfvOb5X1OOOGENDU15ayzzsq7776bQYMGZcKECWnfvn3bFQ4AAAAAwBqjpiiKoq2LWNM0N5cyd+78ti6jTdTV1aZjx5qMufSh1HXqnNMPHuRmmVBF6upq061bl8ybN7+i1wUDls8YANVL/4fqZgyA6rY2jwEbbNBlhW+WKeEEAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKhognAAAAAAACqaIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKVtfWBbBmKYoipVKRpGjrUgAAAAAAVglBOC0URZGzr35EDg4AAAAAVAxLo7CMmpqati4BAAAAAGCVEYQDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFS0NSoIv+666zJ69OgWbc8//3xGjRqV/v37Z8SIEbnllltabC+VSrnyyiszbNiw9O/fP0cccUTefPPN1Vk2AAAAAABrsDUmCL/ttttyxRVXtGibN29eDj300Gy66aaZOHFijj322IwbNy4TJ04s73PNNdfk9ttvz/nnn5877rgjpVIphx9+eBobG1fzFQAAAAAAsCaqa+sCZs2alXPOOSeTJ0/OZz/72RbbfvrTn6Z9+/Y577zzUldXly222CKvv/56xo8fn/333z+NjY258cYbc8opp2T48OFJkssvvzzDhg3LAw88kL322mv1XxAAAAAAAGuUNp8R/sc//jHt27fPz3/+82y//fYttk2dOjWDBw9OXd3/5fVDhgzJa6+9ljlz5mT69OmZP39+hg4dWt5eX1+fPn36ZMqUKavtGgAAAAAAWHO1+YzwESNGZMSIEcvdNnPmzPTu3btFW/fu3ZMkf/7znzNz5swkySabbLLMPku3AQAAAABQ3do8CP8g7777bjp06NCirWPHjkmSRYsWZeHChUmy3H3eeeedlXrturo2nyzfJmpqlv5Zk5qaJe9DbW11vhdQjdq1q23xJ1BdjAFQvfR/qG7GAKhu1TIGrNFBeKdOnZa56eWiRYuSJOuss046deqUJGlsbCx/vXSfzp07t/p1a2tr0q1bl1YfvzYrlUpJknZ1NalrX5tu3boIwqEK1de3fgwF1n7GAKhe+j9UN2MAVLdKHwPW6CC8Z8+emT17dou2pc979OiRpqamctumm27aYp+tttqq1a9bKhVpaFjQ6uPXZktnhDc3FalZXMq8efMF4VBF2rWrTX195zQ0LExzc6mtywFWM2MAVC/9H6qbMQCq29o8BtTXd17hmexrdBA+aNCg3HHHHWlubk67du2SJE888UQ222yzbLjhhll33XXTtWvXTJ48uRyENzQ05LnnnsuoUaNW6rWbmtauD31VWZp5F0WRolj6PpT+vk0gDtWiublUteMgYAyAaqb/Q3UzBkB1q/QxYI1ONvfff//87W9/y5lnnpkZM2bk7rvvzs0335yjjjoqyZK1wUeNGpVx48bloYceyvTp03PSSSelZ8+eGTlyZBtXDwAAAADAmmCNnhG+4YYb5oYbbsjYsWOz7777ZuONN86YMWOy7777lvc54YQT0tTUlLPOOivvvvtuBg0alAkTJqR9+/ZtWDkAAAAAAGuKmqIoirYuYk3T3FzK3Lnz27qMNlFbm1x4w6NZtGhx6jqvk9MPHvSebWv0fyAAVoG6uiU3yZ03b35F/3coYPmMAVC99H+obsYAqG5r8xiwwQZdVniNcMkmAAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOG0UCqVUsSy8QAAAABA5RCEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4LZRKpaQo2roMAAAAAIBVRhDO+ypKpSXB+HuUltMGAAAAALAmE4QDAAAAAFDRBOEAAAAAAFQ0QTgtlEqlLF0hfHlLowAAAAAArG0E4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROEAwAAAABQ0QThAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFWyuC8FmzZmWrrbZa5nH33XcnSZ5//vmMGjUq/fv3z4gRI3LLLbe0ccUAAAAAAKwp6tq6gBUxffr0dOzYMQ8++GBqamrK7euuu27mzZuXQw89NCNGjMi5556bp59+Oueee266dOmS/fffvw2rrgylUimlUim1tWvF70wAAAAAAJaxVgThL774Yj772c+me/fuy2z70Y9+lPbt2+e8885LXV1dtthii7z++usZP368IHwlFX8PwQEAAAAA1mZrxTTfF154IVtsscVyt02dOjWDBw9OXd3/ZfpDhgzJa6+9ljlz5qyuEgEAAAAAWEOtNTPCu3XrloMOOiivvvpqPvOZz+Too4/OLrvskpkzZ6Z3794t9l86c/zPf/5zNtpoo1a9Zl3dWvE7glWuKJZcd01NTWpqlrwPdXW1qa1d8lg6QdxSKVCZ2rWrbfEnUF2MAVC99H+obsYAqG7VMgas8UF4U1NTXnnllfTq1SunnXZaunbtmvvuuy9HHnlkbrrpprz77rvp0KFDi2M6duyYJFm0aFGrXrO2tibdunVZ6drXRu++2y5J0q6uJrV1tenWrUs6dOjwniB8SRIuCIfKVl/fua1LANqQMQCql/4P1c0YANWt0seANT4Ir6ury+TJk9OuXbt06tQpSbLddtvlpZdeyoQJE9KpU6c0Nja2OGZpAL7OOuu06jVLpSINDQtWrvC11OLFS97L5qYipaKUefPmp0OHxYJwqBLt2tWmvr5zGhoWprnZPQKg2hgDoHrp/1DdjAFQ3dbmMaC+vvMKz2Rf44PwJOnSZdnZ2VtuuWUeffTR9OzZM7Nnz26xbenzHj16tPo1m5rWrg99VVn6zV4URYrmUhobm1JbW5fa2qS2Nu8JwtuySuDj1txcqtpxEDAGQDXT/6G6GQOgulX6GLDGx5kvvfRSBg4cmMmTJ7do/8Mf/pBevXpl0KBBmTZtWpqbm8vbnnjiiWy22WbZcMMNV3e5AAAAAACsYdb4IHyLLbbI5ptvnvPOOy9Tp07Nyy+/nIsuuihPP/10jj766Oy///7529/+ljPPPDMzZszI3XffnZtvvjlHHXVUW5cOAAAAAMAaYI1fGqW2tjbXXnttLr300nzzm99MQ0ND+vTpk5tuuim9e/dOktxwww0ZO3Zs9t1332y88cYZM2ZM9t133zauHAAAAACANcEaH4QnyUYbbZSLLrrofbf369cvd95552qsCAAAAACAtcUavzQKAAAAAACsDEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AAAAAQEUThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QzipTKpVSKpXaugwAAAAAgBYE4Xwg4TYAAAAAsLYThAMAAAAAUNEE4QAAAAAAVDRBOAAAAAAAFU0QDgAAAABARROE84HcLBMAAAAAWNsJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwWiiVSklRtHUZAAAAAACrjCAcAAAAAICKVtfWBbB2K4oiRVGkpqamrUsBAAAAAFguM8JZKUVR5Hu3TklhORUAAAAAYA0lCOdDlUqlJWuHvw+zwQEAAACANZkgHAAAAACAiiYIBwAAAACgognCWeU+bCkVAAAAAIDVqa6tC2DNVXxAoF0URfnxj5YeU1vr9ywAAAAAQNuTVPK+iqJIqVRabthdFEW+d+uU5W4DAAAAAFiTCMJ5f0WRqyf+YZmwe2lAnpqaNioMAAAAAGDFCcL5QDU1y36LFEWRS26dkpgMDgAAAACsBQThtEqN2eAAAAAAwFpCEM4q90FriwMAAAAArG6CcFa5oijy/Z88tUqDcOE6AAAAANBagnA+VKlUWnJzzPc8f788emlgvby1xT/q6/zjeb936xRBOAAAAADwkQnCWWnvna1dFEW+f8vkDwysPyjw/iDWJQcAAAAAWkMQzkoplUopSkUuuW1aORBPWh9Yr6olUFobtgMAAAAAlUcQzgcqiiLNzc1ZvHhxGhsbs3jx4jQ3N6colfLeqLqmpialUimNjY3vu2xKsmxA/Y/BtyVQAAAAAIBVrSKC8FKplCuvvDLDhg1L//79c8QRR+TNN99s67IqQtHcnCtufyqX3v5Umpqa8v1bp2bc7dNSJCneE2oXpVKampo+8izs9wbfS0PyD1oCxUxv4L3cSBcAAABYERURhF9zzTW5/fbbc/755+eOO+5IqVTK4YcfnsbGxrYurSLU1NSmpqa2HDbV/P3bpiiKNDU15R/jp6JUyj82Lp1V3tzcnObm5hZh9j8G30sDdqE38GH8LxIqgb/vAAAAPn5rfRDe2NiYG2+8MSeccEKGDx+erbfeOpdffnlmzpyZBx54oK3Lqxil5uY0NTUl+b+gu2huzqW3Tl1yk8x/XPLk7zPEly6p0tjYmItvmZyLb5lcDsPLy6zk/UOAFQkH1uYZocIPWHlupAsAAAB8mLU+CJ8+fXrmz5+foUOHltvq6+vTp0+fTJkypQ0rqyxFc3Ou+MnvUmpuTqnUnOamxUtmh9fUptTUlFKpyOLFi7No0aIUKdK0aFEWLFiQpqamXPLjKVm8ePHfZ5LXlMPfi258PBf96ImUmlduBvjaOiNUCA5rtw/rw/o4ALCUnwsA+Dj5e2bF1BRrW3r4Dx544IEcf/zxeeaZZ9KpU6dy+4knnph3330311133Uc+55IZxmv129JqRVHk7b+++/cnSVZoomXN0oP/Yf+arNe1Q97526LUd+mQhvn/t1TNel075p2/LUpqapIiWX/dDn8/T5F3/taY9bp2/L+z/H2259t/XZT1unZo0ba05iXHtNz23m/t95sxuiTMb7vZpG39+rA8tbU1a9UY+PZfF2X9dTt++I7AClnbxgBg1dH/oboZA6B61dQktbVLl0Vu62o+mtramhXO1uo+5lo+dgsXLkySdOjQoUV7x44d884777TqnDU1NWnXrnrDyY26dVnF51vybbZRh/bLbf9HG67/fu2d3/c1Pmgb8NGtTWOg/g+r3to0BgCrlv4P1c0YANWttnatXzzkA631V7d0Fvg/3hhz0aJF6dxZOAIAAAAAUO3W+iB8k002SZLMnj27Rfvs2bPTo0ePtigJAAAAAIA1yFofhG+99dbp2rVrJk+eXG5raGjIc889l0GDBrVhZQAAAAAArAnW+jXCO3TokFGjRmXcuHHZYIMN8slPfjLf//7307Nnz4wcObKtywMAAAAAoI2t9UF4kpxwwglpamrKWWedlXfffTeDBg3KhAkT0r59+w8/GAAAAACAilZTFEXR1kUAAAAAAMDHZa1fIxwAAAAAAD6IIBwAAAAAgIomCAcAAAAAoKIJwgEAAAAAqGiCcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCSZKUSqVceeWVGTZsWPr3758jjjgib775ZluXBXyI6667LqNHj27R9vzzz2fUqFHp379/RowYkVtuuaXF9hXp76vjHEDrvP322zn77LOzyy67ZODAgTnggAMyderU8vZJkyZlv/32y/bbb5899tgj9913X4vjFy1alHPPPTdDhw7NgAED8q1vfStz585tsc/qOAfQOm+99Va+/e1vZ8iQIRkwYECOPPLIvPzyy+Xtfg6A6vDqq69mwIABufvuu8tt+j9UtlmzZmWrrbZa5rF0HDAGrIACiqK46qqrip122qn4n//5n+L5558vDjvssGLkyJHFokWL2ro04H3ceuutxdZbb12MGjWq3DZ37txip512Kk4//fRixowZxV133VX07du3uOuuu8r7fFh/X13nAFrn0EMPLfbaa69iypQpxSuvvFKce+65Rb9+/YqXX365mDFjRtG3b9/isssuK2bMmFHccMMNRZ8+fYrHH3+8fPxpp51WfOELXyimTJlSPPPMM8W//Mu/FAcddFB5++o6B9A6X/3qV4uvfOUrxTPPPFPMmDGjOP7444udd965WLBggZ8DoEo0NjYW++23X9G7d+9i4sSJRVH4dwBUg9/85jdF3759i1mzZhWzZ88uPxYuXGgMWEGCcIpFixYVAwYMKG677bZy2zvvvFP069ev+MUvftGGlQHLM3PmzOKoo44q+vfvX+yxxx4tgvBrr7222HnnnYvFixeX2y699NJi5MiRRVGsWH9fHecAWue1114revfuXUydOrXcViqVii984QvFFVdcUXznO98pvvzlL7c45uSTTy4OO+ywoiiWjB9bb7118Zvf/Ka8/ZVXXil69+5dPPXUU0VRFKvlHEDrvP3228XJJ59cvPDCC+W2559/vujdu3fxzDPP+DkAqsSll15aHHzwwS2CcP0fKt/48eOLvffee7nbjAErxtIoZPr06Zk/f36GDh1abquvr0+fPn0yZcqUNqwMWJ4//vGPad++fX7+859n++23b7Ft6tSpGTx4cOrq6sptQ4YMyWuvvZY5c+asUH9fHecAWqdbt24ZP358+vbtW26rqalJTU1NGhoaMnXq1BZ9M1nS96ZNm5aiKDJt2rRy21KbbbZZevTo0aL/ftznAFpnvfXWy6WXXprevXsnSebOnZubb745PXv2TK9evfwcAFVgypQpufPOO3PxxRe3aNf/ofK98MIL2WKLLZa7zRiwYgThZObMmUmSTTbZpEV79+7dy9uANceIESNy1VVX5dOf/vQy22bOnJmePXu2aOvevXuS5M9//vMK9ffVcQ6gderr67PrrrumQ4cO5bb7778/r7/+eoYNG/a+fW/hwoWZN29eZs2alW7duqVjx47L7PNh/XdVngNYed/5zncydOjQ3HfffRk7dmzWWWcdPwdAhWtoaMiYMWNy1llnLdMH9X+ofC+++GLmzp2bgw46KJ/73OdywAEH5OGHH05iDFhRgnCycOHCJGnxj+ok6dixYxYtWtQWJQGt9O677y63LydLbm63Iv19dZwDWDWeeuqpnH766Rk5cmSGDx++3L639HljY2MWLly4zPbkw/vvqj4HsPK+9rWvZeLEidlrr71y7LHH5o9//KOfA6DCffe7382AAQOy9957L7NN/4fK1tTUlFdeeSXvvPNOjj/++IwfPz79+/fPkUcemUmTJhkDVlDdh+9CpevUqVOSJf8wXfp1suQbtHPnzm1VFtAKnTp1WiZkWvqXzTrrrLNC/X11nANYeQ8++GBOOeWUDBw4MOPGjUuy5IfMf+x7S5937tx5uX0zadl/V8c5gJXXq1evJMnYsWPzzDPP5NZbb/VzAFSwe+65J1OnTs0vfvGL5W7X/6Gy1dXVZfLkyWnXrl25/2233XZ56aWXMmHCBGPACjIjnPJ/aZg9e3aL9tmzZ6dHjx5tURLQSj179lxuX06SHj16rFB/Xx3nAFbOrbfemuOPPz677bZbrr322vIsi0022WS5fW+dddbJuuuum549e+btt99e5ofT9/bf1XEOoHXmzp2b++67L01NTeW22tra9OrVK7Nnz/ZzAFSwiRMn5q233srw4cMzYMCADBgwIElyzjnn5PDDD9f/oQp06dKlRQCdJFtuuWVmzZplDFhBgnCy9dZbp2vXrpk8eXK5raGhIc8991wGDRrUhpUBH9WgQYMybdq0NDc3l9ueeOKJbLbZZtlwww1XqL+vjnMArXf77bfn/PPPz0EHHZTLLrusxX893HHHHfPkk0+22P+JJ57IwIEDU1tbmx122CGlUql8w8skefXVVzNr1qxy/10d5wBaZ86cOTn55JMzadKkctvixYvz3HPPZYsttvBzAFSwcePG5Ve/+lXuueee8iNJTjjhhIwdO1b/hwr30ksvZeDAgS36X5L84Q9/SK9evYwBK6qAoiguu+yyYvDgwcWDDz5YPP/888Vhhx1WjBw5smhsbGzr0oAPcOqppxajRo0qP58zZ04xaNCg4tRTTy1eeumlYuLEiUXfvn2Lu+++u7zPh/X31XUO4KN75ZVXim233bY49thji9mzZ7d4NDQ0FC+++GKx7bbbFt///veLGTNmFBMmTCj69OlTPP744+VznHzyycWIESOKJ554onjmmWeKf/mXf2kxjqyucwCtc/jhhxcjR44snnzyyeKFF14oTj755GLQoEHF//f//X9+DoAq07t372LixIlFUfh3AFS65ubmYv/99y++9KUvFVOmTClmzJhRXHjhhcV2221XvPDCC8aAFSQIpyiKomhqaiouueSSYsiQIUX//v2LI444onjzzTfbuizgQ/xjEF4URfHMM88U//qv/1pst912xW677Vb8+Mc/brF9Rfr76jgH8NH98Ic/LHr37r3cx6mnnloURVH89re/Lfbaa69iu+22K/bYY4/ivvvua3GO+fPnF2eeeWax4447FjvuuGNx8sknF3Pnzm2xz+o4B9A6DQ0NxTnnnFN8/vOfL/r161ccdthhxYsvvlje7ucAqB7vDcKLQv+HSveXv/ylOO2004rPf/7zRd++fYuvfvWrxZQpU8rbjQEfrqYoiqKtZ6UDAAAAAMDHxSKNAAAAAABUNEE4AAAAAAAVTRAOAAAAAEBFE4QDAAAAAFDRBOEAAAAAAFQ0QTgAAAAAABVNEA4AABWsKIq2LuFjVenXBwDAqiEIBwCgqowePTpbbbVVi8fWW2+dgQMHZr/99su9997bJnX9Y019+vTJTjvtlMMOOyz/8z//06pzPvTQQzn11FNXurbJkydnq622yuTJk1f6XKtKQ0NDxowZk6lTp5bbRo8endGjR7dhVQAArKnq2roAAABY3fr06ZNzzjmn/Ly5uTkzZ87MzTffnDFjxmT99dfPrrvuutrr+vKXv5yvfOUrSZLFixfnL3/5SyZOnJhvfOMbOfPMM3PwwQd/pPPdfPPNH0OVa4bnn38+9957b/bff/+2LgUAgLWAIBwAgKrTtWvX9O/ff5n2XXbZJUOHDs3dd9/dJkF4z549l6nrS1/6Uo4//vhccsklGTFiRD71qU+t9roAAGBtZ2kUAAD4u44dO6ZDhw6pqakpt82dOzfnnntudtttt2y33XYZPHhwjj322PzpT39Kkhx33HHZZ599Wpzna1/7Wrbbbru8++675baxY8dm9913b1VdJ510UhYvXpy77rqr3PanP/0pY8aMyc4775xtt902Q4cOzZgxYzJv3rwkS5YJefLJJ/Pkk0+2WNZk+vTpOe644zJkyJBsu+22GTZsWC644IIWtbbWokWLcskll2TXXXfNdtttl7333ju/+tWvWuwzYsSIXHnllfne976Xz33uc+nXr1++/vWv57XXXmux389+9rN86UtfSt++fbPPPvtk0qRJ6dOnT+6+++5Mnjy5PDv+4IMPbrEcSlEUuf766zN8+PD069cvX/3qV/P73/9+pa8NAIC1myAcAICqUxRFmpqayo9FixbllVdeyemnn5758+fnn//5n8v7HXXUUXnsscdyyimnZMKECTnuuOMyadKk8tIqu+66a1588cW89dZbSZaEwb/73e+yePHiPP300+XXfPjhh7Pbbru1qt7NN988n/jEJzJt2rQkycKFC3PwwQfn5ZdfzjnnnJMJEybk4IMPzn333ZfLL788SXLOOeekT58+6dOnT+68885su+22mT17dg466KAsXLgwF198ca6//vrsueee+fGPf5xbbrmltW9nkiXv1bHHHps77rgjhx56aH74wx9mwIABOemkk3LPPfe02PeWW27JK6+8kosuuigXXHBB/vCHP7RYy/yee+7JaaedloEDB+aaa67J7rvvnmOOOSbNzc1Jkm233TZnn312kuTss89usczNtGnT8utf/zrf+c538v3vfz+zZ8/O0UcfnaamppW6PgAA1m6WRgEAoOpMmTIl2267bYu2mpqa9O7dOz/4wQ/KgfXs2bPTuXPnnHrqqdlxxx2TJDvttFPeeOON3HnnnUlSXkJl0qRJ2WuvvfLUU0+lXbt22WyzzTJlypQMGTIkb775Zl577bVWB+FJstFGG2XOnDlJktdeey09e/bM9773vXz6059OkgwZMiTPPPNMnnzyySRJr1690rVr1yQpL7fy9NNPZ5tttskPfvCD8rbPfe5zeeyxxzJ58uQceeSRra7v8ccfzyOPPJLLL788X/rSl5Ikw4YNy8KFCzNu3Ljstddeqatb8s+P+vr6XHPNNWnXrl2S5I033shVV12VefPmpVu3buXP4IILLiifp3379rn00kuTLFnaplevXuXrXPp1knTo0CHjx4/P+uuvn2TJTTXPOuuszJgxI1tvvXWrrw8AgLWbIBwAgKqz7bbb5txzz02yJOy+4oorsnjx4lxxxRXZfPPNy/v16NEjt9xyS4qiyJ/+9Ke8/vrreeWVV/LUU0+lsbExSdK9e/f06dMnjz/+ePbaa69MmjQpAwcOzCc+8YlyKP3www+nvr4+O+ywQ6trLoqivGTLNttsk9tvvz2lUimvvfZaXn/99cyYMSOvvPLKB8583nnnnbPzzjtn8eLFmTFjRl5//fW8+OKLmTt3bjk4bq1JkyalpqYmu+66a4saRowYkZ///Od56aWXss022yRJ+vbtWw7BkyVroydLZro3NDTkf//3f3PiiSe2OP+ee+5ZDsI/SK9evVpcy9I11f/617+2+toAAFj7CcIBAKg6Xbp0Sd++fcvPt99+++yzzz457LDDcvfdd2eDDTYob/v5z3+eyy67LH/+85+z/vrrZ5tttkmnTp1anG/XXXfNvffem2RJIPzFL34xm2yySe699940NjbmkUceybBhw8ozoltj5syZ6d27d/n5TTfdlGuvvTZvv/12Ntpoo2y33Xbp3LnzBwa+pVIpl112WW677bYsWLAgm2yySfr165eOHTu2uq6l3n777RRFkYEDBy53++zZs8tBeOfOnVtsq62tLdc3d+7cJMmGG27YYp+NNtpohepYZ5113vfcAABUL0E4AABVb6ONNsrZZ5+dE088MWPHji3PPJ46dWpOPfXUjB49Ol//+tfTo0ePJMkll1xSXq87SYYPH55rrrkmf/zjH/PHP/4xZ555Zj7xiU9k0aJFmTp1aiZPnlyegd4aM2bMyF/+8pccdNBBSZJf/OIXufjii/Ptb387++23Xzm4P/HEE/Pss8++73nGjx+fm2++Oeeee25GjhyZddddN0ny5S9/udW1LbXuuutmnXXWed+1xj/zmc+s0HmWzg5fuub6Uv/4HAAAPgo3ywQAgCR77LFHhg0bll/+8pflJU1+97vfpVQq5fjjjy+H4M3NzXn88ceT/N8s4759+2aDDTbINddck44dO2a77bZL9+7ds/nmm+fqq6/OokWLsssuu7S6tiuvvDKdOnXKvvvum2TJDSHr6+tz+OGHl0Pw+fPnZ9q0aS1mPi+dDb3UtGnT0qtXr+y///7lEHzWrFl58cUXV3rG9ODBg7NgwYIURZG+ffuWHy+++GL+/d//fYVvVtmzZ89suumm+fWvf92i/YEHHmjx/L1LqwAAwIcxIxwAAP7ujDPOyD777JMLLrggP/vZz9KvX78kyXnnnZf9998/77zzTm677bZMnz49SbJgwYJ07do1tbW12WWXXXLPPfdk5513Li+BstNOO+UnP/lJdtxxxxVag3vmzJl5+umnkyRNTU2ZNWtWfvazn+XRRx/NeeedV54t3a9fv/zkJz/JxRdfnN122y2zZ8/OhAkTMmfOnKy33nrl89XX1+d3v/tdJk2alD59+qRfv3655pprMn78+PTv3z+vv/56rrvuujQ2NmbhwoUfWt/999+f559/fpn2r3zlK9l1110zaNCgHHPMMTnmmGOyxRZb5Pe//32uvPLKDBs2rMVyMx+kpqYmJ5xwQk455ZScc845+eIXv5jp06fn3//935P8X7i/NMj/zW9+k/XWW8+NMAEA+ECCcAAA+LvNN988o0ePzo033pif/OQnGTVqVM4+++zcdNNN+a//+q9stNFG2WmnnXL11Vfn2GOPzbRp07LrrrsmWbJO+D333JOddtqpfL6lQfjw4cNX6PXvuuuu3HXXXUmWBL7rr79+tt9++9x0000ZOnRoeb999903f/rTnzJx4sTcfvvt6dGjR3bdddcceOCB+c53vpOXX345W2yxRQ466KD84Q9/yBFHHJGLLrooRx11VObNm5dbbrkl//7v/55NNtkk//zP/5yamppcd911aWhoSH19/fvWd9ttty23fY899kiXLl0yfvz4/OAHP8h1112Xt956Kz169Mihhx6aY489doWuf6m99947CxYsyIQJEzJx4sRsueWWOfPMM3PmmWeW1wDfcssts9dee+W2227LI488kl/+8pcf6TUAAKguNUVRFG1dBAAAwFK//OUv06dPn2y++ebltt/85jc56qijcu+995r9DQDARyYIBwAA1ihHHnlkXn755Xzzm9/MJptsktdffz1XXnllNt100/z4xz9u6/IAAFgLCcIBAIA1yrx583LppZfm4Ycfzty5c7PRRhtl9913zwknnJAuXbq0dXkAAKyFBOEAAAAAAFS02rYuAAAAAAAAPk6CcAAAAAAAKpogHAAAAACAiiYIBwAAAACgognCAQAAAACoaIJwAAAAAAAqmiAcAAAAAICKJggHAAAAAKCiCcIBAAAAAKho/z9xKZgFPtFi+AAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 1800x600 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.figure(figsize=(18, 6))  # Increase width and height\n",
    "plt.title(\"Distribution of Raw Data Length\")  # Add a title\n",
    "sns.histplot(products_df[\"raw_length\"], edgecolor='black')  # Use histplot instead of displot\n",
    "plt.xlabel(\"Raw Data Length\")  # Add x-axis label\n",
    "plt.ylabel(\"Count\")  # Add y-axis label\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(172, 3)"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>4028</th>\n",
       "      <td>SB02-4940-0000-C1</td>\n",
       "      <td>DatasheetUDOO XII Main cloud services UDOO BRICKS UDOO BLU Arduino Leonardocompatible II II LEONARDO BIT Optional Depends version Development platform ARDUINO LEONARDOCOMPATIBLEII GB DDRL DUAL CHANNEL Gigabit Ethernet LAN interface M Key E slot optional Wireless modules x HDMI x mini DP RC IR interface mm x mm inch x inch Intel HD Graphics Up MHz execution units NETWORKING USB SATA connector M Key B SSD Slot Micro SD card slot VIDEO INTERFACE GRAPHICS MULTIMEDIA AUDIO IR OTHER INTERFACES OPERATING SYSTEM DIMENSIONS PROCESSOR CORES MEMORY FEATURES Arduino Leonardo Microcontroller GHZ INTEL PENTIUM N UDOO X UDOO X GHZ INTEL CELERON N GB DDRL DUAL CHANNEL GB GB MASS STORAGE Intel HD Graphics Up MHz execution units HD audio codec ALC CG MicrophoneHeadphone combo connector Preamplified speaker output SPDIF output HW Video decode HHEVC H MPEG MVC VC WMV JPEG VP VP HW Video encode H MVC JPEG Up GPIOs x IC x UART LPC SDIO Touch Screen signals external pin headers The communication Braswell SoC ATmegaU Microcontroller goes internal USB interface like Arduino Leonardo boards connect external PCs V compliant x USB typeA sockets ATmegaU UART x iC x SPI Arduino Leonardocompatible Up x digital IO PWM x Analog input Microcontroller Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information UDOO SBC SBC SBC SBC httpswwwmousercomudoo httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC</td>\n",
       "      <td>222</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4035</th>\n",
       "      <td>SC0563</td>\n",
       "      <td>Allegro ZHeight ZHeight ZHeight ZHeight ZHeight Z He ig ht Z He ig ht Z He ig ht Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Raspberry Pi SC httpswwwmousercomraspberrypi httpswwwmousercomaccesspnSC</td>\n",
       "      <td>34</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4062</th>\n",
       "      <td>uATX-RYZEN</td>\n",
       "      <td>uATXSeriesDatasheetindd Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information GIGAIPC uATXRYZEN httpswwwmousercomgigaipc httpswwwmousercomaccesspnuATXRYZEN</td>\n",
       "      <td>16</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                     id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   raw_data  raw_length\n",
       "4028  SB02-4940-0000-C1  DatasheetUDOO XII Main cloud services UDOO BRICKS UDOO BLU Arduino Leonardocompatible II II LEONARDO BIT Optional Depends version Development platform ARDUINO LEONARDOCOMPATIBLEII GB DDRL DUAL CHANNEL Gigabit Ethernet LAN interface M Key E slot optional Wireless modules x HDMI x mini DP RC IR interface mm x mm inch x inch Intel HD Graphics Up MHz execution units NETWORKING USB SATA connector M Key B SSD Slot Micro SD card slot VIDEO INTERFACE GRAPHICS MULTIMEDIA AUDIO IR OTHER INTERFACES OPERATING SYSTEM DIMENSIONS PROCESSOR CORES MEMORY FEATURES Arduino Leonardo Microcontroller GHZ INTEL PENTIUM N UDOO X UDOO X GHZ INTEL CELERON N GB DDRL DUAL CHANNEL GB GB MASS STORAGE Intel HD Graphics Up MHz execution units HD audio codec ALC CG MicrophoneHeadphone combo connector Preamplified speaker output SPDIF output HW Video decode HHEVC H MPEG MVC VC WMV JPEG VP VP HW Video encode H MVC JPEG Up GPIOs x IC x UART LPC SDIO Touch Screen signals external pin headers The communication Braswell SoC ATmegaU Microcontroller goes internal USB interface like Arduino Leonardo boards connect external PCs V compliant x USB typeA sockets ATmegaU UART x iC x SPI Arduino Leonardocompatible Up x digital IO PWM x Analog input Microcontroller Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information UDOO SBC SBC SBC SBC httpswwwmousercomudoo httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC httpswwwmousercomaccesspnSBC         222\n",
       "4035             SC0563                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Allegro ZHeight ZHeight ZHeight ZHeight ZHeight Z He ig ht Z He ig ht Z He ig ht Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Raspberry Pi SC httpswwwmousercomraspberrypi httpswwwmousercomaccesspnSC          34\n",
       "4062         uATX-RYZEN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                uATXSeriesDatasheetindd Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information GIGAIPC uATXRYZEN httpswwwmousercomgigaipc httpswwwmousercomaccesspnuATXRYZEN          16"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products_df[products_df[\"raw_length\"] < 250].shape\n",
    "products_df[products_df[\"raw_length\"] < 250].tail(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(17, 3)"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products_df[products_df[\"raw_length\"] > 100000].shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "products_df = products_df[products_df[\"raw_length\"] > 250]\n",
    "products_df = products_df[products_df[\"raw_length\"] < 100000]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<seaborn.axisgrid.FacetGrid at 0x130d4e860>"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAeQAAAHjCAYAAADyq2xBAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAAA42klEQVR4nO3deXhU5d3/8c8sWYEgICS4UHnAiIEEgoTFGkEei1TRFtHHRwEriHBVlFaKqAW3IpZqwIUWBYFaBB5cQlHU/hRtrUtDSNBia9i3QkuIkECALJOZuX9/hBmYgBomE87J5P26Lq4kZ5vvNwN85j5zzzkOY4wRAACwlNPqAgAAAIEMAIAtEMgAANgAgQwAgA0QyAAA2ACBDACADRDIAADYAIEMAIANuK0uwI58Pr9KS4+Fvb/T6VDbti1UWnpMfn90XneFHpu+aO9Posdo0dR7bN++Vb22Y4TcCJxOhxwOh5xOh9WlNBp6bPqivT+JHqNFc+hRIpABALAFAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAEC+Sx4L/9fVpcAALA5Avks8PmN1SUAAGyOQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGzAVoG8c+dOZWZmauXKlcFlGzdu1KhRo9SrVy8NHjxYS5YsCdnH7/fr+eefV3Z2tnr16qW77rpLe/bsOdulAwDQILYJ5JqaGk2ZMkUVFRXBZWVlZRozZow6deqk3NxcTZw4UTk5OcrNzQ1uM2/ePC1fvlwzZszQihUr5Pf7NW7cOHk8HivaAAAgLLYJ5Llz56ply5Yhy1577TXFxMToV7/6lbp06aIRI0bojjvu0IIFCyRJHo9Hixcv1qRJkzRo0CB169ZNzzzzjIqLi/X+++9b0QYAAGFxW12AJBUUFOjVV1/VqlWrNGjQoODywsJC9e3bV273iTL79++v+fPn68CBA/rPf/6jY8eOacCAAcH1SUlJSktLU0FBgYYNGxZ2TW53+K9VXC5nyFen09Gg49lR3R6jUbT3GO39SfQYLZpDj5INArm8vFxTp07V9OnT1bFjx5B1xcXFSk1NDVnWoUMHSdK+fftUXFwsSafs16FDh+C6cDidDrVp0yLs/QOSkhIkSQkJ7ogcz44CPUazaO8x2vuT6DFaRHuPlgfyY489pszMTF1//fWnrKuqqlJsbGzIsri4OElSdXW1KisrJem02xw+fDjsmvx+o/Lyiu/e8Bu4XE4lJSWovLxSPp9flZVelZUdC/t4dlS3x2gU7T1Ge38SPUaLpt5jfQdklgbyqlWrVFhYqNWrV592fXx8/CmTs6qrqyVJiYmJio+Pl1T7XnLg+8A2CQkNeyXl9Tb8Sff5/PJ6/fL7TUSOZ0eBHqNZtPcY7f1J9Bgtor1HSwM5NzdXBw8eDHnfWJIeffRRvfvuu0pJSVFJSUnIusDPycnJ8nq9wWWdOnUK2eaSSy5p3OIBAIggSwM5JydHVVVVIcuGDBmiSZMm6YYbbtCbb76pFStWyOfzyeVySZLWrl2rzp07q127dmrVqpVatmyp/Pz8YCCXl5erqKhIo0aNOuv9AAAQLksDOTk5+bTL27Vrp+TkZI0YMUILFy7UtGnTNG7cOH355Zd6+eWX9fjjj0uqfe941KhRysnJUdu2bXX++efr6aefVkpKioYMGXI2WwEAoEEsn9T1bdq1a6eFCxdq5syZGj58uNq3b6+pU6dq+PDhwW0mTZokr9er6dOnq6qqSllZWVq0aJFiYmIsrBwAgDPjMMYYq4uwG5/Pr9LS8GdFu91OtWnTQmVlx+T1+vVu3m5dO+B7EazQenV7jEbR3mO09yfRY7Ro6j22b9+qXttF96esAQBoIghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABswPJAPnjwoO6//371799fmZmZGj9+vLZv3x5cv3HjRo0aNUq9evXS4MGDtWTJkpD9/X6/nn/+eWVnZ6tXr1666667tGfPnrPdBgAADWJ5IE+cOFG7d+/WggUL9MYbbyg+Pl533HGHKisrVVZWpjFjxqhTp07Kzc3VxIkTlZOTo9zc3OD+8+bN0/LlyzVjxgytWLFCfr9f48aNk8fjsbArAADOjNvKBz98+LDOP/98TZgwQampqZKku+++Wz/60Y+0detW5eXlKSYmRr/61a/kdrvVpUuXYHiPGDFCHo9Hixcv1pQpUzRo0CBJ0jPPPKPs7Gy9//77GjZsmIXdAQBQf5aOkFu3bq3Zs2cHw7i0tFQvv/yyUlJS1LVrVxUWFqpv375yu0+8bujfv7927dqlAwcOaNOmTTp27JgGDBgQXJ+UlKS0tDQVFBSc9X4AAAiXpSPkkz388MN67bXXFBsbqxdeeEGJiYkqLi4OhnVAhw4dJEn79u1TcXGxJKljx46nbBNYFy63O/zXKi6XM+Sr0+lo0PHsqG6P0Sjae4z2/iR6jBbNoUfJRoH8k5/8RLfccouWLVumiRMnavny5aqqqlJsbGzIdnFxcZKk6upqVVZWStJptzl8+HDYtTidDrVp0yLs/QOSkhIkSQkJ7ogcz44CPUazaO8x2vuT6DFaRHuPtgnkrl27SpJmzpypDRs2aOnSpYqPjz9lclZ1dbUkKTExUfHx8ZIkj8cT/D6wTUJC+E+c329UXl4R9v4ul1NJSQkqL6+Uz+dXZaVXZWXHwj6eHdXtMRpFe4/R3p9Ej9GiqfdY3wGZpYFcWlqqvLw8XXPNNcH3iZ1Op7p27aqSkhKlpKSopKQkZJ/Az8nJyfJ6vcFlnTp1CtnmkksuaVBtXm/Dn3Sfzy+v1y+/30TkeHYU6DGaRXuP0d6fRI/RItp7tPSE/IEDBzR58mTl5eUFl9XU1KioqEhdunRRVlaW1q9fL5/PF1y/du1ade7cWe3atVO3bt3UsmVL5efnB9eXl5erqKhIWVlZZ7UXAAAawtJATk1N1ZVXXqknnnhCBQUF2rJlix588EGVl5frjjvu0IgRI3T06FFNmzZN27Zt08qVK/Xyyy9rwoQJkmrfOx41apRycnL04YcfatOmTbrvvvuUkpKiIUOGWNkaAABnxPL3kOfMmaPZs2frvvvu05EjR9SnTx8tW7ZM5513niRp4cKFmjlzpoYPH6727dtr6tSpGj58eHD/SZMmyev1avr06aqqqlJWVpYWLVqkmJgYq1oCAOCMOYwxxuoi7Mbn86u0NPxJWG63U23atFBZ2TF5vX69m7db1w74XgQrtF7dHqNRtPcY7f1J9BgtmnqP7du3qtd20f2hLgAAmggCGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkM8Cp8OhP63dbXUZAAAbI5DPEp/fWF0CAMDGCGQAAGyAQAYAwAYIZAAAbKBRArm4uLgxDgsAQNQKK5AvvfRSffnll6ddV1hYqB/+8IcNKgoAgObGXd8NFy9erIqKCkmSMUavv/66Pv7441O2++KLLxQbGxu5CgEAaAbqHcjV1dX67W9/K0lyOBx6/fXXT9nG6XSqVatW+ulPfxq5CgEAaAbqHcg//elPg0HbrVs3vfbaa8rIyGi0wgAAaE7qHcgn27RpU6TrAACgWQsrkCXps88+01/+8hdVVlbK7/eHrHM4HHryyScbXBwAAM1FWIG8ePFiPfXUU4qLi1Pbtm3lcDhC1tf9GQAAfLuwAnnp0qW6/vrrNXPmTGZUAwAQAWF9DvnAgQO66aabCGMAACIkrEBOS0vT1q1bI10LAADNVlinrH/5y1/q5z//uRITE9WzZ08lJCScss15553X4OIAAGguwgrkW2+9VX6/X7/85S+/cQLXxo0bG1RYtHEy0Q0A8C3CCuQZM2YwkxoAgAgKK5BvvPHGSNcBAECzFlYgFxQUfOc2WVlZ4RwaAIBmKaxAHj16tBwOh4wxwWV1T2HzHjIAAPUXViAvWbLklGUVFRUqLCzUm2++qblz5za4MAAAmpOwArlv376nXT5o0CAlJibqhRde0Pz58xtUGAAAzUlYFwb5Nn369NG6desifVgAAKJaxAP5z3/+s1q0aBHpwwIAENXCOmV9++23n7LM7/eruLhY//73v3XXXXc1uDAAAJqTsAL55NnVAU6nU6mpqZowYYJGjBjR4MKijdPh0J/W7tYP+3/P6lIAADYUViC/8sorka6jWfD5T30hAwCAFGYgB3z88cdat26dysvL1bZtW1122WXKzs6OVG0AADQbYQWyx+PR3XffrU8//VQul0tt2rRRWVmZ5s+fr/79+2v+/PncKxkAgDMQ1izruXPnav369Xrqqaf05Zdf6tNPP9WGDRv061//Wn//+9/1wgsvRLpOAACiWliB/Pbbb+uee+7RDTfcIJfLJUlyu9368Y9/rHvuuUerV6+OaJEAAES7sAK5tLRUaWlpp12Xlpam/fv3N6goAACam7ACuVOnTlq/fv1p1xUUFKhjx44NKgoAgOYmrEld//u//6tZs2YpPj5e1113nc4991wdOHBAb7/9tl566SXdc889ka4TAICoFlYg33rrrSoqKlJOTo5mz54dXG6M0fDhwzV+/PiIFQgAQHMQ9seeZs6cqbFjx2rdunU6fPiwHA6Hrr76anXp0iXSNQIAEPXO6D3kzZs3a8SIEfr9738vSerSpYtuvfVW3XbbbXruuec0efJk7dy5s1EKBQAgmtU7kPfu3avbb79dBw4cUOfOnUPWxcTEaOrUqTp06JBuu+02ZlkDAHCG6h3ICxYs0DnnnKM//vGPGjp0aMi6hIQE3XHHHXrjjTcUFxen+fPnR7xQAACiWb0DOS8vT+PGjVPbtm2/cZv27dtr7Nix+uyzzyJSHAAAzUW9A7mkpEQXXXTRd26Xmpqq4uLihtQEAECzU+9Abtu2rUpKSr5zu7KyMrVu3bpBRQEA0NzUO5CzsrK0cuXK79xu1apV33hZTQAAcHr1DuTRo0crPz9fs2bNUnV19SnrPR6PnnrqKX388ccaOXJkRIsEACDa1fvCIOnp6XrooYf05JNP6s0339SAAQN0wQUXyOfz6T//+Y/y8/NVVlamn/3sZ8rOzm7MmgEAiDpndKWukSNHqlu3blq0aJE+/PDD4Ei5RYsWuuKKKzR27Fj17NmzUQoFACCanfGlMy+77DJddtllkmpvw+h2u5WUlBTxwgAAaE7CupZ1wLd9JhkAANRfWPdDBgAAkUUgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAOWB/KhQ4f0yCOP6Morr1Tv3r116623qrCwMLg+Ly9PN954o3r27KmhQ4fqnXfeCdm/urpajz/+uAYMGKDMzEz94he/UGlp6dluAwCABrE8kCdPnqwvvvhCc+bMUW5uri699FLdeeed2rFjh7Zv364JEyYoOztbK1eu1M0336ypU6cqLy8vuP9jjz2mTz/9VHPnztUf/vAH7dixQ5MmTbKwo1AfFuyxugQAQBPQoAuDNNTu3bv12Wefafny5cGrfz388MP65JNPtHr1ah08eFCXXHKJ7rvvPklSly5dVFRUpIULF2rAgAHav3+/Vq1apRdffFF9+vSRJM2ZM0dDhw7VF198oczMTMt6C/D5ra4AANAUWDpCbtOmjRYsWKD09PTgMofDIYfDofLychUWFmrAgAEh+/Tv31/r16+XMUbr168PLgvo3LmzkpOTVVBQcHaaAAAgAiwdISclJWngwIEhy9577z3t3r1bv/zlL/XHP/5RKSkpIes7dOigyspKlZWVaf/+/WrTpo3i4uJO2aa4uLhBtbnd4b9Wcbmcwa9OpyTjkCQ55WjQce3k5B6jVbT3GO39SfQYLZpDj5LFgVzX559/roceekhDhgzRoEGDVFVVpdjY2JBtAj97PB5VVlaesl6S4uLiTnvP5vpyOh1q06ZF2PsHJCUlKC7BJWNqf/b5XRE5rp0kJSVYXUKji/Yeo70/iR6jRbT3aJtA/uCDDzRlyhT17t1bOTk5kmqD1ePxhGwX+DkhIUHx8fGnrJdqZ14nJIT/xPn9RuXlFWHv73I5lZSUoPLySlVX+uQ/Hshev19lZcfCPq6dnNyjL0rfKI/2HqO9P4keo0VT77G+AzFbBPLSpUs1c+ZMDR06VL/5zW+Co96OHTuqpKQkZNuSkhIlJiaqVatWSklJ0aFDh+TxeEJGyiUlJUpOTm5QTV5vw590n88vv1/yHx8i+/0mIse1E5/PH3U91RXtPUZ7fxI9Roto79HyE/LLly/XjBkzNHLkSM2ZMyckWPv06aN169aFbL927Vr17t1bTqdTl112mfx+f3BylyTt3LlT+/fvV1ZW1lnrAQCAhrI0kHfu3Kknn3xSP/jBDzRhwgQdOHBAX3/9tb7++msdOXJEo0eP1pdffqmcnBxt375dixcv1v/7f/9P48aNkyQlJyfruuuu0/Tp05Wfn68vv/xSkydPVt++fdWrVy8rWwMA4IxYesr6vffeU01NjdasWaM1a9aErBs+fLhmzZqlefPm6emnn9Yf/vAHXXDBBXr66adDPgo1Y8YMPfnkk7rnnnskSVdeeaWmT59+VvsAAKChHMYE5gAjwOfzq7Q0/MlXbrdTbdq0UFnZMb372e7ge8hev1/DLr8oQlVa6+Qeo/U9nWjvMdr7k+gxWjT1Htu3b1Wv7Sx/D7k5cTocVpcAALApAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABAhkAABsgkM8ip8OhP63dbXUZAAAbIpDPMp/fWF0CAMCGCGQAAGyAQAYAwAYIZAAAbIBABgDABtxWFxDtarx+7fn6iBLj3GqbFC85rK4IAGBHBHIj27L3kP6x86Akye1y6Mqe51lcEQDAjjhl3ciOVtYEv/f6jA4errKwGgCAXRHIjczj9YX8XF3j+4YtAQDNGYHcyAIB3CohRpLk8fqtLAcAYFMEciPz1NQGcMvE44HMCBkAcBoEciMLnLIOjpBrGCEDAE5FIDciY0xwRNwyIVbSqe8pAwAgEciNqrrGp8C9JFolMkIGAHwzArkRHa30SpKcDikxrvYj38yyBgCcDoHciI5WeiRJsTEuxcW4JNXefrGGmdYAgDoI5EZ07PgIOdbtUozbGbxq5skXCwEAQCKQG1UgeGNjnHI4HIo9PkomkAEAdRHIjejY8eANnK6Oi6n9dRPIAIC6CORGFBwhu2t/zYER8jECGQBQB4HciE6csq4N4lh37dcjBDIAoA4CuREdC46QA6eseQ8ZAHB6BHIjOlp1YlLXyV85ZQ0AqItAbkRHK+pO6jp+yrqCQAYAhCKQG9GxqsDnkOtM6qoikAEAoQjkRlR3UhcfewIAfBMCuZEYY06Z1BX4epRT1gCAOgjkRlJZ7ZXv+K2eApO5mGUNAPgmBHIjCUzccjodcjlrr2IdOHVdUe2Vz88NJgAAJxDIjeRIRe2dnuLctdexlk5M7pJO3HgCAACJQG40RytO3HoxwOl0KMbNxC4AwKkI5EZy5FjoDOuAWAIZAHAaBHIjiYutDeJWCTEhywMj5CoPp6wBACe4rS4gWvW5NFkPjuytLbsPhSyPcdUGckU1gQwAOIERciNxOh1K69z2lFPW7sAIudpnRVkAAJsikM+ywAi5klPWAICTEMhnWWCEXMkIGQBwEgL5LAuOkHkPGQBwEgL5LAvOsiaQAQAnIZDPMnfwPWROWQMATiCQz7IYN6esAQCnslUgz58/X6NHjw5ZtnHjRo0aNUq9evXS4MGDtWTJkpD1fr9fzz//vLKzs9WrVy/ddddd2rNnz9ks+4y4eQ8ZAHAatgnkZcuW6dlnnw1ZVlZWpjFjxqhTp07Kzc3VxIkTlZOTo9zc3OA28+bN0/LlyzVjxgytWLFCfr9f48aNk8fjOcsd1E+Mu/ZGE5yyBgCczPIrde3fv1+PPvqo8vPzddFFF4Wse+211xQTE6Nf/epXcrvd6tKli3bv3q0FCxZoxIgR8ng8Wrx4saZMmaJBgwZJkp555hllZ2fr/fff17Bhw85+Q9+BETIA4HQsHyF/9dVXiomJ0VtvvaWePXuGrCssLFTfvn3ldp943dC/f3/t2rVLBw4c0KZNm3Ts2DENGDAguD4pKUlpaWkqKCg4az2cCWZZAwBOx/IR8uDBgzV48ODTrisuLlZqamrIsg4dOkiS9u3bp+LiYklSx44dT9kmsC5cbnf4r1Vcx0fBLpdTTqck4wiuizt+KU2P1y85ToyYm5qTe4xW0d5jtPcn0WO0aA49SjYI5G9TVVWl2NjYkGVxcXGSpOrqalVWVkrSabc5fPhw2I/rdDrUpk2LsPcPSEpKUFyCS8acWOaKOfEXKj4xTq0SY0+zZ9ORlJRgdQmNLtp7jPb+JHqMFtHeo60DOT4+/pTJWdXV1ZKkxMRExcfHS5I8Hk/w+8A2CQnhP3F+v1F5eUXY+7tcTiUlJai8vFLVlT75Twpkr9+v2BinPDV+7Ssul7dN0/wLdnKPPp/f6nIaRbT3GO39SfQYLZp6j/Ud4Nk6kFNSUlRSUhKyLPBzcnKyvF5vcFmnTp1Ctrnkkksa9Nheb8OfdJ/PL79f8p80RPb7jRJi3fLUeHSkwqM2reIa/DhW8vn8Efld2Vm09xjt/Un0GC2ivUdbn5DPysrS+vXr5fOd+IjQ2rVr1blzZ7Vr107dunVTy5YtlZ+fH1xfXl6uoqIiZWVlWVFyvcTH1b4OquKjTwCA42wdyCNGjNDRo0c1bdo0bdu2TStXrtTLL7+sCRMmSKp973jUqFHKycnRhx9+qE2bNum+++5TSkqKhgwZYnH13ywhtnZiVwUzrQEAx9n6lHW7du20cOFCzZw5U8OHD1f79u01depUDR8+PLjNpEmT5PV6NX36dFVVVSkrK0uLFi1STEyMhZV/u4TACJlABgAcZ6tAnjVr1inLMjIy9Oqrr37jPi6XS/fff7/uv//+xiwtogKBzNW6AAABtj5lHa0Cp6y5WhcAIIBAtkBwhEwgAwCOI5AtEJxlXc0pawBALQLZAglxx09ZexghAwBqEcgW4JQ1AKAuAtkCCbEEMgAgFIFsgROnrHkPGQBQi0C2QDwjZABAHQSyBRK5UhcAoA4C2QLxnLIGANRBIFsgMMu6xuuXtwne2xMAEHkEsgUCs6wl7vgEAKhFIFvA6XQoPnA96yoCGQBAIFumRXzt7SGPEcgAABHIlmkRX3va+lhVjcWVAADsgEC2SCKBDAA4CYFskcAp6wpOWQMARCBbpkXC8RFyJSNkAACBfNY5HQ79ae1uJTKpCwBwEgLZAj6/CU7q4pQ1AEAikM86p8Mh6eSPPXHKGgBAIFvmxCxrRsgAAALZMidmWTNCBgAQyJYJzrJmhAwAEIFsmUTeQwYAnIRAtkhglrWnhlswAgAIZMskxLnlOP49p60BAASyRZwOx4mZ1lytCwCaPQLZQolcHAQAcByBbCEmdgEAAghkC7XkFowAgOMIZAtxgwkAQACBbCFuMAEACCCQLdQi4fgImVnWANDsEcgW4gYTAIAAAtlC3GACABBAIFso8B7ysWpGyADQ3BHIZ5nT4Qh+H5xlzXvIANDsEcgWYpY1ACCAQLZQq8RYSdKRihr5/cbiagAAViKQLdS6RawckvzG6PAxj9XlAAAsRCBbIPA+stPpUHysS5JUdqTaypIAABYjkC2WEFf7PnLZkSqLKwEAWIlAttiJQGaEDADNGYFssYQ4TlkDAAhky8XHMkIGABDIlgucsi4lkAGgWSOQLRYI5EMEMgA0awSyxRKOf+yp9Ei1jOHiIADQXBHIFos/PkL2+vw62gjXtP7T2t0RPyYAIPIIZIu5nA4lJdbeZKIxJnb5uCQnADQJBLKF3sv/lyTpnFZxkphpDQDNGYFsocDotW2reEkEMgA0ZwSyDbQ5PkLmo08A0HwRyDYQCGQ++gQAzReBbAMnRsjcYAIAmisC2UKB2zC2PydBkrTvYIWV5QAALEQg20Cn5JZyOGondR06ymlrAGiOCGQbiI9167x2LSRJu/YdsbgaAIAVCGSbuKhjK0nSzn3lFlcCALACgWwTF6UkSZJ2FTNCBoDmiEC2ic4dawN5575ybjIBAM0QgWwxp8Oh9/L/pQs7tJDL6dDRyhodLOfjTwDQ3BDINuDzG8W4XbqgfUtJ4U3s4q5OANC0Ecg20pCJXdzVCQCaNgLZRi658BxJUv7G/fL5/dYWAwA4qwhkCwTeN67rskvaq2VCjErLq/X3rQca5bE5tQ0A9kQgW+R0p5hj3C4N7HWeJOnD9XvP2uMCAKxHINvMVZnny+lwaNO/DmlvyVGrywEAnCUEss20TYpX79RzJUkLVn+liiqvxRUBAM4GAtkigTs9nc4tgy9W6xax2vv1Mf3uj/9QtccX0cflfWQAsB8C2YbatY7Xz2/uqbhYlzbuLtOjv1+nbXsPR+z4vI8MAPZDIFvM6XCcdtT6vZRWuu/mnmrTKk4lZZV6cul6LVj9lb4+VFnvYx+trNHOfeVa/sEWvfjmP5X71+06cLiSS3MCgA25rS4AtQKj1j+t3a0f9v+eJCn1wnM0486++r8Pt+qzfxRr7Vf7ta6oRL1Tz9UVGR11yYVt9OfP9wa3l6S3Pt2pjue2UN4/i/WPHQdPOxpu0ypO6V3aBW9oAQCwXlQEst/v129/+1u9/vrrOnLkiLKysvTII4/owgsvtLq0M3ZygK5Zt0c/6Huh7rwuTf992QXK/esOfbWzVIWbv1bh5q/ldjmUEOfWV7tKVVJWqbyvirXvYEXI8c5pGasO5ySq18Xnavf+I1q/uURlR6o14w+FGpx5gYZf2VmJ8TFnu00AQB1Rccp63rx5Wr58uWbMmKEVK1bI7/dr3Lhx8ng8Vpf2nQKTuwJf3U5n8KIhxpy4kMdFKUn6xS299KuxfXVV5vlqmxQnr8/oSEWNinaV6cDhqmAYtz8nXtcN+J5m3NlXV192oTK6tNPQfp3UtWOShvbtpAvbt5Qx0oef79UvF6zVn/J3M5sbACzW5EfIHo9Hixcv1pQpUzRo0CBJ0jPPPKPs7Gy9//77GjZsmLUFhuHkUXLdU84XdGip0ddcolEmVV8frtI7f9ulGq9ffr/R9zM6auueQ7pxYJfg9hu2HQxeGcwhhxLjYtQvLVldDiVp/ZavVV5Ro9f/sl25H21X545J8vmNupzfWjK119T2+vw695wEebw+lZRWqmVijIwxapEQo7ZJCdp34KhiXE5lprZXUotYtUqIkdvllMMhySHJSDVev2p8fnlqai8HGh/rUsuEGJ3TKk6tEmO+dcY5ADQXTT6QN23apGPHjmnAgAHBZUlJSUpLS1NBQUGTCWSnw6E16/bI6XDIf5pJV+/l/0vX9OukNev2SJL8xsjpcCi5TaKcDoe8fr/S/6ud9uw/cTGRDwv2BMPOGCmQe06HQ+eek6Af9LlQu/Yf0b6Dx7TvYIW2/6f2pha7ikPvNvWvky5QUvINk8qKdpeF1bfL6VDrlrFq0zJOrVvGKdbtlMvlkNvllNPpkDG1xde+Ljn+9fivJy7GpYR4lxJi3YqPcysh1qX4OLcS49xyHd/Xb4yMMTJGWltUrKxuyfIbI7/fHP8qGWNClvn8tdtLUmJirGo8XrldTsW6j/+JcQVfdDidDjkcDjkdtb9Xh9NRe9rppNcYjpN++LbXHo46Kx0hxwhdGLKlQ6csM3W+OfHzib9bLpdTxuXSoSPV8npPXDu97qQ/EzxG6MECW9U99jc9tjn+u/X6/PL6jLxev7x+v/z+2r8HTqdDruN/nHW+nvjeKZfT8a2/x5O53U45Y9wqP+aR11fP68M35pzHetR9pi9PAz0eqfAEn8fvbKEePX73Mb59i+/a/0zmlrpcDvmdTh0qr5LPd/zvWQMnp37X7m63U61bxDboMc6UwzTxKbfvv/++7r33Xm3YsEHx8fHB5T/72c9UVVWl+fPnn/ExzfH/nMNV+x+1U36/P6xTwUZSYpxbldXe4PcV1d7gsrrbOk7a55u2+67HOlZZI58xMv7a/3hj3E55vUZyHP8PwnHiP4q4GJeqanyKdbtU7fHKmNp9HA6HfD4jh0MK/Pocx4tznvSfqDEKhh8A2FXLhBglxDV83Opy1e/d4SY/Qq6srB2xxcaGvpKJi4vT4cPhfXbX4XDI5Wr4aVSn06mWieG/wjp531bHv/+u49V3u7qSWsad0fYJxyeCtUhgQhgAREKTn9QVGBXXncBVXV2thIQEK0oCAOCMNflA7tixoySppKQkZHlJSYmSk5OtKAkAgDPW5AO5W7duatmypfLz84PLysvLVVRUpKysLAsrAwCg/pr8e8ixsbEaNWqUcnJy1LZtW51//vl6+umnlZKSoiFDhlhdHgAA9dLkA1mSJk2aJK/Xq+nTp6uqqkpZWVlatGiRYmKYcAQAaBqa/MeeAACIBk3+PWQAAKIBgQwAgA0QyAAA2ACBDACADRDIAADYAIEMAIANEMgAANgAgRxhfr9fzz//vLKzs9WrVy/ddddd2rNnj9VlnWL+/PkaPXp0yLKNGzdq1KhR6tWrlwYPHqwlS5aErK9Pb5E4RkMcOnRIjzzyiK688kr17t1bt956qwoLC4Pr8/LydOONN6pnz54aOnSo3nnnnZD9q6ur9fjjj2vAgAHKzMzUL37xC5WWloZsE4ljNMTBgwd1//33q3///srMzNT48eO1ffv24PpoeB4Ddu7cqczMTK1cuTKq+tu/f78uueSSU/4E+oyGHiVp1apVuvbaa5Wenq7rrrtOf/rTn4Lr9u7dqwkTJqh379664oor9Oyzz8rn84Xsv2zZMv33f/+3MjIydNttt6moqChkfSSOYSsGETV37lzTr18/85e//MVs3LjRjB071gwZMsRUV1dbXVrQ0qVLTbdu3cyoUaOCy0pLS02/fv3MQw89ZLZt22beeOMNk56ebt54443gNt/VWySO0VBjxowxw4YNMwUFBWbHjh3m8ccfNxkZGWb79u1m27ZtJj093cyZM8ds27bNLFy40KSlpZm//e1vwf0ffPBBc/XVV5uCggKzYcMG8+Mf/9iMHDkyuD4Sx2ioW265xdx8881mw4YNZtu2bebee+81V1xxhamoqIia59EYYzwej7nxxhtNamqqyc3NjVhtdujvo48+Munp6Wb//v2mpKQk+KeysjJqely1apVJS0szS5cuNbt37zbz5s0z3bp1M59//rnxeDxmyJAhZvz48Wbz5s1mzZo1pm/fvua5554L7r9y5UqTkZFh3nzzTbN161Zz//33m759+5qDBw8aY0xEjmE3BHIEVVdXm8zMTLNs2bLgssOHD5uMjAyzevVqCyurVVxcbCZMmGB69eplhg4dGhLIL774orniiitMTU1NcNns2bPNkCFDjDH16y0Sx2iIXbt2mdTUVFNYWBhc5vf7zdVXX22effZZ8/DDD5ubbropZJ/JkyebsWPHBn8/3bp1Mx999FFw/Y4dO0xqaqr5/PPPjTEmIsdoiEOHDpnJkyebzZs3B5dt3LjRpKammg0bNkTF83jyY95+++0hgRwt/S1YsMBcf/31p10XDT36/X5z1VVXmVmzZoUsHzt2rHnxxRfN6tWrTY8ePcyhQ4eC61asWGF69+4dfEEwZMgQ89RTTwXX19TUmIEDB5oXX3zRGGMicgy74ZR1BG3atEnHjh3TgAEDgsuSkpKUlpamgoICCyur9dVXXykmJkZvvfWWevbsGbKusLBQffv2ldt94vLm/fv3165du3TgwIF69RaJYzREmzZttGDBAqWnpweXORwOORwOlZeXq7CwMOSxA/WtX79exhitX78+uCygc+fOSk5ODumxocdoiNatW2v27NlKTU2VJJWWlurll19WSkqKunbtGhXPoyQVFBTo1Vdf1axZs0KWR0t/mzdvVpcuXU67Lhp63Llzp/7973/r+uuvD1m+aNEiTZgwQYWFherevbtat24dUt/Ro0e1ceNGHTx4ULt27Qqpz+12q0+fPiE9NvQYdkMgR1BxcbGkE/doDujQoUNwnZUGDx6suXPn6sILLzxlXXFxsVJSUkKWdejQQZK0b9++evUWiWM0RFJSkgYOHKjY2Njgsvfee0+7d+9Wdnb2N9ZXWVmpsrIy7d+/X23atFFcXNwZ93gmx4iUhx9+WAMGDNA777yjmTNnKjExMSqex/Lyck2dOlXTp08/5TGioT9J2rJli0pLSzVy5EhdfvnluvXWW/Xxxx9HrD6re9y5c6ckqaKiQnfeeacGDBigm2++WX/+85+jpsfGQCBHUGVlpSSFBIIkxcXFqbq62oqS6q2qquq0dUu1k5Tq01skjhFJn3/+uR566CENGTJEgwYNOm19gZ89Ho8qKytPWV+3vkgcI1J+8pOfKDc3V8OGDdPEiRP11VdfRcXz+NhjjykzM/OU0VWkarO6P6/Xqx07dujw4cO69957tWDBAvXq1Uvjx49XXl5eVPR49OhRSdIDDzygYcOGafHixfr+97+vu+++O2p6bAxRcftFu4iPj5dU+x9z4Hup9i9HQkKCVWXVS3x8vDweT8iywF/axMTEevUWiWNEygcffKApU6aod+/eysnJkVT7D7FufYGfExISTlt/3foicYxI6dq1qyRp5syZ2rBhg5YuXdrkn8dVq1apsLBQq1evPu36pt6fVHvaND8/Xy6XK3j8Hj16aOvWrVq0aFFU9Bi49e2dd96p4cOHS5IuvfRSFRUV6fe///0Z1Vd3m3B6/KZj2A0j5AgKnBopKSkJWV5SUqLk5GQrSqq3lJSU09YtScnJyfXqLRLHiISlS5fq3nvv1VVXXaUXX3wx+Kq5Y8eOp33sxMREtWrVSikpKTp06NAp/4BPri8Sx2iI0tJSvfPOO/J6vcFlTqdTXbt2VUlJSZN/HnNzc3Xw4EENGjRImZmZyszMlCQ9+uijGjduXJPvL6BFixYhQShJF198sfbv3x8VPQaOEZjrENC1a1ft3bs3KnpsDARyBHXr1k0tW7ZUfn5+cFl5ebmKioqUlZVlYWXfLSsrS+vXrw/5DN/atWvVuXNntWvXrl69ReIYDbV8+XLNmDFDI0eO1Jw5c0JOV/Xp00fr1q0L2X7t2rXq3bu3nE6nLrvsMvn9/uDELKn2vbD9+/cH64vEMRriwIEDmjx5svLy8oLLampqVFRUpC5dujT55zEnJ0fvvvuuVq1aFfwjSZMmTdLMmTObfH+StHXrVvXu3Tvk+JL0z3/+U127do2KHrt3764WLVpow4YNIcu3bNmiTp06KSsrS0VFRcFT24H6WrRooW7duqldu3bq3LlzSH1er1eFhYUhPTb0GLZj9TTvaDNnzhzTt29f88EHH4R8ts/j8VhdWogHHngg5GNPBw4cMFlZWeaBBx4wW7duNbm5uSY9Pd2sXLkyuM139RaJYzTEjh07TPfu3c3EiRNDPttZUlJiysvLzZYtW0z37t3N008/bbZt22YWLVp0ymeIJ0+ebAYPHmzWrl0b/Azxyb+nSByjocaNG2eGDBli1q1bZzZv3mwmT55ssrKyzL///e+oeB7rOvljT9HQn8/nMyNGjDDXXnutKSgoMNu2bTNPPvmk6dGjh9m8eXNU9GiMMb/73e9MZmamWb16dcjnkNeuXWuqqqrM1Vdfbe68806zcePG4GeI586dG9z/1VdfNRkZGWblypXBzxD369cv+BniSBzDbgjkCPN6veapp54y/fv3N7169TJ33XWX2bNnj9VlnaJuIBtjzIYNG8z//M//mB49epirrrrKvPLKKyHr69NbJI4RrhdeeMGkpqae9s8DDzxgjDHmr3/9qxk2bJjp0aOHGTp0qHnnnXdCjnHs2DEzbdo006dPH9OnTx8zefJkU1paGrJNJI7REOXl5ebRRx813//+901GRoYZO3as2bJlS3B9U38e6zo5kKOlv6+//to8+OCD5vvf/75JT083t9xyiykoKIiqHo0xZvHixWbw4MGme/fu5oYbbjBr1qwJrtu1a5cZM2aMSU9PN1dccYV59tlnjc/nC9l/4cKF5sorrzQZGRnmtttuM0VFRSHrI3EMO3EYY4zVo3QAAJo73kMGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQATQaXTUA0I5AB1MvgwYP14IMPWvLYgXskFxYWBpeNHj1ao0ePtqQeoDEQyABsb+PGjXrzzTfl9/utLgVoNAQyAAA2QCADNjZ48GA9+eST+slPfqKMjAxNmzZNmzZt0j333KP+/fure/fuys7O1hNPPKGqqir5/X71799fTzzxRPAYHo9HPXv21G233RZy7B/96Ed65JFHwq6turpaTz31lAYOHKgePXro+uuv17vvvntK/c8//7x+85vf6PLLL1dGRobuvPNO7dq1K2S7P/7xj7r22muVnp6uG264QXl5eUpLS9PKlSuVn5+v22+/XZJ0++23h5ymNsbopZde0qBBg5SRkaFbbrlFX375Zdg9AVYikAGbW7ZsmdLT0zVv3jzddNNNGjlypCorKzVr1iy99NJLuu666/TKK69oyZIlcjqdys7ODrlf8hdffKGqqir94x//UHV1taTam7Rv2rRJgwYNCqsmY4wmTpyoFStWaMyYMXrhhReUmZmp++67L3gP44AlS5Zox44d+vWvf60nnnhC//znP/XAAw8E169atUoPPvigevfurXnz5umaa67R3XffHbyXb/fu3YMvHB555BE9+uijwX3Xr1+vNWvW6OGHH9bTTz+tkpIS/fSnP5XX6w2rL8BKbqsLAPDtzjvvPE2ZMkWS9Omnn+rSSy/Vc889p5YtW0qSLr/8cn322WfKz8/X+PHjNWjQIL311lsqKSlRhw4dlJeXp+7du+urr77S3//+d/Xr10+ffPKJ4uPjdfnll4dV09/+9jd98skneuaZZ3TttddKkrKzs1VZWamcnBwNGzZMbnftfy9JSUmaN2+eXC6XJOlf//qX5s6dq7KyMrVp00bPPfecrrrqquCoPjs7WzExMZo9e7YkqWXLlurataskqWvXrsHvJSk2NlYLFizQOeecI6l28tf06dO1bds2devWLazeAKswQgZs7tJLLw1+f8UVV2jp0qWKi4vTtm3b9OGHH+qFF15QaWmpPB5PcBuXy6W//e1vkqS1a9dq6NChuuiii1RQUCBJ+vjjj9W/f3/Fx8eHVVNeXp4cDocGDhwor9cb/DN48GB9/fXX2rp1a3Db9PT0YBhLUkpKiiSpsrJSu3fv1n/+8x8NHTo05PjXXXddvero2rVrMIwl6YILLpAkHTlyJKy+ACsxQgZsLjExMfi93+/XnDlztGzZMlVUVKhjx47KyMhQXFxccJvWrVsrMzNTeXl5uvrqq/WPf/xDDz74oPbs2aN169bJ5/MpLy9PkydPDrumQ4cOyRij3r17n3Z9SUlJ8IVEQkJCyDqn0xnspbS0VJLUrl27kG3OPffcetVx8u+m7rGBpoZABpqQBQsW6OWXX9bjjz+uIUOGqFWrVpKkm266KWS7gQMHaunSpSosLFRsbKx69OihvXv36q233tK6det0+PBhXXXVVWHX0apVKyUmJmrJkiWnXf+9732vXscJjJYPHjwYsrzuz0BzwClroAlZv369unbtqhEjRgTDeP/+/dqyZUvIqHDQoEHav3+/Xn/9dfXu3Vtut1v9+vVTVVWV5s6dq7S0NCUnJ4ddR9++fVVRUSFjjNLT04N/tmzZot/97nf1nlSVkpKiTp06ac2aNSHL33///ZCfTz7lDUQrAhloQjIyMrR582YtWLBA69at0+uvv66RI0fK4/GosrIyuF1qaqrOO+88ffDBB+rXr58kqX379urSpYvWr18f9uzqgIEDByorK0t33323li9frvz8fL300kt67LHH5HQ61bZt23odx+FwaNKkSfrggw/06KOP6tNPP9XChQv13HPPSTpxCjrw4uOjjz7Spk2bGlQ7YFecsgaakAkTJqisrExLlizR7373O3Xs2FE/+tGP5HA4NH/+fJWXlyspKUlSbWj+3//9n/r27Rvcv1+/ftq+fXuDTldLtUG5YMECPffcc5o/f74OHjyo5ORkjRkzRhMnTjyjY11//fWqqKjQokWLlJubq4svvljTpk3TtGnTgu8RX3zxxRo2bJiWLVumTz75RG+//XaD6gfsyGG4WjsAC7399ttKS0vTf/3XfwWXffTRR5owYYLefPNNPr6EZoNABpoxY0zwAhzfxuVyyeFwNEoN48eP1/bt2/Xzn/9cHTt21O7du/X888+rU6dOeuWVVxrlMQE7IpCBZmzlypV66KGHvnO7JUuWBN+LjrSysjLNnj1bH3/8sUpLS3Xuuefqmmuu0aRJk9SiRYtGeUzAjghkoBkrKyvT3r17v3O7zp07B68MBqBxEMgAANgAH3sCAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAG/j8JTzJKwvCF9gAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 500x500 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "sns.displot(products_df[\"raw_length\"], kde=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "Index: 3938 entries, 0 to 4126\n",
      "Data columns (total 3 columns):\n",
      " #   Column      Non-Null Count  Dtype \n",
      "---  ------      --------------  ----- \n",
      " 0   id          3938 non-null   object\n",
      " 1   raw_data    3938 non-null   object\n",
      " 2   raw_length  3938 non-null   int64 \n",
      "dtypes: int64(1), object(2)\n",
      "memory usage: 123.1+ KB\n"
     ]
    }
   ],
   "source": [
    "products_df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "# sort products by raw data length\n",
    "products_df = products_df.sort_values(by=\"raw_length\", ascending=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "client = OpenAIClient()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "LAN Data Sheet LAN SuperSpeed USB Gen Ethernet Controller Highlights Single Chip SuperSpeed SS USB Gen Ethernet Controller Integrated Gigabit PHY HP AutoMDIX Integrated Ethernet MAC FullDuplex Support Integrated USB Gen SS Device Con troller PHY Low Power Consumption Compliant Energy Efficient Ethernet IEEE az Wake LAN support WoL Configuration via One Time Programmable OTP Memory NetDetach provides automatic USB attachdetach Ethernet cable connectedremoved Target Applications Automotive Infotainment NotebookTablet Docking Stations Detachable Laptops USB Port Replicators Standalone USB Ethernet Dongles Embedded Systems CE Devices SetTop Boxes Video Recorders Test Instrumentation Industrial System Considerations Power IOs Multiple power management features GPIOs Supports bus selfpowered operation Variable voltage IO supply VV Software Support Windows drivers Microsoft Certified Linux driver OS X macOS driver uBoot support UEFI support PXE support FreeBSD support Windows OTPEEPROM programming testing utility Packaging RoHS compliant pin SQFN x mm RoHS compliant pin SQFN x mm Environmental Commercial temperature range C C Industrial temperature range C C Key Benefits USB Gen Device Controller Supports SS Gbps HS Mbps FS Mbps modes Four endpoints supported Supports vendor specific commands Remote wakeup supported Ethernet Controller Compliant IEEEuabaz BASETBASETXBASET support Full halfduplex capability fullduplex operation Mbps Controller Modes Microsoft AOAC support Always On Always Connected Supports Microsoft NDIS large send offload Fullduplex flow control Loopback modes Supports IEEE q VLAN tagging VLAN tag based packet filtering tags Flexible address filtering modes exact matches unicast multicast bit hash filter multicast frames Pass multicast Promiscuous unicastmulticast modes Inverse filtering Pass incoming status report Supports various statistical counters PME pin support Integrated Ethernet PHY Autonegotiation Automatic polarity detection correction Link status change wakeup detection Low EMI drivers integrated line side termination resistor Frame Features Supports wakeup frame patterns Preamble generation removal Automatic bit CRC generation checking KB jumbo frame support Automatic payload padding pad removal Supports RxTx checksum offloads IPv IPv TCP UDP IGMP ICMP Ability add strip IEEE q VLAN tags Microchip Technology Inc DSGpage LAN TO OUR VALUED CUSTOMERS It intention provide valued customers best documentation possible ensure successful use Microchip products To end continue improve publications better suit needs Our publications refined enhanced new volumes updates introduced If questions comments regarding publication please contact Marketing Communications Department via Email docerrorsmicrochipcom We welcome feedback Most Current Data Sheet To obtain uptodate version data sheet please register Worldwide Web site httpwwwmicrochipcom You determine version data sheet examining literature number found bottom outside corner page The last character literature number version number eg DSA version A document DS Errata An errata sheet describing minor operational differences data sheet recommended workarounds may exist cur rent devices As devicedocumentation issues become known us publish errata sheet The errata specify revision silicon revision document applies To determine errata sheet exists particular device please check one following Microchips Worldwide Web site httpwwwmicrochipcom Your local Microchip sales office see last page When contacting sales office please specify device revision silicon data sheet include literature number using Customer Notification System Register web site wwwmicrochipcom receive current information products DSGpage Microchip Technology Inc mailtodocerrorsmicrochipcom httpwwwmicrochipcom httpwwwmicrochipcom Microchip Technology Inc DSGpage LAN Table Contents Preface Introduction Pin Descriptions Configuration Power Connections USB Device Controller FIFO Controller FCT Receive Filtering Engine RFE Ethernet MAC Gigabit Ethernet PHY GPHY EEPROM Controller EEP One Time Programmable OTP Memory Resets Clocks Power Management CPM Power Management Event PME Operation Register Descriptions Operational Characteristics Package Information Data Sheet Revision History LAN PREFACE General Terms TABLE GENERAL TERMS Term Description BASET Mbps Ethernet IEEE compliant BASETX Mbps Fast Ethernet IEEEu compliant BASET Mbps Fast Ethernet IEEEab compliant ADC AnalogtoDigital Converter AFE Analog Front End ALR Address Logic Resolution AN AutoNegotiation AOAC Always Always Connected ARP Address Resolution Protocol BELT Best Effort Latency Tolerance BLW Baseline Wander Byte bits CPM Clocks Power Management CSMACD Carrier Sense Multiple AccessCollision Detect CSR Control Status Registers CTR Counter DA Destination Address DWORD bits EC Embedded Controller EEE Energy Efficient Ethernet EP USB Endpoint EPC EEPROM Controller FCS Frame Check Sequence The extra checksum characters added end Ethernet frame used error detection correction FCT FIFO Controller FIFO First In First Out buffer FS Full Speed FSM Finite State Machine FW Firmware GMII Gigabit Media Independent Interface GPIO General Purpose IO GPHY Gigabit Ethernet Physical Layer Host External system Includes processor application software etc HS High Speed HW Hardware Refers function implemented digital logic IGMP Internet Group Management Protocol Inbound Refers data input device host LDO Linear DropOut Regulator LevelTriggered Sticky Bit This type status bit set whenever condition represents asserted The bit remains set condition longer true status bit cleared writ ing zero DSGpage Microchip Technology Inc LAN LFPS Low Frequency Periodic Signal LFSR Linear Feedback Shift Register LPM Link Power Management lsb Least Significant Bit LSB Least Significant Byte LTM Latency Tolerance Messaging MAC Media Access Controller MDI Medium Dependent Interface MDIX Media Dependent Interface Crossover MEF Multiple Ethernet Frames MII Media Independent Interface MIIM Media Independent Interface Management MIL MAC Interface Layer MLD Multicast Listening Discovery MLT MultiLevel Transmission Encoding Levels A trilevel encoding method change logic level represents code bit logic output remaining level represents code bit msb Most Significant Bit MSB Most Significant Byte NRZI Non Return Zero Inverted This encoding method inverts signal leaves signal unchanged NA Not Applicable NC No Connect OTP One Time Programmable OUI Organizationally Unique Identifier Outbound Refers data output device host PCS Physical Coding Sublayer PHY Physical Layer PISO Parallel In Serial Out PLL Phase Locked Loop PMD Physical Medium Dependent PME Power Management Event PMIC Power Management IC POR Power Reset PTP Precision Time Protocol QWORD bits RESERVED Refers reserved bit field address Unless otherwise noted reserved bits must always zero write operations Unless otherwise noted values guaran teed reading reserved bits Unless otherwise noted read write reserved addresses RFE Receive Filtering Engine RGMII Reduced Gigabit Media Independent Interface RMON Remote Monitoring RMII Reduced Media Independent Interface RST Reset RTC RealTime Clock TABLE GENERAL TERMS CONTINUED Term Description Microchip Technology Inc DSGpage LAN SA Source Address SCSR System Control Status Registers SEF Single Ethernet Frame SFD Start Frame Delimiter The bit value indicating end preamble Ethernet frame SIPO Serial In Parallel Out SMI Serial Management Interface SMNP Simple Network Management Protocol SQE Signal Quality Error also known heartbeat SS SuperSpeed SSD Start Stream Delimiter TMII Turbo Media Independent Interface UDP User Datagram Protocol A connectionless protocol run top IP networks URX USB BulkOut Receiver USB Universal Serial Bus UTX USB BulkIn Transmitter UUID Universally Unique IDentifier VSM Vendor Specific Messaging WORD bits ZLP Zero Length USB Packet TABLE GENERAL TERMS CONTINUED Term Description DSGpage Microchip Technology Inc LAN Buffer Types TABLE BUFFER TYPES Buffer Type Description VIS Variable voltage Schmitttriggered input O Output mA sink mA source OD Opendrain output mA sink O Output mA sink mA source OD Opendrain output mA sink PU A typical internal pullup Unless otherwise noted pin description internal pull ups always enabled Note Internal pullup resistors prevent unconnected inputs floating Do rely internal resistors drive signals external device When connected load must pulled high external resistor must added PD A typical internal pulldown Unless otherwise noted pin description internal pulldowns always enabled Note Internal pulldown resistors prevent unconnected inputs floating Do rely internal resistors drive signals external device When connected load must pulled low external resistor must added AI Analog Input AIO Analog bidirectional ICLK Crystal oscillator input pin OCLK Crystal oscillator output pin P Power pin Microchip Technology Inc DSGpage LAN Register Nomenclature TABLE REGISTER NOMENCLATURE Register Bit Type Notation Register Bit Description R Read A register bit attribute read W Write A register bit attribute written RO Read Read Writes effect RS Read Set This bit set read RC Read Clear Contents cleared read Writes effect WO Write If register bit writeonly reads return unspecified data WC Write One Clear Writing one clears value Writing zero effect WAC Write Anything Clear Writing anything clears value LL Latch Low Clear read register LH Latch High Clear read register SC SelfClearing Contents selfcleared set Writes zero effect Contents read SS SelfSetting Contents selfsetting cleared Writes one effect Contents read ROLH Read Only Latch High This mode used Ethernet PHY registers Bits attribute stay high bit read After read bit remain high change low condition caused bit go high removed If bit read bit remain high regardless change high condi tion NALR Not Affected Lite Reset The state NASR bits change assertion lite reset NASR Not Affected Software Reset The state NASR bits change assertion software reset RESERVED Reserved Field Reserved fields must written zeros unless otherwise indi cated ensure future compatibility The value reserved bits guaranteed read DSGpage Microchip Technology Inc Microchip Technology Inc DSGpage LAN INTRODUCTION General Description The LAN high performance SuperSpeed USB Gen Ethernet controller integrated Ethernet PHY With applications ranging notebooktablet docking stations settop boxes PVRs USB port replicators USB Ethernet dongles embedded systems test instrumentation LAN high performance cost effective USB Ethernet connectivity solution The LAN contains integrated Ethernet MAC PHY Filtering Engine USB PHY SuperSpeed USB Gen device controller EEPROM controller FIFO controller internal packet buffering The internal USB Gen device controller USB PHY compliant USB Gen SuperSpeed stan dard The LAN implements Control Interrupt Bulkin Bulkout USB Endpoints The Ethernet controller supports autonegotiation autopolarity correction HP AutoMDIX compliant IEEE IEEE u IEEE ab az Energy Efficient Ethernet standards ARP NS offload also supported Multiple power management features provided including Energy Efficient Ethernet IEEE az support Mic rosofts Always On Always Connected AOAC Magic Packet Wake On LAN Link Status Change wake events Wake events programmed initiate USB remote wakeup Up different AOAC wakeup frame patterns supported along Microsofts WPD Whole Packet Detection An internal EEPROM controller exists load various USB Ethernet configuration parameters For EEPROMless applications LAN provides K Bytes OTP memory used preload configuration data enumeration The LAN available commercial industrial temperature range versions An internal block diagram LAN shown Figure FIGURE INTERNAL BLOCK DIAGRAM EEPROM Controller USB Gen Device Controller SRAM Ethernet PHY Ethernet MAC FIFO Controller USB PHY LAN Ethernet EEPROM USB OTP LAN PIN DESCRIPTIONS AND CONFIGURATION Pin Assignments FIGURE PIN ASSIGNMENTS TOP VIEW e Note Exposed pad VSS bottom package must connected ground via field VDDA TRN TRP TRN VDDA TRP TRN VDDA V D D C O R E X O LAN SQFN Top Vie w Connect exposed pad ground via field VSS U S B R B IA S V D D A USBTXDM TRP VDDA TRN TRP E E D I G P IO E E C S G P IO V B U S D E T USBDP VDDA USBDM USBTXDP VDDA VDDVARIO X I V D D A E E D O L E D G P IO V D D R E G I N R E F R E X T V D D R E G O U T R E F F IL T V D D S W O U T V D D S W F B V D D S W I N V D D V A R IO P M E M O D E G P IO S U SP E N D N L E D G P IO P M E N G P IO E E C L K L E D G P IO V D D V A R IO V D D C O R E LEDGPIO RESETNPMECLEAR TEST USBRXDP USBRXDM DSGpage Microchip Technology Inc LAN Note When N used end signal name indicates signal active low For example RESETN indicates reset signal active low The buffer type signal indicated Buffer Type column pin description tables Sec tion Pin Descriptions A description buffer types provided Section Buffer Types TABLE PIN ASSIGNMENTS Pin Number Pin Name Pin Number Pin Name TRP VDDA TRN USBDP VDDA USBDM TRP USBTXDP TRN USBTXDM VDDA VDDA TRP USBRXDP TRN USBRXDM VDDA LEDGPIO TRP TEST TRN RESETNPMECLEAR VDDA VDDVARIO VDDSWOUT USBRBIAS VDDSWIN VDDA VDDSWFB VDDVARIO EECSGPIO XI EEDIGPIO XO EEDOLEDGPIO VDDCORE EECLKLEDGPIO PMEMODEGPIO VDDVARIO VDDA VDDCORE VDDREGOUT PMENGPIO VDDREGIN VBUSDET REFREXT SUSPENDNLEDGPIO REFFILT Exposed Pad VSS must connected ground Microchip Technology Inc DSGpage LAN Pin Descriptions TABLE PIN DESCRIPTIONS Name Symbol Buffer Type Description Gigabit Ethernet Pins Ethernet TXRX Positive Channel TRP AIO TransmitReceive Positive Channel Ethernet TXRX Negative Channel TRN AIO TransmitReceive Negative Channel Ethernet TXRX Positive Channel TRP AIO TransmitReceive Positive Channel Ethernet TXRX Negative Channel TRN AIO TransmitReceive Negative Channel Ethernet TXRX Positive Channel TRP AIO TransmitReceive Positive Channel Ethernet TXRX Negative Channel TRN AIO TransmitReceive Negative Channel Ethernet TXRX Positive Channel TRP AIO TransmitReceive Positive Channel Ethernet TXRX Negative Channel TRN AIO TransmitReceive Negative Channel External PHY Reference Filter REFFILT AI External PHY Reference Filter Connect external uF capacitor ground External PHY Reference Resistor REFREXT AI External PHY Reference Resistor Connect external K resistor ground USB Pins USB Gen DPLUS TX USBTXDP AIO SuperSpeed USB transmit data plus USB Gen DMINUS TX USBTXDM AIO SuperSpeed USB transmit data minus USB Gen DPLUS RX USBRXDP AIO SuperSpeed USB receive data plus USB Gen DMINUS RX USBRXDM AIO SuperSpeed USB receive data minus USB DPLUS USBDP AIO HiSpeed USB data plus USB DMINUS USBDM AIO HiSpeed USB Speed data minus External USB Bias Resistor USBRBIAS AI Used setting HS transmit current level onchip termi nation impedance Connect external K resistor ground Miscellaneous Pins Detect Upstream VBUS Power VBUSDET VIS PD Detects state upstream bus power For bus powered operation pin must tied VDDA Refer Section Power Connections additional information PME PMEN OOD This pin used signal PME PME mode oper ation effect DSGpage Microchip Technology Inc LAN PME Mode Select PMEMODE VIS This pin serves PME mode selection input PME mode operation effect PME Clear PMECLEAR VIS This pin may serves PME clear input PME mode operation effect USB Suspend SUSPENDN O This pin asserted device one suspend states defined Section Suspend States This pin may configured place external switcher low power state device SUSPEND General Purpose IO GPIO VISO OD PU These general purpose IO pins fully programmable either pushpull output opendrain output Schmitttriggered input A programmable pullup may option ally enabled Indicator LEDs LED OD These LEDs configured indicate Ethernet link activity duplex collision Refer Section LED Interface page additional information System Reset RESETN VIS System reset This pin active low If signal unused must pulledup VDD Test Pin TEST VIS Test pin This pin used internal purposes must connected ground proper operation EEPROM EEPROM Chip Select EECS O This pin drives chip select output external EEPROM EEPROM Data In EEDI VIS This pin driven EEDO output external EEPROM EEPROM Data Out EEDO O This pin drives EEDI input external EEPROM EEPROM Clock EECLK O This pin drives EEPROM clock external EEPROM Clock Interface Crystal Input XI ICLK External MHz crystal input Note This pin also driven singleended clock oscillator When method used XO left unconnected Crystal Output XO OCLK External MHz crystal output IO Power pins Core Power Pins Ground Pad Variable IO Power Supply Input VDDVARIO P V V variable supply IOs Refer Section Power Connections page connection information V Analog Power Supply Input VDDA P V analog power supply USB AFE Refer Section Power Connections page connection information V Analog Power Supply Input VDDA P V analog power supply input Gigabit Ethernet PHY Refer Section Power Connections page connection information TABLE PIN DESCRIPTIONS CONTINUED Name Symbol Buffer Type Description Microchip Technology Inc DSGpage LAN V Ethernet Port Power Supply Input VDDA P V analog power supply input USB PLLAFE Refer Section Power Connections page connection information V Digital Core Power Supply Input VDDCORE P V digital core power supply input Refer Section Power Connections page connection information V LDO Input Voltage VDDREGIN P V power supply input integrated LDO Refer Section Power Connections page connection information V LDO Output VDDREGOUT P V power supply output integrated LDO This used supply power Gigabit Ethernet PHY AFE Refer Section Power Connections page connection information Switcher Input Voltage VDDSWIN P V input voltage switching regulator Refer Section Power Connections page connection information Switcher Feedback VDDSWFB P Feedback pin integrated switching regulator Refer Section Power Connections page connection information Note To disable switcher tie pin VDDSWIN V Switcher Output Voltage VDDSWOUT P V power supply output voltage switching regulator Refer Section Power Connections page connection information Ground VSS P Common Ground TABLE PIN DESCRIPTIONS CONTINUED Name Symbol Buffer Type Description DSGpage Microchip Technology Inc Microchip Technology Inc DSGpage LAN POWER CONNECTIONS Figure illustrates device power connections typical application Refer device reference schematic additional information Refer Section Pin Descriptions Configuration page additional pin informa tion FIGURE POWER CONNECTION DIAGRAM Note For V IO operation VDDVARIO V supplies may connected together To disable internal switcher tie VDDSWFB pin V ensure VDD rails connected external V supply V V VDDCORE USB PLLAFE VSS exposed pad Note Bypass bulk caps needed PCB VDDVARIO VDDVARIO VDDVARIO VDDCORE V IN V OUT V Switching Regulator feedback IO Pads V Core Logic uH uF uF VDDA VDDA USB Common Block V VDDA VDDSWIN VDDSWOUT VDDSWFB Gigabit Ethernet PHY VDDA VDDA VDDA VDDA VDDA V IN V OUT V LDO Regulator VDDREGIN VDDREGOUT kOhm REFREXT REFFILT uF kOhm USBRBIAS LAN USB DEVICE CONTROLLER Overview The USB functionality consists five major parts The USB PHY UDC USB Device Controller URX USB Bulk Out Receiver UTX USB Bulk In Transmitter CTL USB Control Block The UDC configured support one configuration one interface one alternate setting four endpoints Streams supported device The URX UTX implement BulkOut BulkIn endpoints respectively The CTL manages Control Interrupt endpoints Each USB Controller endpoint unidirectional even numbered endpoints handling OUT host actually RX device direction odd numbered endpoints handling IN host actually TX device direction The UDC endpoint numbers start increment Endpoint numbers skipped fixed mapping USB endpoint numbers The corresponding USB endpoint obtained dividing UDC endpoint number rounding For example single directional endpoint indicates USB OUT endpoint single directional end point corresponds USB IN endpoint The mapping devices USB endpoints UDC endpoints shown Table As seen one IN two OUT endpoints UDC utilized Control Endpoint The Control endpoint handled CTL USB Control module The CTL module responsible handling stan dard USB requests well USB vendor commands The UDC handle USB commands These commands passed CTL completion USB STANDARD COMMAND PROCESSING This section lists supported USB standard device requests The basic format device request shown section USB Gen specifications standard device requests described section Valid values parameters given Per USB specifications unsupported invalid request made USB device device responds return ing STALL Data Status stage request Receipt unsupported invalid request NOT cause optional Halt feature control pipe set For request supported USB specifications provide details device behavior various configu ration states conditions return Request Error Some requests affect state hardware Table USB Gen specification lists events affect various parameters In order implement Get Descriptor command CTL manages x Descriptor RAM The RAMs contents initialized via EEPROM OTP system reset occurs The Descriptor RAM may also programmed device driver support EEPROMLess mode TABLE DEVICE TO UDC ENDPOINT MAPPING Endpoint Function USB EP Number Control OUT Control IN unused NA Bulk IN Bulk OUT unused NA unused NA Interrupt IN DSGpage Microchip Technology Inc LAN When UDC decodes Get Descriptor command pass pointer CTL The CTL uses pointer deter mine command fill Clear Feature This request varies USB HS FS USB Gen SS modes USB bmRequestType h device h interfaces h endpoints wValue Specifies feature DeviceRemoteWakeup EndpointHalt wIndex Always device selected specifies interface number always interface selected directionendpoint number h h h endpoint selected A ClearFeatureEndpointHalt request clear USB data toggle specified endpoint USB Gen bmRequestType h device h interfaces h endpoints wValue Specifies feature EndpointHalt endpoints FunctionSuspend interfaces UEnable UEnable LTMEnable wIndex Always device selected specifies interface number always interface selected directionendpoint number h h h endpoint selected A ClearFeatureEndpointHalt request reset USB Gen sequence number specified endpoint Get Configuration All parameters fixed per USB specifications Get Descriptor wValue The high byte selects descriptor type The supported descriptors command Device Con figuration including Interface Endpoint descriptors Endpoint Companion descriptors USB LPMUSB Gen String Device Qualifier HSFS Other Speed Configuration USB BOS USB Gen The low byte selects descriptor index must wIndex Specifies Language ID string descriptors descriptors wLength Specifies number bytes return If descriptor longer wLength field initial bytes descriptor returned If descriptor shorter wLength field device indicates end con trol transfer sending short packet data requested A short packet defined packet shorter maximum payload size zero length data packet Get Interface wIndex Specifies interface always device TABLE STRING DESCRIPTOR INDEX MAPPINGS INDEX STRING NAME Language ID Manufacturer ID Product ID Serial Number Configuration String Interface String Note Direct access Interface Endpoint Endpoint Companion USB LPMUSB Gen descrip tors supported command cause USB stall Access USB Gen descrip tors USB mode access HS FS descriptors USB Gen mode supported command cause USB stall Microchip Technology Inc DSGpage LAN Get Status bmRequestType h device h interfaces h endpoints wIndex Always device selected specifies interface number always interface selected directionendpoint number h h h endpoint selected Set Address wValue Specifies new device address Per USB specification USB device change device address Status stage request completed successfully This difference request requests For requests operation indicated must completed Status stage Set Configuration wValue The lower byte specifies configuration value The device supports one configuration A value places device Configured state value places device Address state The Halt feature reset endpoints upon receipt request valid configuration value The USB data toggle USB Gen sequence numbers endpoints initialized upon receipt request valid configuration value Set Descriptor This optional request supported device responds returning STALL Set Feature This request varies USB HS FS USB Gen SS modes USB bmRequestType h device h interfaces h endpoints wValue Specifies feature DeviceRemoteWakeup device TestMode EndpointHalt wIndex Specifies interface number always interface selected directionendpoint number h h endpoint selected When device selected field always unless device TestMode selected via wValue case upper byte Test Selector lower byte Note In USB Gen SS mode lower byte wIndex used endpoint number The returned data device varies USB FS HS USB Gen SS modes USB Gen mode also returning LTM Enable U Enabled U Enabled Also Remote Wakeup field reserved must return USB Gen SS mode The returned data first interface varies USB FS HS USB Gen SS modes USB Gen SS mode returning Function Remote Wakeup Function Remote Wakeup Capa ble Note Power Method PWRSEL Hardware Configuration Register HWCFG used source SelfPower bit D Note EndpointHalt implemented Endpoint DSGpage Microchip Technology Inc LAN USB Gen bmRequestType h device h interfaces h endpoints wValue Specifies feature EndpointHalt endpoints FunctionSuspend interfaces UEnabe UEnable LTMEnable wIndex When endpoint selected lower byte specifies directionendpoint number h h device selected field always interface lower byte specifies interface always For FunctionSuspend feature upper byte specifies suspend options Bit Low power suspend state bit Function Remote Wake Enable Set Interface wValue Specifies alternate setting must wIndex Specifies interface always Only one interface one setting supported device If command issued interface h device responds Request Error If command issued interface setting h alternative setting h device responds STALL The Halt feature reset endpoints upon receipt request valid interface alternate setting values The USB data toggle USB Gen sequence numbers endpoints initialized upon receipt request valid interface alternate setting values Set Isochronous Delay All parameters fixed per USB Gen specification Although isochronous endpoints device must accept request silently discard Set SEL All parameters fixed per USB Gen specification This command accepted device The U Exit Latency Register ULATENCY U Exit Latency Register ULATENCY updated accordingly SET Select SETSEL USB Status Register USBSTATUS USB Sta tus Interrupt USBSTSINT Interrupt Status Register INTSTS also asserted USBSTSINT asserted Interrupt EP configured Sync Frame There isochronous endpoints device The device respond Stall request USB VENDOR COMMANDS The device implements several vendor specific commands order directly access CSRs efficiently gather sta tistics The memory map utilized address field defined Table Memory Map page Note EndpointHalt implemented Endpoint Note This command supported USB Gen When operating superspeed mode device Stall request Note This command supported USB Gen When operating superspeed mode device Stall command Microchip Technology Inc DSGpage LAN Write Command This command allows Host write memory location Burst writes supported All writes bits Read Command This command allows Host read memory location Burst reads supported All reads return bits Get Statistics Command The Get Statistics Command returns entire contents RX TX statistics counters The statistics counters snapshot fulfilling command request The statistics counters rollover TABLE FORMAT OF WRITE SETUP STAGE Offset Field Value h bmRequestType h h bRequest Ah h wValue h h wIndex Address h wLength h TABLE FORMAT OF WRITE DATA STAGE Offset Field h Register Write Data TABLE FORMAT OF READ SETUP STAGE Offset Field Value h bmRequestType Ch h bRequest Ah h wValue h h wIndex Address h wLength h TABLE FORMAT OF READ DATA STAGE Offset Field h Register Read Data Note TX statistics counters affected frames sent response NSARP requests device suspended Good byte received frame counters count frames delivered Host If Store Bad Frames set FIFO Controller RX FIFO Control Register FCTRXCTL bad frames received counted well The statistics counters cleared reset events including LRST DSGpage Microchip Technology Inc LAN TABLE FORMAT OF GET STATISTICS SETUP STAGE Offset Field Value h bmRequestType Ch h bRequest Ah h wValue h h wIndex h h wLength BCh TABLE FORMAT OF GET STATISTICS DATA STAGE Offset Field h RX FCS Errors h RX Alignment Errors h Rx Fragment Errors Ch RX Jabber Errors h RX Undersize Frame Errors h RX Oversize Frame Errors h RX Dropped Frames Ch RX Unicast Byte Count h RX Broadcast Byte Count h RX Multicast Byte Count h RX Unicast Frames Ch RX Broadcast Frames h RX Multicast Frames h RX Pause Frames h RX Byte Frames Ch RX Byte Frames h RX Byte Frames h RX Bytes Frames h RX Byte Frames Ch RX Byte Frames h RX Greater Byte Frames h EEE RX LPI Transitions h EEE RX LPI Time Ch TX FCS Errors h TX Excess Deferral Errors h TX Carrier Errors h TX Bad Byte Count Ch TX Single Collisions h TX Multiple Collisions h TX Excessive Collision h TX Late Collisions Ch TX Unicast Byte Count h TX Broadcast Byte Count h TX Multicast Byte Count h TX Unicast Frames Microchip Technology Inc DSGpage LAN Ch TX Broadcast Frames h TX Multicast Frames h TX Pause Frames h TX Byte Frames Ch TX Byte Frames Ah TX Byte Frames Ah TX Bytes Frames Ah TX Byte Frames ACh TX Byte Frames Bh TX Greater Byte Frames Bh EEE TX LPI Transitions Bh EEE TX LPI Time TABLE STATISTICS COUNTER DEFINITIONS Name Description Size Bits RX FCS Errors Number frames received CRC errors RX errors Note If frame Jabber Error FCS error RX Jabber Errors counter incremented Note If frame less bytes length FCS error RX Fragment Errors counter incremented RX Alignment Errors Number RX frames received alignment errors RX Fragment Errors Number frames received bytes size FCS error RX error Note If frame less bytes length FCS error RX Fragment Errors counter incremented RX Jabber Errors Number frames received length greater Maximum Frame Size MAXSIZE FCS errors RX errors Note The existence extra bits trigger jabber error A jabber error requires least one full byte beyond value specified Maximum Frame Size MAXSIZE received Note If frame Jabber Error FCS error RX Jabber Errors counter incremented RX Undersize Frame Errors Number frames received length less bytes No errors detected frame TABLE FORMAT OF GET STATISTICS DATA STAGE CONTINUED Offset Field DSGpage Microchip Technology Inc LAN RX Oversize Frame Errors Number frames received length greater programmed maximum Ethernet frame size Maximum Frame Size MAXSIZE field MAC Receive Register MACRX No errors detected frame Note The VLAN Frame Size Enforcement FSE bit allows maximum legal size increased bytes account single VLAN tag bytes account stacked VLAN tags Note The MAC determines VLAN tag present type field equal h value programmed VLAN Type Register VLANTYPE Note The existence extra bits trigger oversize error An oversize error requires least one full byte beyond value specified Maximum Frame Size MAXSIZE received RX Dropped Frames Number RX frames dropped FCT due insufficient room RX FIFO Note If frame dropped Ethernet error counted relevant bad frame counter The RX Dropped Frames counter incremented errored frame Store Bad Frames set FIFO Controller RX FIFO Control Register FCTRXCTL RX Unicast Byte Count Total number bytes received unicast frames without errors This counter count frames fail address filtering Pause frames filtered Forward Pause Frames FPF counted Frames discarded FIFO overflow counted Note The per frame byte count include VLAN TAG VID Enable VLAN Tag Stripping bit set Receive Filtering Engine Control Register RFECTL It include FCS FCS Stripping bit set MAC Receive Register MACRX RX Broadcast Byte Count Total number bytes received broadcast frames without errors This counter count broadcast frames received Accept Broadcast Frames AB bit deasserted Frames discarded FIFO overflow counted Note The per frame byte count include VLAN TAG VID Enable VLAN Tag Stripping bit set Receive Filtering Engine Control Register RFECTL It include FCS FCS Stripping bit set MAC Receive Register MACRX TABLE STATISTICS COUNTER DEFINITIONS CONTINUED Name Description Size Bits Microchip Technology Inc DSGpage LAN RX Multicast Byte Count Total number bytes received multicast frames without errors This counter count frames fail address filtering Pause frames filtered Forward Pause Frames FPF counted Frames discarded FIFO overflow counted Note The per frame byte count include VLAN TAG VID Enable VLAN Tag Stripping bit set Receive Filtering Engine Control Register RFECTL It include FCS FCS Stripping bit set MAC Receive Register MACRX RX Unicast Frames Number unicast frames received without errors This counter count frames fail address filtering Pause frames filtered Forward Pause Frames FPF counted Frames discarded FIFO overflow counted RX Broadcast Frames Number broadcast frames received without errors This counter count broadcast frames received Accept Broadcast Frames AB bit deasserted Frames discarded FIFO overflow counted RX Multicast Frames Number multicast frames received without errors This counter count frames fail address filtering Pause frames filtered Forward Pause Frames FPF counted Frames discarded FIFO overflow counted RX Pause Frames Number pause frames received without errors Note This counter records pause frames failed address filtering RX Byte Frames Number frames received length bytes without errors This counter count frames fail address filtering Pause frames filtered Forward Pause Frames FPF counted Frames discarded FIFO overflow counted RX Byte Frames Number frames received length bytes bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted RX Byte Frames Number frames received length bytes bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted RX Bytes Frames Number frames received length bytes bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted TABLE STATISTICS COUNTER DEFINITIONS CONTINUED Name Description Size Bits DSGpage Microchip Technology Inc LAN RX Byte Frames Number frames received length bytes bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted RX Byte Frames Number frames received length bytes bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted RX Greater Byte Frames Number frames received length greater bytes without errors This counter count frames fail address filtering Frames discarded FIFO overflow counted EEE RX LPI Transitions Number times LPI indication PHY changes deasserted asserted This counter reset Energy Efficient Ethernet Enable EEEEN MAC Control Register MACCR low This counters required operate SUSPEND SUSPEND Normal Configured Power states EEE RX LPI Time The amount time microseconds PHY indicates LPI This counter reset Energy Efficient Ethernet Enable EEEEN MAC Control Register MACCR low This counters required operate SUSPEND SUSPEND Normal Configured Power states TX FCS Errors Number frames transmitted FCS error The MAC forced transmit frames FCS errors setting Bad FCS BFCS bit TX Excess Deferral Errors Number frames excessively deferred The frame deferred two maxsized frame times bytes The maximum frame length defined Maximum Frame Size MAXSIZE MAC Receive Register MACRX Note Defer time cumulative If transmitter defers bit times transmits collides backs defer completion backoff deferral timer resets restarts Note The bytes margin account possibility double VLAN tags TX Carrier Errors Number frames carrier sense error occur transmission This error caused carrier loss carrier TX Bad Byte Count Total number bytes sent errored transmissions TX Single Collisions Number frames successfully transmitted single collision occurs TX Multiple Collisions Number frames successfully transmitted multiple collisions occur TABLE STATISTICS COUNTER DEFINITIONS CONTINUED Name Description Size Bits Microchip Technology Inc DSGpage LAN TX Excessive Collision Number transmitted frames aborted due excessive collisions Note collisions results excessive collisions TX Late Collisions Number transmitted frames aborted late collision TX Unicast Byte Count Total number bytes transmitted unicast frames without errors This counter count flow control frames Bytes transmitted part partial packet transmission halfduplex collision counted TX Broadcast Byte Count Total number bytes transmitted broadcast frames without errors This counter count flow control frames Bytes transmitted part partial packet transmission halfduplex collision counted TX Multicast Byte Count Total number bytes transmitted multicast frames without errors This counter count flow control frames Bytes transmitted part partial packet transmission halfduplex collision counted TX Unicast Frames Number unicast TX frames transmitted without errors This counter count flow control frames TX Broadcast Frames Number broadcast TX frames transmitted without errors This counter count flow control frames TX Multicast Frames Number multicast TX frames transmitted without errors This counter count flow control frames TX Pause Frames Number successfully transmitted pause frames TX Byte Frames Number frames transmitted length bytes without error This counter count flow control frames Frames transmitted part partial packet transmission halfduplex collision counted TX Byte Frames Number frames transmitted length bytes bytes without error Frames transmitted part partial packet transmission half duplex collision counted TX Byte Frames Number frames transmitted length bytes bytes without error Frames transmitted part partial packet transmission half duplex collision counted TX Bytes Frames Number frames transmitted length bytes bytes without error Frames transmitted part partial packet transmission half duplex collision counted TABLE STATISTICS COUNTER DEFINITIONS CONTINUED Name Description Size Bits DSGpage Microchip Technology Inc LAN DESCRIPTOR RAM The Control Endpoint manipulates internal Descriptor RAM stores various configuration device includ ing USB descriptors The descriptor RAM typically loaded either external EEPROM integrated OTP However mechanism exists EEPROMless mode allows host software directly configure Descriptor RAM It described Section Customized Operation Without EEPROM The Descriptor RAM format dis cussed Section Descriptor RAM Initialization The Control EP first evaluates whether external EEPROM present successful recognition EEPROM signature If EEPROM exists shall used load contents Descriptor RAM If EEPROM exist Control EP considers whether OTP configured If OTP configured shall used load Descriptor RAM In event EEPROM exist OTP configured Control EP shall utilize CSR EEPROM defaults defined Section EEPROM Defaults configuring device EEPROMLess operation may invoked host software This mode shall take priority external EEPROM configured OTP This mode described Section Customized Operation Without EEPROM Bulk In Endpoint The Bulk In Endpoint controlled UTX USB Bulk In Transmitter The UTX responsible encapsulating Ethernet data USB Bulk In packets Ethernet frames retrieved FCTs RX FIFO passed UDC The UTX manages KB UTX FIFO Buffer USB packets FCT temporarily stored facilitate efficient bursting Gbps line rate SuperSpeed operation In support bursting USB Command FIFO managed UTX track packet lengths TX Byte Frames Number frames transmitted length bytes bytes without error Frames transmitted part partial packet transmission half duplex collision counted TX Byte Frames Number frames transmitted length bytes bytes without error Frames transmitted part partial packet transmission half duplex collision counted TX Greater Byte Frames Number frames transmitted length greater bytes without error Frames transmitted part partial packet transmission half duplex collision counted EEE TX LPI Transitions Number times LPI request PHY changes de asserted asserted This counter reset Energy Efficient Ethernet Enable EEEEN MAC Control Register MACCR low This counter required operate SUSPEND SUSPEND Normal Configured Power states EEE TX LPI Time The amount time microseconds PHY requested send LPI This counter reset Energy Efficient Ethernet Enable EEEEN MAC Control Register MACCR low This counters required operate SUSPEND SUSPEND Normal Configured Power states TABLE STATISTICS COUNTER DEFINITIONS CONTINUED Name Description Size Bits Microchip Technology Inc DSGpage LAN USB TX DATA FIFO The UTX Data FIFO RAM K x KB dual port type All USB packets DWORD aligned USB TX Data FIFO All Ethernet frames DWORD aligned USB packets Within USB transfer assuming MEF mode enabled consecutive Ethernet frames concatenated DWORD The unused bytes DWORD end Ethernet frame assuming last frame included USB packet length discarded host driver software At end USB transfer unused bytes included USB packet length The USB Device Controller discard unused bytes within DWORD USB TX COMMAND FIFO As Ethernet frames transferred USB TX Data FIFO resulting USB packet lengths including zero length packets written USB TX Command FIFO The USB Device Controller requires packet lengths number packets available start USB transmission The size USB command FIFO allows packets queued This number based K byte size USB TX Data FIFO divided average USB packet size bytes eg byte packets zero length packets etc Since possible USB TX Command FIFO fill USB TX Data FIFO USB TX Command FIFO provides full signal The head entry USB packet length depth number entries USB TX Command FIFO passed USB packet length number available packets respectively USB Device Controller MEFSEF OPERATION The UTX supports following two modes operation MEF SEF selected via Multiple Ethernet Frames per USB Packet MEF bit Hardware Configuration Register HWCFG MEF Multiple Ethernet frames per Bulk In packet This mode maximize USB bus utilization allowing multi ple Ethernet frames packed USB packet Frames greater maximum USB packet size split across multiple Bulk In packets SEF Single Ethernet frame per Bulk In packet This mode maximize USB bus utilization simplifies host software implementation potentially ease burden low end Host processor Frames greater maximum USB packet size split across multiple Bulk In packets Each Ethernet frame prepended three RX Command Words RX Command A RX Command B RX Com mand C FCT RX Command A contains frame length used UTX perform encapsulation functions The contents command words generated MAC RFE FCT An Ethernet frame starting RX Command A always begins DWORD boundary FCT In MEF mode UTX concatenate end current frame beginning next frame DWORD Therefore last DWORD Ethernet frame may unused bytes added ensure DWORD alignment RX Command A next frame The addition pad bytes end frame depends whether another frame available transmission current one If current frame last frame transmitted pad bytes added USB protocol allows termination packet byte boundary If however another frame available transmission current frame padded ends DWORD boundary This ensures next frame transmitted starting RX Command A start DWORD boundary FIGURE MEF USB ENCAPSULATION RX CMD B Ethernet Frame Byte USB Bulk Frame Ethernet Frame RX CMD B RX CMD B Ethernet Frame RX CMD B Ethernet Frame RX CMD B Ethernet Frame RX CMD B Ethernet Frame Byte USB Bulk Frame Byte USB Bulk Frame Byte USB Bulk Frame RX CMD A RX CMD A RX CMD A RX CMD A RX CMD A RX CMD A C C C CC C C Denotes RX Command Word C DSGpage Microchip Technology Inc LAN Any unused bytes added last DWORD frame counted length field RX Command A As noted Section UTX responsible storing USB packets UTX Data FIFO When calculating USB packet lengths DWORD padding Ethernet frames included In accordance USB protocol UTX terminates burst either ZLP Bulk In packet size less Bulk In maximum packet size SS HS FS The ZLP needed total amount data transmitted multiple Bulk In maximum packet size UTX monitors UTX Data FIFO size determine burst ended The UTX monitors RX FIFO size signal FCT moves data UTX Data FIFO complete Ethernet frames received FCT space available When frame moved length incorporated packet length USB packet formed After complete USB packet created entry written UTX Com mand FIFO If Ethernet frame fit USB packet remainder moved subsequent USB packets The size superSpeed bursts constrained BulkIn Superspeed Maximum Burst Size MAX BURSTBULKIN field USB Configuration Register USBCFG The UTX provides mechanism limiting size USB burst per burst cap function described Burst Cap Usage This caps amount data moved USB transfer termination ZLP The burst cap function applies operating speeds In order efficiently utilize USB bandwidth MEF mode UTX mechanism delaying transmission short packet ZLP This mode entails UTX wait time defined BulkIn Delay Register BULKINDLY terminating burst A value zero register disables feature By default delay us used After UTX transmits last USB bMaxPacketSize packet burst UTX enables internal timer When timer equal Bulk In Delay Bulk In data UTX Data FIFO transmitted upon next opportunity host In HSFS mode enough data arrives timer elapses build least one maximum sized packet UTX transmit packet receives next Bulk In Token After packet transmission UTX reset internal timer delay short packet ZLP transmission Bulk In Delay time elapses new data received per The SS mode operation similar However UTX waits see enough data accumulated transmit burst transmitting USB After burst transmission UTX resets internal timer delays short packet ZLP transmission Bulk In Delay time elapses new data received per In case UTX Data FIFO empty single Ethernet packet less USB bMaxPacketSize received UTX enables internal timer If enough data arrives timer elapses build least one maxi mum sized packet burst SS UTX transmit packet reset timer Otherwise FIFO data sent timer expires In HSFS mode UTX NAK Bulk In tokens waiting new data Bulk In Delay elapse In SS mode respond NRDY Bulk In Delay intended MEF operation appropriate SEF mode USB ACKS AND RETRIES In case error condition UTX issue rewind FCT This occurs UTX completes trans mitting Bulk In packet receive ACK Host In case next frame received UTX another In token Bulk In packet retransmitted When ACK finally received UTX notifies FCT The FCT advance read head pointer next packet Note In SEF mode ZLP transmitted Ethernet frame size maximum size Bulk In packet multiple maximum Bulk In packet size The Host ignores unused bytes exist last DWORD Ethernet frame When using SEF mode never unused bytes added end alignment padding The USB transfer always ends last byte Ethernet frame If UTX receives Bulk In token RX FIFO empty transmit ZLP BulkIn Empty Response BIR set otherwise NAK FSHS NRDY SS cleared Microchip Technology Inc DSGpage LAN Both USB TX Data Command FIFOs handle USB retries Due bursting nature USB Gen may multiple packets transmitted yet acknowledged It possible packet following packets need retried Therefore packets command information payload released acknowledged When USB packet acknowledged command information popped USB TX Command FIFO storage release USB TX Data FIFO note zero length packets would release USB TX Data FIFO space Burst Cap Usage The UTX via Burst Cap Register BURSTCAP capable prematurely terminating burst The Burst Cap Reg ister BURSTCAP uses units USB packet size bytes To enable use Burst Cap register Burst Cap Enable BCE bit USB Configuration Register USBCFG must set For proper operation BURSTCAP field set software following relationships hold true For SS Operation BURSTCAP Maximum Frame Size MAXSIZE For HS Operation BURSTCAP Maximum Frame Size MAXSIZE For FS Operation BURSTCAP Maximum Frame Size MAXSIZE Failure set BURSTCAP values obey previous rules may result untoward operation may yield unpre dictable results Whenever Burst Cap enforcement disabled RX FIFO UTX FIFO empty UTX respond ZLP BulkIn Empty Response BIR However respond NAK FSHS NRDY SS BulkIn Empty Response BIR Whenever Burst Cap enforcement enabled following holds For SS Operation BURSTMax BURSTCAP For HS Operation BURSTMax BURSTCAP For FS operation BURSTMax BURSTCAP Let BURSTCur Length current burst Summation lengths frames current burst Let LENGTHNext Length next frame available RX FIFO If RX FIFO runs data frame available BURSTCur LENGTHNext BURSTMax burst terminated either short USB packet ZLP Otherwise next frame able fit current burst without exceeding BURSTCAP The burst continued BURSTCur incremented LENGTHNext Note The first Ethernet frame burst always sent without checking exceeds BURSTCAP Note If Store Bad Frames set FIFO Controller RX FIFO Control Register FCTRXCTL size transmitted burst may exceed value specified BURSTCAP This happen oversized frame received larger BURSTCAP Ethernet frames fragmented across bursts using Burst Cap Enforcement Note When operating superspeed mode BulkIn burst size programmed BulkIn Superspeed Max imum Burst Size MAXBURSTBULKIN USB Configuration Register USBCFG The value pro grammed Burst Size This affect functionality Burst Cap DSGpage Microchip Technology Inc LAN Bulk Out Endpoint The Bulk Out Endpoint controlled URX USB Bulk Out Receiver URX responsible receiving Ethernet data encapsulated USB Bulk Out packets Unlike UTX URX explicitly track Ethernet frames It views received packets purely USB data The extraction Ethernet frames handled FCT The URX always simultaneously supports MEF SEF modes USB RX DATA FIFO In order efficiently support USB Gen bursts line rate Gbps URX manages KB Data FIFO All USB packets start DWORD boundaries The format data within USB packets across USB transactions ensures Ethernet frames including command headers DWORD aligned Padding Ethernet frames added host driver stripped TX FIFO RETRIES AND ERRORS Packets USB Device Controller possibility error subsequent retry Based status packet packet may either rejected accepted If packet rejected write pointers free space recovered data FIFO If packet accepted made available FCT Packet rejection accep tance occur start next packet multiple outstanding packets need tracked The FCT notifies URX detects loss sync When occurs URX stalls Bulk Out pipe via UDC This appropriate response loss sync catastrophic error caused host software error See Section TX Error Detection This behavior configurable via Stall BulkOut Pipe Disable SBP bit USB Configuration Register USBCFG Interrupt Endpoint The Interrupt endpoint responsible indicating devices status polling interval The Interrupt endpoint implemented via CTL module When endpoint accessed following fields presented host INTERRUPT PACKET FORMAT TABLE INTERRUPT PACKET FORMAT Bits Description Reserved OTPWRDONEINT Reserved EEESTARTTXLPIINT EEESTOPTXLPIINT EEERXLPIINT MACRTOINT RDFOINT TXEINT USBSTSINT TXDISINT RXDISINT PHYINT DPINT MACERRINT TDFU TDFO UTXFP GPIOxINT Microchip Technology Inc DSGpage LAN If interrupt status report device responds NAK unless Interrupt Endpoint Always On INTEPON Interrupt Endpoint Control Register INTEPCTL set case interrupt packet x returned For interrupt event reported via Interrupt endpoint respective bit must enabled Interrupt Endpoint Control Register INTEPCTL The interrupt status cleared writing Interrupt Status Register INTSTS USB STATUS USBSTSINT bit used facilitate communication host software regarding OS programming device The following tracked mechanism SET Select SETSEL command issued Function Remote Wakeup Status Device Remote Wakeup Status LTM Enable Status U Enable Status U Enable Status The USB Status Register USBSTATUS includes status change bits well current value respective appropriate APPLICATION NOTE The majority status information also obtained using GETSTATUS USB request U U Support Device may support U acceptance Device U Enable DEVUENABLE USB Configuration Register USBCFG set If bit set device shall accept transition U Device may also support initiation entry U The Device U Enable DEVUENABLE USB Configuration Register USBCFG must set The host must also set UENABLE feature device Device may support U acceptance Device U Enable DEVUENABLE USB Configuration Register USBCFG set If bit set device shall accept transition U Device may also support initiation entry U Device U Enable DEVUENABLE USB Configuration Register USBCFG must set The host must also set UENABLE feature device In addition configuration requirements device may accept initiate link transition U U endpoints Idle This defined following conditions BulkIN EP flow control UTX Command Data FIFOs empty well FCT RX FIFO BulkOUT EP flow control URX packets pending Control EP flow control EP midst control transfer packet pending Interrupt EP flow control EP packet ready transmission host Power savings U U determined Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL If link U U inactivity timeout xFF x links PM timer reaches U inactivity timeout device automatically initiate transition U U Remote wakeup U U supported configured per Function Suspend Remote Wakeup Note The polling interval static set OTP EEPROM The polling interval changed host updating contents EEPROM resetting part Note Issuance SETSEL command indicates contents U Exit Latency Register ULATENCY U Exit Latency Register ULATENCY updated DSGpage Microchip Technology Inc LAN U Support The device always accept host requests move U It initiate transition U Power savings U determined Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL Remote wakeup U supported configured per Function Suspend Remote Wakeup Function Suspend Remote Wakeup The device supports Function Suspend feature operating SuperSpeed mode FUNCTION SUSPEND Setting FUNCTIONSUSPEND feature define power savings enabled device moving low power Ux link state That behavior determined Ux link state well setting Suspend Mode SUS PENDMODE field Power Management Control Register PMTCTL Refer Section Clocks Power Management CPM page additional details Bit Suspend Options effect device The device may moved low power Ux state setting FUNCTIONSUSPEND feature CPM shall enable power savings defined Suspend Mode SUSPENDMODE Ux state FUNCTION REMOTE WAKEUP The device shall configured host software desired wakeup behavior enabling remote wakeup capa bility FUNCTIONSUSPEND This involves appropriately configuring Suspend Mode SUSPENDMODE wakeup options wakeup frame filters Setting FUNCTIONSUSPEND feature FUNCTIONRE MOTEWAKEUPENABLED via Suspend Options required device remote wake capable U UU state The host shall place device desired Ux link state At point device power device When device function suspend PORTUTIMEOUT field programmed xFF device shall initiate U ms link inactivity See section USB Gen specification additional information After programmed wakeup event occurs device initiate transition U low power Ux state After moving U device shall notify host wakeup event sending Function Wake Device Notification mes sage If ms elapsed transmission Function Wake Device Notification message host accessed device device shall retransmit message After host informed wakeup shall clear FUNCTIONREMOTEWAKEUPENABLED option via FUNCTIONSUSPEND feature The device must also enabled remote wakeup via Remote Wakeup Support RMTWKP bit USB Con figuration Register USBCFG descriptors must set appropriately Note Only single function supported device Note DEVICEREMOTEWAKEUP feature selector ignored used device operating Super Speed mode Microchip Technology Inc DSGpage LAN Figure illustrates example usage Function Suspend context device DEVICE REMOTE WAKEUP When operating HSFS mode device enabled remote wakeup host via DEVICEREMOTEWAKEUP feature selector The device must also enabled remote wakeup via Remote Wakeup Support RMTWKP bit USB Configuration Register USBCFG descriptors must set appropriately FIGURE FUNCTION SUSPEND Driver configures device desired wake events This may include setting MAC power management CSRs PMTCTLsuspendmode appropriately Host issues SETFEATUREFUNCTIONSUSPEND FUNCTIONREMOTEWAKEUPENABLED Remote Wakeup Event CPM completes power device accordance PMTCTLsuspendmode setting Ux link state Remote Wakeup Event CPM instructs UDC initiate transition link U link state UUU CPM instructs UDC via NPI TX Device Notification interface send Function Wake Device Notification message host U Enabled UTIMEOUT xFF ms inactivity EP module asserts suspend signal CPM CPM fully power part since link U For example USB Gen AFE PLL must stay enabled support U ms tNotification elapses since previous notification transmitted device accessed host Host issues CLEARFEATUREFUNCTIONSUSPEND FUNCTIONREMOTEWAKEUPDISABLED Device initiates link state transition U CPM power downs device accordance PMTCTLsuspendmode Note Remote wakeup set via Suspend Options Suspend Options meaning CPM True False False True True False False True Host transitions link Ux state True False Note UTIMEOUT also applies link U activity ms U must enabled host device Note Host may instead issue SETFEATURE Suspend Options bits cleared DSGpage Microchip Technology Inc LAN LTM Support The USB Device Controller may configured support optional LTM messaging To support feature two sep arate states defined device LTMACTIVE LTMIDLE Each states separate BELT value More BELT value function negotiated Ethernet speed independent BELT value pairs provided operational speed LTM enabled LTM Enable LTMENABLE bit USB Configuration Register USBCFG The default value may set via contents OTP EEPROM The value bit must match value reported device capa bilities descriptor LTMIDLE STATE The first condition entering state known data needs serviced The UTX FIFO URX FIFO FCT TX FIFO FCT RX FIFO must empty must USB packets pending EP Once first condition met LTMINACTIVE timer enabled When counter expires LTM message sent host appropriate BELT idle value LTMACTIVE STATE The LTMACTIVE state entered LTMIDLE checking nonempty condition UTX FIFO URX FIFO FCT TX FIFO FCT RX FIFO well host notification pending USB packets pending USAGE LTMIDLE default state device When Ethernet link established BELT values specified respective fields BELTIDLE BELTIDLE BELTIDLE LTM BELT Idle Register LTMBELTIDLE LTM BELT Idle Register LTMBELTIDLE If link established BELTIDLE value used If Ethernet link device shall always LTMIDLE LTMACTIVE analogous assortment BELT values BELTACT BELTACT BELTACT LTM BELT Active Register LTMBELTACT LTM BELT Active Register LTMBELTACT The initial BELT message sent host enables LTM via SETFEATURELTMENABLE request dis abled via CLEARFEATURELTMENABLE The device must constantly monitor internal activity determine whether transition LTMACTIVE LTMIDLE state Per reception Ethernet frame notification packets pending host shall transition device LTMACTIVE If device already U shall transition U The transition LTMACTIVE LTMIDLE predicated halt data traffic along expiration inac tivity timer As BELT values separate inactivity timer exists link speed See values LTMINAC TIVITYTIMER LTMINACTIVITYTIMER LTMINACTIVITYTIMER LTM Inactivity Timer Register LTMINACTIVE LTM Inactivity Timer Register LTMINACTIVE Upon cessation data traffic value respective LTM inactivity timer loaded internal hardware timer That timer counts expires upon hitting zero At point device transition LTMIDLE LTM message sent host new BELT value The device may initiate link transition U U depending upon configuration If new data traffic becomes available inactivity timer expires timer immediately disabled LPM Support The USB device controller supports Link Power Management LPM required USB Gen specification It fully capable responding LPM devices placing device L L states conversely moving device L via remote wakeup Resume signaling Further details LPM implementation found Section Clocks Power Management CPM page LPM enabled setting LPM Capability LPMCAP bit USB Configuration Register USBCFG LPM L The LPM L state handled similar manner U U superspeed mode In L minimal components powered order ensure device quickly transition L violate pertinent USB specification parameters Microchip Technology Inc DSGpage LAN The device shall automatically transition link L L receives frame passes programmed filters RFE MAC Additionally scheduled interrupt EP packet shall also cause device transition L LPM L The L state mimics respective suspend mode programmed Suspend Mode SUSPENDMODE Power Management Control Register PMTCTL USB Descriptors In event OTP configured external EEPROM available default values defined descriptor tables used except case EEPROMless mode enabled In case descrip tors programmed defined Section Customized Operation Without EEPROM DEVICE DESCRIPTOR The Device Descriptors initialized based values stored OTP EEPROM Table shows default Device Descriptor values These values used FullSpeed HighSpeed SuperSpeed operation Note The descriptor length descriptor type Device Descriptors specified OTP EEPROM dont cares always overwritten hardware x x respectively Note When operating USB mode default value h USB When operating USB Gen mode default value h USB Gen TABLE DEVICE DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Descriptor Bytes bytes h bDescriptorType h Note Device Descriptor x h bcdUSB Note Yes USB Specification Number device complies h bDeviceClass FFh Yes Class Code h bDeviceSubClass h Yes Subclass Code h bDeviceProtocol FFh Yes Protocol Code h bMaxPacketSize Note Yes Maximum Packet Size Endpoint h IdVendor h Yes Vendor ID Ah IdProduct h Yes Product ID Ch bcdDevice Note Yes Device Release Number Eh iManufacturer h Yes Index Manufacturer String Descriptor Fh iProduct h Yes Index Product String Descriptor h iSerialNumber h Yes Index Serial Number String Descriptor h bNumConfigurations h Note Number Possible Configurations DSGpage Microchip Technology Inc LAN Note The bMaxPacketSize must set h operating SuperSpeed mode When operating fullspeed highspeed mode set h If OTP configured EEPROM present aforementioned values returned Note Default value dependent device release The MSB matches device release LSB hardcoded h The initial release value h Subsequent versions increment value Note Value loaded OTP EEPROM must equal Default Value order comply USB Specification provide normal device operation Specification value result unwanted behavior untoward operation CONFIGURATION DESCRIPTOR The Configuration Descriptor initialized based values stored OTP EEPROM Table shows default Configuration Descriptor values These values used FullSpeed HighSpeed SuperSpeed operation Note Value loaded OTP EEPROM must equal Default Value order comply USB Gen Specification provide normal device operation Specification value result unwanted behavior untoward operation Note The descriptor type Configuration Descriptors specified OTP EEPROM dont care always overwritten hardware x Note Default value h bytes operating USB mode h bytes operating USB Gen mode Note Default value h Self Powered mode In Bus Powered mode default value FAh mA operating USB mode h mA operating USB Gen mode TABLE CONFIGURATION DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Configuration Descriptor bytes bytes h bDescriptorType h Note Configuration Descriptor x h wTotalLength Note Note Total length bytes data returned h bNumInterfaces h Note Number Interfaces h bConfigurationValue h Note Value use argument select configuration h iConfiguration h Yes Index String Descriptor describing configuration h bmAttributes Eh Yes Self powered remote wakeup enabled h bMaxPower Note Yes Maximum Power Consumption Note The Configuration Flags OTP EEPROM may affect default value bmAttributes Microchip Technology Inc DSGpage LAN INTERFACE DESCRIPTOR DEFAULT Table shows default value Interface Descriptor This descriptor initialized based values stored OTP EEPROM Note Value loaded OTP EEPROM must equal Default Value order comply USB Specification provide normal device operation Specification value result unwanted behavior untoward operation ENDPOINT DESCRIPTOR BULKIN Table shows default value Endpoint Descriptor This descriptor initialized values stored OTP EEPROM Note bytes fullspeed mode bytes highspeed mode bytes SuperSpeed mode TABLE INTERFACE DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Descriptor Bytes Bytes h bDescriptorType h Note Interface Descriptor x h bInterfaceNumber h Note Number identifying Interface h bAlternateSetting h Note Value used select alternative setting h bNumEndpoints h Note Number Endpoints used interface Less endpoint h bInterfaceClass FFh Yes Class Code h bInterfaceSubClass h Yes Subclass Code h bInterfaceProtocol FFh Yes Protocol Code h iInterface h Yes Index String Descriptor Describing interface TABLE ENDPOINT DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM DESCRIPTION h bLength h No Size Descriptor bytes h bDescriptorType h No Endpoint Descriptor h bEndpointAddress h No Endpoint Address h bmAttributes h No Bulk Transfer Type h wMaxPacketSize Note No Maximum Packet Size endpoint capable sending h bInterval h No Interval polling endpoint data transfers Ignored bulk endpoints DSGpage Microchip Technology Inc LAN ENDPOINT DESCRIPTOR BULKOUT Table shows default value Endpoint Descriptor This descriptor initialized values stored OTP EEPROM Note bytes fullspeed mode bytes highspeed mode bytes SuperSpeed mode ENDPOINT DESCRIPTOR INTERRUPT Table shows default value Endpoint Descriptor Only bInterval field descriptor initialized OTP EEPROM Note This value loaded OTP EEPROM A fullspeed highspeed polling interval exists If OTP configured EEPROM exist value defaults h HS h FS h SuperSpeed TABLE ENDPOINT DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size Descriptor bytes h bDescriptorType h No Endpoint Descriptor h bEndpointAddress h No Endpoint Address h bmAttributes h No Bulk Transfer Type h wMaxPacketSize Note No Maximum Packet Size endpoint capable sending h bInterval h No Interval polling endpoint data transfers Ignored bulk endpoints TABLE ENDPOINT DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size Descriptor bytes h bDescriptorType h No Endpoint Descriptor h bEndpointAddress h No Endpoint Address h bmAttributes h No Interrupt Transfer Type h wMaxPacketSize h No Maximum Packet Size endpoint capable sending h bInterval Note Yes Interval polling endpoint data transfers Microchip Technology Inc DSGpage LAN OTHER SPEED CONFIGURATION DESCRIPTOR The fields descriptor derived Configuration Descriptor information stored OTP EEPROM Note Value loaded OTP EEPROM must equal Default Value order comply USB x Specification provide normal device operation Specification value result unwanted behavior untoward operation Note Default value h Self Powered mode FAh mA Bus Powered mode Note This descriptor available device operating USB mode The device shall stall request operating USB Gen mode TABLE OTHER SPEED CONFIGURATION DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Descriptor bytes bytes h bDescriptorType h No Other Speed Configuration Descriptor x h wTotalLength h Note Total length bytes data returned bytes h bNumInterfaces h Note Number Interfaces h bConfigurationValue h Note Value use argument select configuration h iConfiguration h Yes Index String Descriptor describing configuration h bmAttributes Eh Yes Bus powered remote wakeup enabled h bMaxPower Note Yes Maximum Power Consumption Note OTP EEPROM values obtained Configuration Descriptor USB speed Ie current operating speed FS HS Configuration Descriptor values used viceversa The Configuration Flags OTP EEPROM may affect default value bmAttributes DSGpage Microchip Technology Inc LAN DEVICE QUALIFIER DESCRIPTOR The fields descriptor derived Device Descriptor information stored OTP EEPROM Note Value loaded OTP EEPROM must equal Default Value order comply USB x Specification provide normal device operation Note This descriptor available device operating USB mode The device shall stall request operating USB Gen mode TABLE DEVICE QUALIFIER DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength Ah No Size Descriptor bytes bytes h bDescriptorType h No Device Qualifier Descriptor x h bcdUSB h Yes USB Specification Number device complies h bDeviceClass FFh Yes Class Code h bDeviceSubClass h Yes Subclass Code h bDeviceProtocol FFh Yes Protocol Code h bMaxPacketSize h Note Maximum Packet Size h bNumConfigurations h Note Number OtherSpeed Configurations h Reserved h No Must zero Note OTP EEPROM values Device Descriptor including EEPROM override opposite HSFS operating speed Ie current operating speed HS Device Qualifier data based FS Device Descriptor viceversa Microchip Technology Inc DSGpage LAN STRING DESCRIPTORS String Index LANGID String Indices The device returns whatever bytes designated OTP EEPROM area strings It responsibility OTP EEPROM programmer correctly set bLength bDescriptorType fields descriptor consistent byte length specified corresponding EEPROM locations TABLE LANGID STRING DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size LANGID Descriptor bytes bytes h bDescriptorType h No String Descriptor x h LANGID None Yes Must set x US English Note If validenabled OTP EEPROM string lengths OTP EEPROM strings Host attempt read LANGID string return stall Data Stage Control Transfer If validenabled OTP EEPROM least one string lengths value contained addresses xx shall returned These must x allow proper device operation Note The device ignores LANGID field Control Reads Strings return String exists regardless whether requested LANGID x TABLE STRING DESCRIPTOR INDICES OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength none Yes Size String Descriptor bytes h bDescriptorType none Yes String Descriptor x h Unicode String N none Yes bytes per unicode character trailing NULL Note If validenabled OTP EEPROM corresponding String Length offset given string index zero string exist Host attempt read string return stall Data Stage Control Transfer DSGpage Microchip Technology Inc LAN BULKIN SUPERSPEED ENDPOINT COMPANION DESCRIPTOR Table shows default BulkIn SuperSpeed Endpoint Companion Descriptor values This descriptor initial ized values stored OTP EEPROM Note This value determined BulkIn Superspeed Maximum Burst Size MAXBURSTBULKIN field USB Configuration Register USBCFG BULKOUT SUPERSPEED ENDPOINT COMPANION DESCRIPTOR TABLE shows default BulkOut SuperSpeed Endpoint Companion Descriptor valuesThis descriptor ini tialized values stored OTP EEPROM TABLE SUPERSPEED ENDPOINT COMPANION DESCRIPTOR BULK IN ENDPOINT OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size Descriptor bytes bytes h bDescriptorType h No SuperSpeed Endpoint Companion Descriptor x h bMaxBurst h Note No Maximum number packets endpoint send receive part burst Note Only values inclusive valid Ie packet packets Note For endpoints type control shall set h bmAttributes h No Bulk transfer type streams h wBytesPerInterval h No Reserved set per USB Gen Specification required value bulk endpoint TABLE SUPERSPEED ENDPOINT COMPANION DESCRIPTOR BULK OUT ENDPOINT OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size Descriptor bytes bytes h bDescriptorType h No SuperSpeed Endpoint Companion Descriptor x h bMaxBurst h Note No Maximum number packets endpoint send receive part burst Note Only values inclusive valid Ie packet packets Note For endpoints type control shall set h bmAttributes h No Bulk transfer type streams Microchip Technology Inc DSGpage LAN Note This value overridden BulkOut Superspeed Maximum Burst Size MAXBURSTBULKOUT field USB Configuration Register USBCFG INTERRUPT ENDPOINT SUPERSPEED ENDPOINT COMPANION DESCRIPTOR Table shows default Interrupt Endpoint SuperSpeed Endpoint Companion Descriptor values h wBytesPerInterval h No Reserved set per USB Gen Specification required value bulk endpoint TABLE SUPERSPEED ENDPOINT COMPANION DESCRIPTOR INTERRUPT ENDPOINT OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h No Size Descriptor bytes bytes h bDescriptorType h No SuperSpeed Endpoint Companion Descriptor x h bMaxBurst h No Maximum number packets endpoint send receive part burst Note Only values inclusive valid Ie packet packets Note For endpoints type control shall set h bmAttributes h No Reserved set per USB Gen Specification h wBytesPerInterval h No The total number bytes interrupt endpoint transfer every service intervalThis field valid periodic endpoints Note This descriptor initialized values stored OTP EEPROM TABLE SUPERSPEED ENDPOINT COMPANION DESCRIPTOR BULK OUT ENDPOINT OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION DSGpage Microchip Technology Inc LAN BINARY DEVICE OBJECT STORE DESCRIPTOR The Binary Device Object Store Descriptor initialized based values stored OTP EEPROM Table shows default Binary Device Object Store Descriptor values Note The descriptor length descriptor type Binary Device Object Store Descriptors specified OTP EEPROM dont cares always overwritten hardware x xF respectively USB EXTENSION DESCRIPTOR The USB Extension Descriptor initialized based values stored EEPROM Table shows default USB Extension Descriptor values TABLE BINARY DEVICE OBJECT STORE DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Descriptor bytes bytes h bDescriptorType Fh Note BOS Descriptor xF h wTotalLength h Yes Total length descriptor subdescriptors bytes h bNumDeviceCaps h Yes Number Device Capability Descriptors BOS TABLE USB EXTENSION DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength h Note Size Descriptor bytes bytes h bDescriptorType h Note Device Capability Descriptor x h bDevCapabilityType h Note USB Extension Capability x Microchip Technology Inc DSGpage LAN Note The descriptor length descriptor type device capability type USB Extension Descriptors specified OTP EEPROM dont cares always overwritten hardware x x x respectively Note The value bit must match LPM Capable CFGLPMCAPABLE flag contained Configuration Flags OTP EEPROM present If bit values disagree unexpected results untoward operation may result h bmAttributes h Yes Bitmap encoding number supported device level features A value bit location indicates feature supported A value indicates supported Encodings TABLE USB EXTENSION DESCRIPTOR CONTINUED OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION BIT ENCODING RESERVED Recommended Deep BESL value Field shall ignored system software bit zero Recommended Baseline BESL value Field shall ignored system software bit zero Recommended deep BESL valid Recommended baseline BESL valid BESL Alternate HIRD definitions supported The LPM bit must set one bit one LPM Note A value bit position indicates device supports Link Power Management protocol SuperSpeed devices shall set bit RESERVED DSGpage Microchip Technology Inc LAN SUPERSPEED USB DEVICE CAPABILITIES DESCRIPTOR The SuperSpeed USB Device Capabilities Descriptor initialized based values stored OTP EEPROM Table shows default SuperSpeed USB Device Capabilities Descriptor values TABLE SUPERSPEED USB DEVICE CAPABILITIES DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION h bLength Ah Note Size Descriptor bytes bytes h bDescriptorType h Note Device Capability Descriptor x h bDevCapabilityType h Note SuperSpeed USB Device Capability x h bmAttributes h Yes Bitmap encoding number supported device level features A value bit location indicates feature supported A value indicates supported Encodings h wSpeedsSupported Eh Yes Bitmap encoding speed supported device operating SuperSpeed mode BIT ENCODING RESERVED LTM Capable A value bit position indicates device capable generating Latency Tolerance Messages RESERVED BIT ENCODING RESERVED Device Supports operation Gbps Device supports High Speed USB Device supports Full Speed USB Device supports Low Speed USB Microchip Technology Inc DSGpage LAN Note The descriptor length descriptor type device capability type SuperSpeed USB Device Capabilities Descriptors specified OTP EEPROM dont cares always overwritten hardware xA x x respectively h bFunctionalitySupport h Yes The lowest speed functionality supported device available user Low Speed Full Speed High Speed Gbps RESERVED h bUDevExitLat Ah Yes U Device Exit Latency Worst case latency transition U U assuming latency limited device devices link partner This field applies exit latency associated individual port apply total latency hub ie downstream port upstream port h h Less us h Less us h Less us h Less us Ah Less us Bh FFh RESERVED h wUDevExitLat DCh Yes U Device Exit Latency Worst case latency transition U U assuming latency limited device devices link partner Applies ports device h h Less us h Less us h Less us FFh Less us h FFFFh RESERVED TABLE SUPERSPEED USB DEVICE CAPABILITIES DESCRIPTOR OFFSET FIELD SIZE BYTES DEFAULT VALUE LOADED FROM EEPROM OTP DESCRIPTION DSGpage Microchip Technology Inc LAN FIFO CONTROLLER FCT The FIFO controller uses internal RAMs buffer RX TX traffic BulkOut packets URX directly stored FCT TX FIFO The FCT responsible extracting Ethernet frames USB packet data passing frames MAC Received Ethernet Frames stored FCT RX FIFO become basis bulkin packets The FCT passes stored data UTX blocks typically bytes size depending current USB operating speed RX Path Ethernet USB The KB RX FIFO buffers Ethernet frames received RFE The UTX extracts frames FCT form USB Bulk In packets Host software ultimately reassemble Ethernet frames USB packets FCT manages writing data RX FIFO use two pointers rxwrptr rxwrhdptr The rxwrptr used write Ethernet frame data FIFO The rxwrhdptr points two locations prior first FIFO location holds frame data The two DWORD space used write RX Command A RX Command B upon completion frame reception Additionally Ethernet frame includes RX Command C resides DWORD includes first two bytes frame data The command words include information frame status provided MAC RFE FCT The rxrdptr used reading data FIFO passing UTX In order support rewinds rxrdh dptr exists discussed Section RX Error Detection After Ethernet frame successfully read FIFO rxrdhdptr advances point start next frame Figure illustrates frame stored FIFO along pointer usage When RFE signals Data ready RFE controller starts passing RX packet data FCT The FCT updates RX FIFO pointers data written FIFO The last information written FIFO Command Words The RX FCT operates store forward mode A received Ethernet frame visible UTX complete frame including Command Words written RX FIFO This due fact frame may removed via rewind pointer adjustment case error Such case FIFO overflow con dition detected frame received The FCT may configured discard errored frames filtered frames use rewind operation The automatic discard errored filtered frames enableddisabled Store Bad Frames bit FIFO Controller RX FIFO Control Register FCTRXCTL Please refer Section RX Error Detection page details concerning errors may result FCT performing rewind operation The FCT provides UTX indication much data available RX FIFO This information reflected FIFO Controller RX FIFO Control Register FCTRXCTL In addition internal signaling used inform UTX least one entire frame received A RX FIFO overflow condition may signaled via RX Data FIFO Overflow Interrupt RDFOINT The FCT RX Overflow bit FIFO Controller RX FIFO Control Register FCTRXCTL also asserted overflow occurred Note RX Command C also serves purpose DWORD aligning Ethernet frame TCP IP proto col headers Microchip Technology Inc DSGpage LAN RX ERROR DETECTION The FCT configured drop Ethernet frames certain error conditions occur The setting Store Bad Frames bit FIFO Controller RX FIFO Control Register FCTRXCTL determines frame retained dropped Error conditions indicated RX Command A Please refer Table Statistics Counter Definitions page details error conditions tracked device FIGURE RX FIFO STORAGE Note The disposition frames checksum errors IPTCPUDP affected Store Bad Frames These frames always passed Host Controller RX Command A RX Ethernet Frame RX Ethernet Frame rxrdptr RX Command A rxwrhdptr RX Ethernet Frame rxwrptr After complete Ethernet frame written three Command Words updated starting location pointed write head pointer The write head pointer advance starting location next Ethernet frame The read head pointer used implementing rewinds USB packets rxrdhdptr USB Packet USB Packet USB Packet USB Packet FIFO data available transmit complete Ethernet frame received stored Therefore RX FIFO size reflect partially received packets RX FIFO Size The unused bytes last DWORD ignored host RX Cmd C RX Cmd C RX Cmd C RX Command B RX Command A RX Command B RX Command B DSGpage Microchip Technology Inc LAN The FCT also drops frames detects FIFO overflow condition This occurs FIFO full condition occurs frame received The FCT also maintains count number times FIFO overflow condition occurred Dropping Ethernet frame implemented rewinding received frame A write side rewind implemented setting rxwrptr equal rxwrhdptr Similarly read side rewind implemented setting rxrdptr equal rxrdhdptr For case frame dropped due overflow FCT ignores remainder frame It begin writing RX FIFO next frame received In read direction FCT also supports rewinds UTX This needed case USB Bulk Out packet successfully received Host needs retransmitted RX COMMAND FORMAT Every received Ethernet frame Command Words concatenated provide information frame Table RX Command A Table RX Command B Table RX Command C define contents Command Words RX Command A contains frame length various status bits regards frame RX Command B provides raw layer checksum enabled VLAN tag applicable The raw checksum used assist verification checksums unsupported layer protocols RX Command C provides additional information required wakeup support TABLE RX COMMAND A BITS SYMBOL DESCRIPTION ICE IP Checksum Error When set bit indicates error detected IP checksum Note This field apply IPv packets TCE TCPUDPICMPIGMP Checksum Error When set bit indicates error detected TCP UDP ICMP IGMP checksum IPV IP Version When set indicates frame contains IPv packet Otherwise frame contains IPv packet Note This field valid Protocol ID set b PID Protocol ID Indicates LL protocol received packet b None IP b TCP IP b UDP IP b IP Note b shall used ICMP IGMP packets PFF Perfect Filter Passed When set bit indicates frame passed perfect filter match MAC destination address If bit set frame passed due hash filter needs analyzed Host BAM Broadcast Frame When set bit indicates received frame Broadcast address Note If destination MAC address xFFFFFFFFFFFF address broadcast Microchip Technology Inc DSGpage LAN MAM Multicast Frame When set bit indicates received frame Multicast address Note If least significant bit significant byte destination MAC address b address multicast This bit set broadcast address FVTG Frame VLAN tagged When set bit indicates VLAN tag extracted frame The tag stored VLAN Tag field RX Command B RED Receive Error Detected When set bit indicates error found received frame One following fields set FCS ALN RXE LONG RUNT RWT ICE TCE RWT Receive Watchdog Timer Expired When set bit indicates received frame longer bytes truncated MAC RUNT ShortRunt Frame When set bit indicates frame prematurely terminated collision window bytes Runt frames passed Host Store Bad Frames bit set FIFO Controller RX FIFO Control Register FCTRXCTL This bit also set short frame received LONG Frame Too Long When set bit indicates frame length exceeds size specified Maximum Frame Size MAXSIZE field MAC Receive Register MACRX This frame long indication cause frame reception truncated RXE RX Error When set bit indicates receive error internal PHY RX error signal asserted detected frame reception ALN Alignment Error When set bit indicates frame contained noninteger multiple bits frame FCS Error Note Valid mode FCS FCS Error When set bit indicates FCS error detected This bit also set internal PHY RX error signal asserted reception frame even though FCS may correct This bit valid received frame Runt frame Receive Watchdog Timer Expired UAM Unicast Frame When set bit indicates received frame Unicast address ICSM Ignore TCPUDPICMPIGMP Checksum When set bit indicates hardware unable calculate UDP TCP ICMP IGMP checksum packet This implies value TCE dont care LEN Frame Length The size bytes corresponding received frame Size frame received network Note If FCS Stripping bit MAC Receive Register MACRX enabled value decremented four bytes TABLE RX COMMAND A CONTINUED BITS SYMBOL DESCRIPTION DSGpage Microchip Technology Inc LAN APPLICATION NOTE It possible received wakeup frame cause USB remote wakeup pass filtering rules programmed RFE In order obviate need system software implement RFE filtering rules received wakeup frame RFE Filter Fail bit provided This serves additional condition dropping frame ICE TCE RX Command A APPLICATION NOTE Due race conditions relating device suspends relative reception received data frames wakeup frame may frames preceding FIFO A pathological worst case exist RX FIFO completely filled data frames drops wakeup frame due FIFO overflow error FLUSHING THE RX FIFO The device allows Host flush entire contents FCT RX FIFO When flush activated read write pointers RX FIFO returned reset state Before flushing RX FIFO devices receiver must stopped specified Section Once receiver stop completion confirmed FCT RX Enable cleared FIFO Controller RX FIFO Control Register FCTRX CTL stop RX FIFO operation The FCT RX Disabled bit RX Disabled Interrupt RXDISINT enabled TABLE RX COMMAND B BITS SYMBOL DESCRIPTION CSUM Raw L Checksum This field contains checksum computed frame L packet VTAG VLAN Tag When Frame VLAN tagged bit set field contains frames VLAN tag Otherwise contents field undefined PRI CFI VID TABLE RX COMMAND C BITS SYMBOL DESCRIPTION WAKE Wakeup Frame Received When set field indicates corresponding frame identified wakeup frame cause remote wakeup USB This bit meaning SUSPEND used Store Wakeup Frame STOREWAKE set RFEFAIL RFE Filter Fail When set field indicates received wakeup frame pass RFE filter rules This bit meaning Always Pass Wakeup Frame PASSWKP Store Wakeup Frame STOREWAKE set device SUSPEND Note This bit never set Wakeup Frame Received set It possible nonwake frame fail RFE filtering still transmitted host would discarded FCT RX FIFO Reserved Microchip Technology Inc DSGpage LAN assert RX FIFO hardware completed disabling process The FCT RX RESET bit set FIFO Controller RX FIFO Control Register FCTRXCTL initiate flush operation This bit cleared hardware flush operation completed After RX FIFO flushed receiver may restarted specified Section RX FIFO operation may restarted asserting FCT RX Enable bit Stopping Starting Receiver To stop receiver Host must clear Receiver Enable RXEN bit MAC Receive Register MACRX When receiver halted Receiver Disabled RXD bit RX Disabled Interrupt RXDISINT enabled assert Once stopped host software shall flush RX FIFO The Host must reenable receiver setting Receiver Enable RXEN bit Flow Control The FCT supports flow control The FCT trigger MAC transmit pause frame based upon programma ble FIFO thresholds The FCT provides flow control flow control signals MAC These signals asserted based upon amount data stored RX FIFO contents FCT Flow Control Threshold Register FCTFLOW When amount FIFO data exceeds value specified Flow Control On Threshold field FCT Flow Control Threshold Register FCTFLOW internal flow control signal asserted The MAC may depending setting TX Flow Control Enable TXFCEN Flow Control Register FLOW transmit Pause frame instruct link partner halt transmission At point future amount FIFO data fall value specified Flow Control Off Threshold field FCT Flow Control Threshold Register FCTFLOW This turn causes internal flow control signal MAC assert The MAC may depending setting TXFCEN transmit Pause frame value zero Upon reception pause frame link partner resumes transmission APPLICATION NOTE In order avoid frame drops RX FIFO using jumbo frames flow control maximum frame size restricted KB less Consider scenario flow control threshold set KB The reception first KB frame triggers transmission Pause frame However Pause frame may blocked TX path moment process transmitting KB packet While transmitter sending jumbo frame second jumbo frame may received followed third frame partner processed Pause frame A larger jumbo frame result frame drops would require retransmissions higher layer protocol corner case TX Path USB Ethernet The KB TX FIFO buffers USB Bulk Out packets received URX The FCT responsible extracting Ether net frames embedded USB Bulk Out Packets passing MAC The Ethernet frames segmented across USB packets host software The FCT receives valid USB bulk packets URX writes TX FIFO The write side FCT perform processing USB packet data No provisions rewind packets write side required URX manages buffer RAM URX FIFO performs rewinds event Bulk Note RX Disabled Interrupt RXDISINT persist FCT RX Disabled status bit cleared The Receiver Disabled RXD status bit MAC Receive Register MACRX must also cleared order RXDISINT deassert The RX Disabled Interrupt RXDISINT set Interrupt Status Reg ister INTSTS also visible Host via Interrupt Endpoint Note RX Disabled Interrupt RXDISINT persist Receiver Disabled RXD status bit cleared The FCT RX Disabled status bit FIFO Controller RX FIFO Control Register FCTRXCTL must also cleared order RXDISINT deassert The RX Disabled Interrupt RXDISINT set Interrupt Status Register INTSTS also visible via Interrupt Endpoint DSGpage Microchip Technology Inc LAN Out Packet errored needs retransmitted Host When FCT writes Ethernet frame FCT TX FIFO RAM prepends DWORD front TX Command Words used internal processing contains length Ethernet frame The read side FCT TX FIFO responsible extracting Ethernet frames The Ethernet frames may split across multiple USB buffers shown Figure illustrates frames stored URX FIFO Figure illustrates Ethernet frames stored FCT TX FIFO read assembled URX FIFO APPLICATION NOTE Software shall attempt flush FCT TX FIFO pending IN transactions FIGURE URX FIFO RAM TX Command A TX Command B Byte Payload Byte Ethernet Frame USB Packet N USB Packet N TX Command A TX Command B Microchip Technology Inc DSGpage LAN FIGURE FCT TX FIFO RAM Ethernet Frame TX Command B TX Command A Frame Length Contains frame processing flags Ethernet Frame TX Command B TX Command A Frame Length Ethernet Frame TX Command B TX Command A Frame Length DSGpage Microchip Technology Inc LAN TX COMMAND FORMAT Each buffer starts two TX Command DWORDs TX Command A TX Command B precede data transmitted The TX Commands instructs FCT handling associated buffer The formats TX Command A TX Command B shown Table Table respectively TX Command A contains frame length information instruct frame must processed TX Command B provides VLAN Tag Maximum Segment Size The former needed desired VLAN ID inserted frame The latter used Large Send Offload specified Please refer Section VLAN Support page Section Large Send Offload LSO page details features TABLE TX COMMAND A BITS SYMBOL DESCRIPTION RESERVED RESERVED IGE IGMP Checksum Offload Enable When set IGMP checksum calculated Note This bit meaning LSO enabled ICE ICMPICMPV Checksum Offload Enable When set ICMP IPVICMPVIPV checksum calculated Note This bit meaning LSO enabled LSO Large Send Offload Enable When set bit enables TCP large send offload The TCP packet segmented blocks larger amount specified Maximum Segment Size IPE IP Checksum Offload Enable When set IP checksum calculated Note This bit meaning LSO enabled TPE TCPUDP Checksum Offload Enable When set TCPUDP calculated Note This bit meaning LSO enabled IVTG Insert VLAN Tag When set bit instructs FCT insert VLAN tag frame RVTG Replace VLAN Tag This bit applies TX frame preexisting VLAN tag IVTG bit set When set bit causes VLAN exists frame overwritten VLAN Tag Otherwise second tag shall inserted source address preexisting tag FCS Insert FCS Pad When set FCS generated inserted frameThe MAC insert padding frame less bytes If bit set MAC never insert padding assume frame FCS Note It valid enable checksum offloads VLAN insertion bit cleared Doing shall result frame erroneous minimum incorrect FCS Note Zeroes always used padding RESERVED RESERVED Microchip Technology Inc DSGpage LAN TX DATA FORMAT The TX data section begins immediately TX Command B TX data contiguous end buffer The buffer may end byte boundary Unused bytes end packet sent MAC transmission FCT ACTIONS ON TX FIFO READ The FCT performs basic sanity checks correctness buffer configuration described Section TX Error Detection page Errors regard indicate TX path sync catastrophic requires reinitialization TX path A TX error caused host software error The FCT performs following steps extracting Ethernet frame TX FIFO Strip Frame Length DWORD Strip TX Command A Strip TX Command B Based upon buffer size field TX Command A FCT numerically determine unused bytes last word buffer When transferring respective DWORDs MAC FCT adjusts byte enables accordingly Configuration information required MAC TX Command A sent FCT sideband channels Unlike write side read side TX FIFO supports rewinds The rewindfr releasefr signals MAC instruct FCT actions take TX FIFO buffer The rewindfr signal asserted MAC frame must retransmitted due collision When signal asserted FCT adjusts internal read pointer start buffer facilitate retransmission frame MAC The releasefr signal asserted MAC frame successfully transmitted maximum number collisions occurred On asser tion releasefr FCT purge buffer TX FIFO adjustment internal pointers LEN Frame Length This field indicates size frame transmitted Note If Insert FCS Pad set Command Word minimum transmit frame length must least bytes Values less bytes specified field Insert FCS Pad clear may yield untoward operation unexpected results Note During LSO operation field defines LSO packet size TABLE TX COMMAND B BITS SYMBOL DESCRIPTION RESERVED RESERVED MSS Maximum Segment Size When LSO enabled bit field specifies maximum size TCP segments extracted TX IP packet Note The maximum jumbo frame size KB Note The minimum permissible value field bytes VTAG VLAN Tag When IVTG bit set VLAN Tag inserted frame defined field PRI CFI VID TABLE TX COMMAND A CONTINUED BITS SYMBOL DESCRIPTION DSGpage Microchip Technology Inc LAN Errors reported via Transmitter Error TXE flag visible Host via Interrupt Endpoint also set Interrupt Status Register INTSTS TX ERROR DETECTION The following error conditions indicate TX path sync result Transmitter Error TXE flag asserted MSS less LSO asserted MSS LSO asserted LSO asserted detected template header size bytes TX Command A LSO asserted TX Command A FFh LSO asserted since extra command words written TX FIFO well TX Command A Frame Length field less bytes Insert FCS Pad asserted TX Command A Replace VLAN Tag RVTG TX Command A Insert VLAN Tag IVTG TX Command A reserved bits TX Command A reserved bits TX Command B reserved bits VLAN SUPPORT The FCT supports insertion manipulation VLAN tags transmitted frames The FCT insert VLAN tag Insert VLAN Tag bit set TX Command A In case FCT insert tag specified VLAN Tag field TX Command B The type field used default VLAN type h An additional VLAN type specified VLAN Type Register VLANTYPE The FCT also instructed replace frames VLAN tag This occurs Replace VLAN Tag bit set TX Command A In case FCT replace existing tag one specified VLAN Tag field If frame already tagged FCT insert second VLAN tag Insert VLAN Tag set Replace VLAN Tag clear The new tag inserted source address original VLAN tag FCS GENERATION The TX FCT shall generate FCS transmitted frames Insert FCS Pad bit set TX Command A Note The FCT configured stall Bulk Out pipe Transmit Error detected This accom plished via Stall BulkOut Pipe Disable SBP bit Hardware Configuration Register HWCFG Note A TX Error catastrophic condition caused host software error The device reset order recover Note The Replace VLAN Tag bit meaning frame preexisting VLAN tag Note The VLAN insertion replacement occurs frame read FIFO Microchip Technology Inc DSGpage LAN TRANSMIT CHECKSUM OFFLOAD The FCT capable offloading generation IP ICMPICMPV IGMP TCP UDP checksums transmitted frames The offload enabled via IP Checksum Offload Enable TCPUDP Checksum Offload Enable bits TX Command A Table summarizes transmit checksum offload capabilities Note Fragmentation supported HopbyHop Destination Routing options supported Please refer Section Checksum Offload page discussion implementation checksum offload Section specifically addresses receive checksum offload case The pseudo header formats scope checksum however receive transmit offload operations Configuration In order utilize checksum offload host software performs following steps Host software receives IP packet application The software must determine TCP UDP packet encapsulated The driver must indicate checksum calculation offloaded setting proper bits TX Command A For IP checksum offload IP Checksum Offload Enable bit set For TCP UDP checksum offload TCP UDP Checksum Offload Enable bit set To enable ICMP IGMP checksums ICMPICMPV Checksum Offload Enable IGMP Checksum Offload Enable bits set respectively TABLE CHECKSUM OFFLOAD CAPABILITY SUMMARY PACKET TYPE IP CHECKSUM CAPABLE TCPUDP CHECKSUM CAPABLE ICMP CHECKSUM CAPABLE IGMP CHECKSUM CAPABLE Type II Ethernet Yes Yes Yes Yes SNAP Header Yes Yes Yes Yes Single VLAN Tag Yes Yes Yes Yes Stacked VLAN Tags Yes Yes Yes Yes IPv Yes Yes Yes Yes IPv No Yes Yes No IP Fragment Yes No No No IP Options Yes Yes Yes Yes TCP UDP Options Yes Yes NA NA L protocol TCP UDP Yes No NA NA IPv IP options next headers Note No Yes Yes No IPv tunneled IPv Yes IPv Yes Yes No IPv tunneled IPv No No No No Note IPv header checksum DSGpage Microchip Technology Inc LAN LARGE SEND OFFLOAD LSO Large send offload LSO also known TCP Segmentation allows TX FCT segment large TCP packet multiple Ethernet frames This feature relieves significant burden Host CPU resources The assertion Large Send Offload Enable bit TX Command A enables feature FCT The size final Ethernet frames determined Maximum Segment Size field TX Command B size encap sulating headers Figure illustrates high level view TCP segmentation process The TX FCT performs following operations Breaks large TCP packet segments Creates Ethernet Header Creates IP Header Creates TCP Header Calculates IP checksum IPv Calculates TCP checksum FIGURE TCP SEGMENTATION Template header segmentation The MAC IP TCP header templates stored chip cache Maximum bytes stored TCP Data TCP Data TCP Data TCP Data M A C H e e r I P H e e r T C P H e e r M A C H e e r I P H e e r T C P H e e r M A C H e e r I P H e e r T C P H e e r M A C H e e r I P H e e r T C P H e e r Maximum Segment Size MSS Maximum Segment Size MSS MSS The TCP data template headers stored host memory It may exist single buffer across multiple buffers Microchip Technology Inc DSGpage LAN The TCP payload stored URX buffer RAM preceded template headers They composed Ethernet IP TCP headers The template header may exceed bytes The FCT copies template headers stores LSO Template Header RAM They used basis headers future segments The following formats supported LSO Ethernet IEEE q VLAN Ethernet Type II SNAP Header IPv IPv IP Options TCP Options IPv next header options HopbyHop supported Destination supported Routing supported Fragmentation supported Configuration In order prepare FCT LSO following steps must taken Host software The protocol stack receives block data application local buffer Sufficient space reserved local buffer construction TX Command Words template headers prior TCP payload Template headers constructed inserted front TCP payload local buffer Software must ensure following requirements met template headers The IPv MF bit set The IPv Fragment Offset field zero The IPv IPv packet length set zero The IPv Identification field set appropriately The TCP Sequence Number field set identify first byte TCP payload The TCP FIN bit set appropriate last packet segment The TCP PSH bit set appropriate last packet segment The TCP flags URG RST SYN set The urgent pointer set zero Software must configure TX Command Words follows enable Large Send Offload The Large Send Offload Enable bit set TX Command A The Maximum Segment Size field set TX Command A The MSS indicates size packet data encapsulated This value include Ethernet header IP header TCP header If VLAN operation supported Insert VLAN Tag bit Replace VLAN Tag bit VLAN Tag field must set appropriately TX Command B Software transmits contents local buffer device via USB interface Subsequent data may transmitted via USB interface depending size local buffer total size data transmitted application Note LSO supported UDP packets Note IP tunneling supported LSO Note Steps exception reservation space TX Command Words may accom plished Host operating system DSGpage Microchip Technology Inc LAN Processing The FCT recognizes received frame LSO assertion Large Send Offload Enable bit TX Command A reads command word URX Buffer RAM The FCT copies stores template header For subsequent segments headers based upon template header inserted Additionally frame length word constructed segment With exception last segment length segments equal Max imum Segment Size Figure illustrates frame data stored TX FIFO LSO enabled The total size packet requires four segments created The last segment size less Maximum Segment Size FIGURE LSO TX FIFO FRAME STORAGE Segment TX Command B TX Command A Segment Segment Segment Segment Notes The size segments equals MSS The size segment less equal MSS Template Header LLL Header LLL Header LLL Header Based template header TX Command B TX Command A Frame Length Frame Length Frame Length Frame Length Frame Length Contains VLAN ID MSS frame processing flags Microchip Technology Inc DSGpage LAN The FCT responsible performing following functions LSO Compute IP checksum IPv Compute IP pseudoheader Compute TCP checksum Compute IP packet length Compute IP Identification field IPv Compute TCP Sequence Number field If IP options FCT copies unmodified packet Likewise TCP options also copied unmodified TCP packet Set TCP FIN PSH bits accordingly VLAN tag processing Request MAC generate FCS frame setting Insert FCS Pad TX Command A constructs frame If SNAP header FCT must update length field required frame The following sections break duties FCT per segment basis creating frames headers Initial Packet Generation For first packet segment FCT performs following header calculations IP Length Maximum Segment Size IP Header Size TCP Header Size Total Frame Length IP Length L Header VLAN Ethernet Length IP Length Compute IP Checksum IPv IP Identification Value programmed template IP header Compute TCP Checksum TCP Sequence Number Value programmed template TCP header TCP FIN flag TCP PSH flag Intermediate Packet Generation For intermediary packets segment FCT performs following header calculations IP Length Maximum Segment Size IP Header Size TCP Header Size Total Frame Length IP Length L Header VLAN Ethernet Length IP Length Compute IP Checksum IPv IP Identification Increment value previous IP packet Compute TCP Checksum TCP Sequence Number Value previous TCP header Maximum Segment Size TCP FIN flag TCP PSH flag Final Packet Generation For last packet segment FCT performs following header calculations Last frame TCP payload length TCP payload length N Maximum Segment Size N number previ ously transmitted segments IP Length Last Frame TCP Payload Length IP Header Size TCP Header Size Total Frame Length IP Length L Header VLAN Ethernet Length IP Length Note The FCT ignores IP MF flag NF flag fragment offset field The FCT ignores TCP URG RST SYN flags The TCP urgent pointer also ignored DSGpage Microchip Technology Inc LAN Compute IP Checksum IPv IP Identification Increment value previous IP packet Compute TCP Checksum TCP Sequence Number Value previous TCP header Maximum Segment Size TCP FIN flag set value specified TCP template header TCP PSH flag set value specified TCP template header FLUSHING THE TX FIFO The device allows Host flush entire contents FCT TX FIFO When flush activated internal read write pointers TX FIFO returned reset state Before flushing TX FIFO devices transmitter must stopped specified Section Once trans mitter stop completion confirmed FCT TX Enable bit cleared FIFO Controller RX FIFO Control Register FCTRXCTL stop TX FIFO operation The FCT TX Disabled bit TX Disabled Interrupt TXDISINT enabled assert TX FIFO hardware completed disabling process The FCT TX Reset bit shall set FIFO Controller RX FIFO Control Register FCTRXCTL initiate flush operation This bit cleared hardware flush operation completed After TX FIFO flushed transmitter may restarted specified Section TX FIFO operation may restarted asserting FCT TX Enable bit APPLICATION NOTE Software shall attempt flush TX FIFO pending URBs Bulk Out EP STOPPING AND STARTING THE TRANSMITTER To stop transmitter Host must perform following steps Software clears FCT TX Enable bit FIFO Controller TX FIFO Control Register FCTTXCTL Software polls FCT TX Disabled bit FIFO Controller TX FIFO Control Register FCTTXCTL con firm FCT TX disabled The FCT TX Disabled bit set FIFO Controller TX FIFO Control Register FCTTXCTL Software halts MAC transmitter clearing Transmitter Enable TXEN bit MAC Transmit Register MACTX Software polls Transmitter Disabled TXD bit MAC Transmit Register MACTX confirm MAC transmitter disabled The Transmitter Disabled TXD status bit set indicate MAC TX halted APPLICATION NOTE As alternative polling FCT TX Disabled andor Transmitter Disabled TXD TX Disabled Interrupt TXDISINT bit Interrupt Status Register INTSTS may used APPLICATION NOTE When device configured halfduplex operation possible collision happen FCT TX Enable cleared frame completed transmitted In case MAC assert abort signaling FCT frame shall dropped FCT Once TX path stopped Host optionally flush TX FIFO discussed Section The Host may reenable transmitter setting Transmitter Enable TXEN bit MAC Transmit Register MACTX followed setting FCT TX Enable bit FIFO Controller TX FIFO Control Register FCTTXCTL If frames pending TX FIFO ie TX FIFO purged transmission resume data Note TX Disabled Interrupt TXDISINT persist FCT TX Disabled status bit Trans mitter Disabled TXD status bit MAC Transmit Register MACTX cleared Note The MAC continues read frame currently transmitted FCT frame transmit ted After frame transmitted FCT TX Disabled bit assert Microchip Technology Inc DSGpage LAN RECEIVE FILTERING ENGINE RFE The RFE receives Ethernet frames Ethernet MAC processes passes RX FCT The RFE responsible filtering received Ethernet frames verifying TCPUDPICMPIGMP IP checksum removing VLAN tag When receiving frame MAC RFE obtain frame data status information Upon completion frame processing RFE encapsulates status status information obtained MAC passes information along frame data FCT form RX Command A RX Command B RX Command C The RFE enabled remove VLAN tag frame VLAN tag stripping controlled Enable VLAN Tag Stripping bit Receive Filtering Engine Control Register RFECTL If bit set tag stripped If clear RFE modify frame way The RFE provides Layer Checksum enabled VLAN ID via RX Command B RX Command A RX Command C contain frames status When RFE determines frame checksum error sets appropriate error bits RX Command A identify error condition Frame Filtering The RFE filters Ethernet frames processing Ethernet source address Ethernet destination address VLAN ID The following frame filtering options supported Global Unicast Receive unicast frames Global Multicast Receive multicast frames Broadcast Filter Discard broadcast frames Perfect Address Filtering Hash Address Filtering VLAN Filtering UntaggedVID PERFECT ADDRESS FILTERING The RFE provides perfect address filtering This represents first level frame filtering There addresses available purpose stored MAC Address Perfect Filter Registers ADDRFILTx Each entry may configured either destination source address Table illustrates entry Note If multiple VLAN tags present frame RFE removes first tag adjacent MAC source address Note The FCT rewind frames failed checksum validation FCT RX FIFO DSGpage Microchip Technology Inc LAN Destination address filtering enabled via Enable Destination Address Perfect Filtering DPF bit Receive Filtering Engine Control Register RFECTL Source address filtering enabled Enable Source Address Perfect Filtering SPF bit If source destination address filtering enabled frame discarded match present fields In case destination address match may also occur via hash filter After receiving frame RFE compare entries table parsing destination source address Filters added changed via MAC Address Perfect Filter Registers ADDRFILTx The entries may changed run time HASH ADDRESS FILTERING The RFE supports imperfect filtering MAC destination address This allows number address filters exceed number provided perfect filters By default hash filtering enabled multicast unicast destination addresses Hash filtering never applies broadcast addresses The Enable Multicast Address Hash Filtering MHF Enable Destination Address Hash Fil tering DHF bits Receive Filtering Engine Control Register RFECTL enables address hash filter respective frame type The RFE computes hash destination address via CRC calculation The hash result used index Hash Address Filter table stored VHF Figure illustrates layout VHF position Hash Address Filter table within The filter table DWORDS length holds entries Each entry single bit within DWORD array At start new frame CRC initialized value FFFFFFFFh The CRC updated byte destination address The following algorithm used update CRC time Let denote exclusive operator Data received data byte included checksum CRC contain calculated CRC checksum F F intermediate results calculated data byte determined part CRC Calculate F CRC Data F CRC Data F CRC Data F CRC Data TABLE PERFECT ADDRESS ENTRY FORMAT BIT DESCRIPTION Address Valid When set bit indicates entry valid data used perfect filtering Address Type When set bit indicates MAC Address represents MAC source address Otherwise entry applies MAC destination address MAC Address This field holds bit MAC address matched RFE The MAC address storage scheme matches RXADDRH RXADDRL registers see Table RXADDRL RXADDRH Byte Ordering Note The hash filter result false positives Therefore Host must validate destination address Microchip Technology Inc DSGpage LAN F CRC Data F CRC Data F CRC F Data F CRC F Data The CRC updated follows CRC CRC F CRC CRC F F CRC CRC F F F CRC CRC F F F CRC CRC F F F CRC CRC F F F CRC CRC F F CRC CRC F F CRC CRC F F F CRC CRC F F CRC CRC F CRC CRC F CRC CRC F F CRC CRC F F F CRC CRC F F F F CRC CRC F F F F CRC CRC F F F F CRC CRC F F F F F CRC CRC F F F F F CRC CRC F F F F F F CRC CRC F F F F F F CRC CRC F F F F F CRC CRC F F F F F CRC CRC F F F F F F CRC F F F F F F CRC F F F F F CRC F F F F F CRC F F F F CRC F F F CRC F F F CRC F F CRC F DSGpage Microchip Technology Inc LAN The upper bits resultant CRC extracted RFE This value provides bit location filter table examined If respective bit asserted frame passes hash filter Bits reference DWORD within table used bits index bit entry Figure illustrates decoding FIGURE HASH FILTER DECODING Address Address Address CRC This portion hashed destination address CRC selects DWORD hash table CRC This portion hashed destination address CRC selects bit within DWORD entry If selected bit set frame passes hash filter Microchip Technology Inc DSGpage LAN VLAN FILTERING The RFE provides ability filter VLAN tag A VLAN tag present type field matches value indicated VLAN Type Register VLANTYPE h When multiple VLAN tags present RFE considers first tag This defined tag immediately adja cent source address The RFE may configured discard frames pass frames VLAN tag This controlled Untagged Frame Filtering UF bit Receive Filtering Engine Control Register RFECTL When RFE encounters tagged frame VLAN tag stripped The VLAN ID placed VLAN Tag field RX Command B Frame VLAN tagged bit RX Command A set The bit VID extracted VLAN tag used VLAN filtering Enable VLAN Filtering VF bit Receive Filtering Engine Control Register RFECTL set The VID maps bit VLAN ID Filter Table contained VMF Figure illustrates mapping If corresponding bit set frame passes VLAN filtering If filtering enabled VID present VLAN ID Filter Table mapped bit clear frame dropped FIGURE VLAN ID FILTER DECODING Address Address Address VID This portion VLAN ID selects DWORD within VLAN filtering table VID This portion VID selects bit within DWORD entry If bit set frame passes VLAN ID filter DSGpage Microchip Technology Inc LAN VHF ORGANIZATION The VHF RAM contains tables necessary perform VLAN filtering hash based destination address filtering Figure shows locations VLAN filter table Hash filter table The tables contents addressed DWORD boundary VHF entries added changed via data port registers The Data Port Select Register DPSEL used specify VHF RAM The VHF entries may changed run time After reset event RFE automatically initialize contents VHF h While initialization prog ress data port accesses RAM wait stated FIGURE VHF RAM LAYOUT Destination Address Hash Filter VLAN ID Filter bits Microchip Technology Inc DSGpage LAN DETAILED FILTERING RULES Figure illustrates exact filtering process performed RFE FIGURE DETAILED FILTERING RULES Check Destination Address Type Check AB Check AM Check AU DA Multicast DA Broadcast DA Unicast Drop Frame Check DHF Check MHF Address Filtering Passed DA Hash Filter Check DPF DA Perfect Filter SA Perfect Filter Check SPF PASS FAIL False False True True False FAILPASS True FAILPASS True False Check UF Frame Untagged True False PASS True Check VF VID Filter True VLAN Filtering Passed False False FAIL True True True False False False Check DPF False True DSGpage Microchip Technology Inc LAN Checksum Offload The RFE supports offloading IP checksum TCPUDP checksum L checksum Both IPv IPv supported The RFE supports following IEEE frame types Type II Ethernet frames Ethernet SNAP frames q VLAN tags supported The RFE capable recognizing two VLAN tags excludes checksum calculations The type used recognize VLAN tag defined VLAN Type Register VLANTYPE This value defaults h IP CHECKSUM A value h type field indicates frame IPv A value DDh type field indicates frame IPv IP checksum offload enabled Enable IP Checksum Validation bit Receive Filtering Engine Control Register RFECTL set If IP checksum found erroneous IP Checksum Error bit RX Command A asserted RFE signals FCT abort frame The IP Checksum Error also asserted IP header less bytes size indicated IP Header Length The IP checksum bit ones complement ones complement sum bit groups IP header The checksum verified calculating bit ones complement sum across IP header This calculation includes IP checksum If final result FFFFh packet valid IP checksum LAYER CHECKSUM The Layer checksum TCPUDP checksum enabled Enable TCPUDP Checksum Validation bit Receive Filtering Engine Control Register RFECTL set The Layer checksum IGMP checksum enabled Enable IGMP Checksum Validation bit Receive Filtering Engine Control Register RFECTL set Likewise Layer checksum ICMP checksum enabled Enable ICMP Checksum Validation bit Receive Filtering Engine Control Register RFECTL set The Layer checksum bit ones complement sum entire layer packet The checksum calculated bits time In case odd sized frame extra byte zero used pad bits Consider following packet DA SA Type B B B BN FCS Let A B A B If packet even number octets checksum B B C B B C BN BN CN Where C C CN carry results intermediate sums If packet odd number octets checksum B B C B B C BN CN Note The IP header may larger DWORDs bytes IP options present IPv IP checksum Microchip Technology Inc DSGpage LAN Figure illustrates scope Layer checksum type II Ethernet frame The calculation starts type field include FCS Consider case frame Ethernet frame VLAN tag The RFE bypasses DA SA VLAN tag SNAP header type fields The calculation begins byte immediately following type field The calculation include FCS The checksum placed Raw L Checksum field RX Command B This raw checksum useful cases layer protocol IP IP fragmented packets FIGURE LAYER CHECKSUM TYPE II ETHERNET FIGURE LAYER CHECKSUM FRAME Note If neither Enable TCPUDP Checksum Validation Enable ICMP Checksum Validation Enable IGMP Checksum Validation bits Receive Filtering Engine Control Register RFECTL set value Raw L Checksum field undefined Frame Data DST SRC T Y P E Frame Data F C S Layer Checksum DST SRC V I D L Packet F C S S N A P S N A P L e n DSAP SSAP CTRL OUI OUI PID Layer Checksum DSGpage Microchip Technology Inc LAN TCP CHECKSUM If RFE detects TCP header attempt verify TCP checksum Enable TCPUDP Checksum Val idation bit Receive Filtering Engine Control Register RFECTL set TCP indicated IP Protocol The TCP checksum covers TCP header TCP data pseudo header The pseudo header consists Source IP Address Destination IP Address IP Protocol Number total number bytes TCP header data The latter field calculated follows Total Bytes TCP Header Data IP Total Length IP Header Length Because checksum done bit quantities pad byte zero may need placed adjacent last data byte This required case total number bytes odd Figure IPv Figure IPv illustrate scope TCP checksum The RFE calculates bit ones complement sum TCP header TCP data pseudo header If final result FFFFh packet passes TCP checksum If final result FFFFh checksum fails TCPUDPICMPIGMP Checksum Error bit set If IP packet fragmented TCP checksum validated A fragmented packet determined following conditions The first fragment indicated IP headers MF flag set fragment offset value zero Subsequent fragments determined IP Fragment Offset field value greater zero Note There length field TCP header used This must calculated via IP header Note See RFC details checksum computation FIGURE TCP CHECKSUM IPV Source IP Address Zero byte added order force bit alignment Destination IP Address Zero IP Protocol Number Number bytes TCP header data TCP Header Zero TCP Data Pseudo Header TCP Packet Microchip Technology Inc DSGpage LAN FIGURE TCP CHECKSUM IPV Source IP Address Zero byte added order force bit alignment Destination IP Address Zero Next Header TCP TCP Header Zero Pseudo Header TCP Packet Number bytes TCP header data TCP Data DSGpage Microchip Technology Inc LAN UDP CHECKSUM If RFE detects UDP header attempt verify UDP checksum Enable TCPUDP Checksum Validation bit Receive Filtering Engine Control Register RFECTL set UDP indicated IP protocol The UDP checksum calculation nearly identical TCP checksum procedure The scope UDP check sum shown Figure IPv Figure IPv The UDP checksum optional IPv A value h indicates checksum used If IPv used TCPUDPICMPIGMP Checksum Error status bit asserted encountering condition A zero UDP checksum valid IPv When IPv used checksum h results assertion TCP UDPICMPIGMP Checksum Error bit If IP packet fragmented UDP checksum validated See Section details identify fragmented packet Note The UDP Length field pseudo header equivalent UDP message length UDP header Therefore unlike TCP case length calculated numerically IP header Note Typically UDP checksum generation results h value FFFFh inserted UDP checksum field FIGURE UDP CHECKSUM IPV Source IP Address Zero byte added order force bit alignment Destination IP Address Zero IP Protocol Number UDP Length Zero UDP Data UDP Source Port UDP Destinations Port UDP Message Length UDP Checksum Pseudo Header UDP Packet Microchip Technology Inc DSGpage LAN FIGURE UDP CHECKSUM IPV Source IP Address Zero byte added order force bit alignment Destination IP Address Zero UDP Length Zero UDP Data UDP Source Port UDP Destinations Port UDP Message Length UDP Checksum Pseudo Header UDP Packet Next Header UDP DSGpage Microchip Technology Inc LAN ICMP CHECKSUM If RFE detects ICMP header attempt verify ICMP checksum configured ICMP indicated IP protocol IPv datagram The ICMP checksum bit ones complement ones com plement sum ICMP message starting ICMP Type field ICMPv utilized IPv This indicated next header value In case checksum bit ones complement ones complement sum entire ICMPv message starting ICMPv message type field prepended pseudoheader IPv header fields The inclusion pseudoheader ICMPv check sum change IPv See Figure definition IPv pseudoheader The Next Header value used pseudoheader ICMP checksum validation enabled setting Enable ICMP Checksum Validation bit Receive Filtering Engine Control Register RFECTL If IP packet fragmented ICMP checksum validated See Section details iden tify fragmented packet IGMP CHECKSUM If RFE detects IGMP header attempt verify IGMP checksum configured IGMP indicated IP protocol The checksum bit ones complement ones complement sum whole IGMP message entire IP payload IGMP checksum validation enabled setting Enable IGMP Checksum Validation bit Receive Filtering Engine Control Register RFECTL If IP packet fragmented IGMP checksum validated See Section details iden tify fragmented packet Checksum Summary Table summarizes checksum offload ability RFE various L L configurations TABLE CHECKSUM OFFLOAD CAPABILITY SUMMARY PACKET TYPE IP CHECKSUM CAPABLE TCPUDP CHECKSUM CAPABLE ICMP CHECKSUM CAPABLE IGMP CHECKSUM CAPABLE RAW CHECKSUM Type II Ethernet Yes Yes Yes Yes Yes SNAP Header Yes Yes Yes Yes Yes Single VLAN Tag Yes Yes Yes Yes Yes Stacked VLAN Tags Yes Yes Yes Yes Yes IPv Yes Yes Yes Yes Yes IPv No Yes Yes No Yes IP Fragment Yes No No No Yes IP Options Yes Yes Yes Yes Yes TCP UDP Options Yes Yes NA NA Yes L protocol TCP UDP Yes No NA NA Yes L protocol IP No No No No Yes Microchip Technology Inc DSGpage LAN Note Fragmentation supported HopbyHop Destination Routing extension headers supported IPv next header options Note No Yes Yes No Yes IPv tunneled IPv Yes IPv Yes Yes No Yes IPv tunneled IPv No No No No Yes TABLE CHECKSUM OFFLOAD CAPABILITY SUMMARY CONTINUED PACKET TYPE IP CHECKSUM CAPABLE TCPUDP CHECKSUM CAPABLE ICMP CHECKSUM CAPABLE IGMP CHECKSUM CAPABLE RAW CHECKSUM DSGpage Microchip Technology Inc LAN ETHERNET MAC The Ethernet Media Access controller MAC incorporates essential protocol requirements operating Ether netIEEE compliant node provides interface Ethernet PHY The MAC operate fullduplex Mbps halffullduplex Mbps mode When operating halfduplex mode MAC complies fully Section ISOIEC ANSIIEEE standard ANSIIEEE standards When operating fullduplex mode MAC complies IEEE x fullduplex operation standard The MAC provides programmable enhanced features designed minimize Host supervision bus utilization pre postmessage processing These features include ability disable retries collision dynamic FCS Frame Check Sequence generation framebyframe basis automatic pad field insertion deletion enforce minimum frame size attributes automatic retransmission detection collision frames The primary attributes MAC Function Interfaces Ethernet PHY Transmit receive message data encapsulation Framing frame boundary delimitation frame synchronization Error detection physical medium transmission errors FCS checkingstrippinggeneration Preamble strippinggeneration Media access management Medium allocation collision detection except fullduplex operation Contention resolution collision handling except fullduplex operation Flow control fullduplex mode Decoding control frames PAUSE command disabling transmitter Generation control frames PAUSE command Maintains minimum inter packet gap IPG Magic packetWakeOnLAN WOL detection Remote wakeup frame detection Neighbor Solicitation offload ARP offload Implements Simple Network Management Protocol SNMP Remote Monitoring RMON management counter sets The transmit receive data paths separate within device MAC USB interface allowing highest performance especially fullduplex mode On backend MAC interfaces PHY via internal GMII MII ports The GMII port used Mbps operation MII port used Mbps operation The devices registers also provide mechanism accessing PHYs registers internal SMI Serial Management Interface bus The FCT RX TX FIFO well URX FIFO UTX FIFO allow increased packet buffer storage MAC The FIFOs conduit USB interface MAC transmitted received data various commandstatus information passed Deep FIFOs allow high degree latency tolerance relative var ious transport OS software stacks reducing minimizing overrun conditions Collision Handling When collision detected transmission data halted Jam pattern transmitted After collision MAC attempt retransmit frame The time frame retransmitted determined truncated binary exponential backoff algorithm The backoff limit selected Back Off Limit BOLMT field Hardware Con figuration Register HWCFG The units delay slot times slot time equivalent bit time The MAC also controls rewindfr releasefr signals FCT The rewindfr signal used support frame retransmission collision occurs After frame successfully transmitted aborted due excessive col lisions late collisions releasefr signal asserts indicate MAC done processing current frame ready next frame Microchip Technology Inc DSGpage LAN Flow Control The devices Ethernet MAC supports fullduplex flow control using pause operation control frame Fullduplex flow control also supported based manual transmission flow control frames via automatic transmission flow control frames determined high low watermark threshold levels RX FIFO FULLDUPLEX FLOW CONTROL The pause operation inhibits data transmission data frames specified period time A Pause operation consists frame containing globally assigned multicast address C programmed unicast address PAUSE opcode parameter indicating quantum slot time bit times inhibit data transmissions The PAUSE parameter may range slot times The RX Flow Control Enable RXFCEN bit Flow Control Register FLOW enables receive MAC flow control function When bit set Ethernet MAC logic receiving frame reserved multicast address uni cast address PAUSE opcode inhibits data frame transmissions length time indicated If Pause request received transmission progress pause take effect transmission complete Control frames received processed MAC The setting Forward Pause Frames FPF bit Flow Control Register FLOW determines whether passed Transmit pause frames may generated manually automatically based RX FIFO threshold levels Setting Force Transmission TX Flow Control Frame FORCEFC bit Flow Control Register FLOW initiate transmission Pause Control Frame The Pause time specified Pause Time FCPT field Flow Control Register FLOW The TX Flow Control Enable TXFCEN bit Flow Control Register FLOW enables automatic generation trans mit pause frames When bit set MAC uses internal flow control onoff signals generated FCT trigger pause frame transmission The FCT signals MAC whenever threshold values programmed Flow Control Register FLOW crossed When RX FIFO reaches level set Flow Control On Threshold field FCT Flow Control Threshold Register FCTFLOW FCT asserts internal flow control signal causes MAC transmit pause frame containing pause time specified Pause Time FCPT field FLOW register When RX FIFO drops level set Flow Control Off Threshold field FCTFLOW FCT asserts internal flow control signal causes MAC transmit pause frame pause time zero The device send another pause frame RX FIFO level falls Flow Control Off Threshold exceeds Flow Control On Threshold Wake On LAN WOL Event Detection OVERVIEW The following bits Wakeup Control Status Register WUCSR enabled may allow WOL event detected Ethernet MAC asserted Perfect DA Frame Received PFDAFR Wakeup Frame Enable WUEN Magic Packet Enable MPEN Broadcast Wakeup Enable BCASTEN Similarly following bits Wakeup Control Status Register WUCSR enabled may allow assertion WOL event IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN Whenever WakeOnLAN Enable WOLEN set Power Management Control Register PMTCTL least one previously listed enable bits set device SUSPEND state following occurs encountering packet whose characteristics match specified enable bits Store frame RX FIFO SUSPEND The appropriate status bits set Wakeup Control Status Register WUCSR Wakeup Source Reg ister WKSRC depending settings enable bits characteristics packet Note Halfduplex operation supported Mbps mode DSGpage Microchip Technology Inc LAN A wakeup event signaled host The Host sends resume signaling All wakeup status bits cleared Wakeup Control Status Register WUCSR Wakeup Control Status Register WUCSR Resume Clears Remote Wakeup Status RESCLRWKPSTS bit set Power Management Control Register PMTCTL All wakeup enable bits Wakeup Control Status Register WUCSR Wakeup Control Status Reg ister WUCSR cleared Resume Clears Remote Wakeup Enables RESCLRWKPEN bit set Power Management Control Register PMTCTL The device transitions Normal state The Host examines data within devices registers memory determine occurred DETECTION OF WOL EVENTS The following sections describe general terms WOL events may enabled They assume fol lowing Resume Clears Remote Wakeup Status RESCLRWKPSTS Resume Clears Remote Wakeup Enables RESCLRWKPEN bits NOT set Power Management Control Register PMTCTL Perfect DA Detection Setting Perfect DA Wakeup Enable PFDAEN bit Wakeup Control Status Register WUCSR entering SUSPEND SUSPEND SUSPEND states places MAC Perfect DA detection mode In mode normal data reception disabled detection logic within MAC examines destination address received frame When frame whose destination address matches specified MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL received Perfect DA Frame Received PFDAFR bit WUCSR set remote wakeup issued The Host resume device The Host may read WUSCR WUSCR registers determine characteristics received packet con ditions caused remote wakeup The Perfect DA Wakeup Enable PFDAEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND state monitor next WOL event Note Multiple status bits may set WUCSR WUCSR packet Ie assume Perfect DA Frame Received PFDAFR IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Then Per fect DA Frame Received PFDAFR IPv TCP SYN Packet Received IPVTCPSYNRCD set IPv TCP SYN packet matching parameters set SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST SYN IPv TCP Ports Register SYNIPVTCPPORTS received Note If Resume Clears Remote Wakeup Status RESCLRWKPSTS set Power Management Control Register PMTCTL status bits available examination To get information Wakeup Source Register WKSRC may consulted Note More Perfect DA Frame Received PFDAFR bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics Microchip Technology Inc DSGpage LAN Wakeup Frame Detection Thirty two programmable wakeup frame filters supported Each filter bit byte mask indicates bytes frame compared MAC A CRC calculated bytes The result com pared filters respective CRC determine match exists Setting Wakeup Frame Enable WUEN bit Wakeup Control Status Register WUCSR places MAC Wakeup Frame detection mode In mode normal data reception disabled detection logic within MAC examines receive data preprogrammed Wakeup Frame patterns When wakeup pattern received Remote Wakeup Frame Received WUFR bit WUCSR set device places fully operational state remote wakeup issued The Host resume device read WUSCR WUCSR reg isters determine conditions caused remote wakeup The Wakeup Frame Enable WUEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND state monitor next WOL event Before putting MAC Wakeup Frame detection state application program must provide detection logic list sample frames corresponding byte masks This information provided writing Wakeup Filter x Configuration Register WUFCFGx Wakeup Filter x Byte Mask Registers WUFMASKx enabled filters Please refer indicated sections additional information registers The MAC provides programmable filters support many different receive packet patterns Whether filter enabled destination address type enabled filter determined Filter Enable Filter Address Type fields respectively Wakeup Filter x Configuration Register WUFCFGx If remote wakeup mode enabled remote wakeup function receives frames addressed MAC It checks frame enabled filters recognizes frame remote Wakeup Frame passes enabled filters address filtering CRC value match In order determine bytes frames checked CRC module MAC uses programmable byte mask programmable pattern offset eight supported filters The pattern offset defines location first byte checked frame The byte mask bit field specifies whether contiguous bytes within frame beginning pattern offset checked If bit j byte mask set detection logic checks byte pattern offset j frame wise byte pattern offset j ignored At completion CRC checking process CRC calculated using pattern offset byte mask compared expected CRC value associated filter If match occurs remote wakeup event sig naled The pattern offset expected CRC particular filter determined Filter Pattern Offset Filter CRC fields respectively Wakeup Filter x Configuration Register WUFCFGx The byte mask particular filter set Host writing four DWORD mask registers associated filter Wakeup Filter x Byte Mask Registers WUFMASKx block CRC calculated follows At start frame CRC initialized value FFFFh CRC updated pattern offset mask indicate received byte part checksum calculation The following algorithm used update CRC time Let denote exclusive operator Data received data byte included checksum CRC contain calculated CRC checksum F F intermediate results calculated data byte determined part CRC Calculate F CRC Data Note More Remote Wakeup Frame Received WUFR bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics DSGpage Microchip Technology Inc LAN F CRC F Data F CRC F Data F CRC F Data F CRC F Data F CRC F Data F CRC F Data F CRC F Data The CRC updated follows CRC CRC F CRC CRC CRC CRC CRC CRC CRC CRC CRC CRC CRC CRC F CRC CRC F CRC F F CRC F F CRC F F CRC F F CRC F F CRC F F CRC F CRC F Table indicates cases produce wakeup event Wakeup Frame Enable WUEN bit Wakeup Control Status Register WUCSR set All cases generate wakeup event Note As determined Filter Enable bit respective Wakeup Filter x Configuration Register WUFCFGx Note CRC matches Filter x CRC determined Filter CRC field respective Wakeup Filter x Configuration Register WUFCFGx Note As determined Filter Address Type field Wakeup Filter x Configuration Register WUFCFGx TABLE WAKEUP GENERATION CASES FILTER ENABLED Note CRC MATCH Note PASS REGULAR RECEIVE FILTER ADDRESS TYPE Note WAKEUP PACKET TYPE SUPPORTED Yes Yes Yes Multicast b Multicast Yes Yes Yes Unicast b Unicast Yes Yes Yes Passed Receive Filter xb Broadcast Multicast Unicast Microchip Technology Inc DSGpage LAN Magic Packet Detection Setting Magic Packet Enable MPEN bit Wakeup Control Status Register WUCSR places MAC Magic Packet detection mode In mode normal data reception disabled detection logic within MAC examines receive data Magic Packet When Magic Packet received Magic Packet Received MPR bit WUCSR set device places fully operational state remote wakeup issued The Host resume device read WUSCR WUCSR registers determine conditions caused remote wakeup The Magic Packet Enable MPEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND state monitor next WOL event In Magic Packet mode logic within MAC constantly monitors frame addressed node specific Magic Packet pattern It checks packets MACs address multicast address includes broadcast address meet Magic Packet requirement The MAC checks received frame pattern hFFFFFFFFFFFF synchronization stream des tination source address field Then MAC inspects frame repetitions MAC address without breaks interruptions In case break address repetitions MAC scans hFFFFFFFFFFFF pattern incoming frame The repetitions may anywhere frame must preceded synchronization stream The device also accept multicast frame long detects duplications MAC address If MAC address node h h h h h h MAC scans following data sequence Ethernet frame Destination Address Source Address FF FF FF FF FF FF FCS Broadcast Detection Setting Broadcast Wakeup Enable BCASTEN bit Wakeup Control Status Register WUCSR entering SUSPEND SUSPEND SUSPEND states places MAC Broadcast detection mode In mode normal data reception disabled detection logic within MAC examines destination address received frame When frame whose destination address FF FF FF FF FF FF received Broadcast Frame Received BCASTFR bit WUCSR set device places fully operational state remote wakeup issued The Host resume device read WUSCR WUCSR registers determine con ditions caused remote wakeup Note x indicates dont care Note More Magic Packet Received MPR bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics Note The MACs address specified MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL DSGpage Microchip Technology Inc LAN The Broadcast Wakeup Enable BCASTEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND states monitor next WOL event TCP SYN DETECTION The device supports wakeup receiving TCP SYN packet IPv IPv frame The Wakeup Control Status Register WUCSR contains bits control Windows Power Management features Two sets registers used control TCP SYN Detection one set IPv another IPv Their use discussed following sections The following sections describe general terms TCP SYN events may enabled They assume Resume Clears Remote Wakeup Status RESCLRWKPSTS Resume Clears Remote Wakeup Enables RES CLRWKPEN bits NOT set Power Management Control Register PMTCTL IPv TCP SYN Detection The following registers dedicated use detecting TCP SYN packet within IPv frame SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST SYN IPv TCP Ports Register SYNIPVTCPPORTS IPv TCP SYN detection occurs IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN bit set Wakeup Control Status Register WUCSR device SUSPEND SUSPEND SUSPEND states When conditions met logic within MAC process IPv frames whose destination address devices MAC address multicast address broadcast address follows A check made TCP protocol match within IPv header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST respectively whose source port destination port match specified SYN IPv TCP Ports Register SYNIPVTCPPORTS cause wakeup Upon detecting wakeup condition IPv TCP SYN Packet Received IPVTCPSYNRCD bit set WUSCR device places fully operational state remote wakeup issued The Host resume device read WUSCR WUCSR registers determine conditions caused remote wakeup Note More Broadcast Frame Received BCASTFR bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics programming MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL Ie reason RXADDRH RXADDRL retain default values Broadcast Frame Received BCASTFR well Perfect DA Frame Received PFDAFR would set reception Broadcast frame Note TCP SYN Detection enabled use device programmed enter SUS PEND SUSPEND SUSPEND states anticipation generating WOL event Its use state SUSPEND SUSPEND SUSPEND may result untoward operation unexpected results Note The registers set force match occur field contents compared Please refer register definition details Microchip Technology Inc DSGpage LAN The IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND states monitor next WOL event IPV TCP SYN DETECTION The following registers dedicated use detecting TCP SYN packet within IPv frame SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST SYN IPv TCP Ports Register SYNIPVTCPPORTS IPv TCP SYN detection occurs IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN bit set WUCSR device SUSPEND SUSPEND SUSPEND states When conditions met logic within MAC process IPv frames whose destination address devices MAC address multicast address broadcast address follows A check made TCP protocol match within IPv header extension header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST respectively whose TCP ports IPv payload TCP packet match specified SYN IPv TCP Ports Register SYNIPVTCPPORTS cause wakeup Upon detecting wakeup con dition IPv TCP SYN Packet Received IPVTCPSYNRCD bit set WUSCR device places fully operational state remote wakeup issued The Host resume device read WUSCR WUCSR registers determine conditions caused remote wakeup The IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN bit well enable bits WUCSR WUCSR must cleared order permit MAC resume normal receive operation The Host must also clear status bits WUCSR WUCSR entering SUSPEND SUSPEND SUSPEND states monitor next WOL event Note More IPv TCP SYN Packet Received IPVTCPSYNRCD bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics Note The IPv TCP SYN packet must valid order packet detection signaled The header check sum TCP checksum FCS calculated must agree packet contents order packet considered detection analysis Note The registers set force match occur protocol field contents compared Please refer register definition details Note More IPv TCP SYN Packet Received IPVTCPSYNRCD bit may set packet WUCSR WUCSR depending setting enable bits packets characteristics Note The IPv TCP SYN packet must valid order packet detection signaled The TCP checksum FCS calculated must agree packet contents order packet considered detection analysis DSGpage Microchip Technology Inc LAN Always Always Connected AOAC This device supports Connected Standby state Microsofts instanton alwaysconnected power model similar smartphone devices The intent Connected Standby enable PC resume sleep extremely quickly typically less milliseconds The performance resume Connected Standby almost always faster traditional Sleep S state significantly faster resume Hibernate S Shutdown S In Connected Standby certain networking tasks offloaded host CPU device conserve system power enable network maintain basic L connectivity For device ARP NS offloads enabled minimize host wake ups Additionally device configured detect wakeup event upon detection awakens CPU In case wake event wakeup frame stored FCT RX FIFO This required maintain higher layer protocol connections enable host software determine cause wake Any frames received wakeup event also stored FCT RX FIFO This coalescing packets allows windows process batches packets single pass without potentially breaking protocols The following wake events supported Connected Standby WOL Wakeup Frame Magic Packet Broadcast Frame Perfect DA Link Status Connected Link Status Disconnected GPIO Assertion TCP SYN The steps AOAC support follows An extended period time expires Ethernet packet transmission reception The timescale typically order seconds Driver enables SUSPEND Power Management Control Register PMTCTL Driver enables NS Offload ARP Offload Driver configures desired wakeup events Driver enables wakeup packet storage FCT RX FIFO via Store Wakeup Frame STOREWAKE bit Wakeup Control Status Register WUCSR Device suspended host Neighbor Solicitation NS Offload NS Offload power management feature permits device respond NS request generating trans mitting required NA response packet It result generation wake event The following registers used facilitate NS offload NSx IPv Destination Address Register NSxIPVADDRDEST NSx IPv Source Address Register NSxIPVADDRSRC NSx ICMPv Address Register NSxICMPVADDR NSx ICMPv Address Register NSxICMPVADDR Note AOAC Connected Standby introduced Windows X operating systems Note For registers x Note The registers set force match occur protocol field contents compared Please refer register definition details Microchip Technology Inc DSGpage LAN These registers used NS Offload Enable NSOFFLOADEN bit set Wakeup Control Status Register WUCSR When enabled logic within MAC shall examine IPv frames whose Ethernet destination address matches either devices MAC address multicast address broadcast address Frames meet ing criteria shall ignored The headers IPv frames matching aforementioned criteria checked follows IPv DA com pared NSx IPv Destination Address Register NSxIPVADDRDEST NSx ICMPv Address Register NSxICMPVADDR NSx ICMPv Address Register NSxICMPVADDR One three compares must match IPv SA compared NSx IPv Source Address Register NSxIPVADDRSRC When NSx IPv Source Address Register NSxIPVADDRSRC set h IPv SA check ignored A match yielded In event IPv header destination address solicited node multicast address ie prefix matches FFFF upper three bytes NSxIPvADDRDEST NSx IPv Destina tion Address Register NSxIPVADDRDEST compared last bits IPv header destination address If IPv DA SA checks pass Next Header field IPv header extension headers specify ICMPv check made determine whether NS Neighbor Solicitation request made ICMP type code within ICMPv header If target address specified NS request compared addresses contained NSx ICMPv Address Register NSxICMPVADDR NSx ICMPv Address Register NSxICMPVADDR If match occurs either comparison ICMPv checksum good errors occurred frame MAC shall transmit NA response frame sender The NS frame must validated per checks defined section RFC Frames fail validation checks discarded NA response frames following characteristics Frame header DA SA frame header NS packet SA devices MAC address Type DDh IPv header SA When NA SA Select NASASEL Wakeup Control Status Register WUCSR cleared Target address NS packet used When set value NSx IPv Destination Address Register NSxIPVADDRDEST used DA SA NS packet specified If NS packet contained unspecified address IPv SA DA FF Hop limit ICMPv Type Code Checksum set checksum bit complement complement sum calculated entire message starting pseudoheader IPv header fields next header Router flag Solicited flag Destination Address equal FF otherwise Override flag Reserved This bit field Target address target address NS packet Option devices MAC address frame header DSGpage Microchip Technology Inc LAN ARP Offload ARP Offload power management feature permits device respond ARP request generating transmitting required response packet The following registers used facilitate ARP offload ARP Sender Protocol Address Register ARPSPA ARP Target Protocol Address Register ARPTPA These registers used ARP Offload Enable ARPOFFLOADEN bit set WUCSR When enabled logic within MAC examine frame type received Ethernet frames ARP frames frame type h whose destination address matches devices MAC address broadcast address examined Frames ARP frames frames ARP frames whose destination address fit selection criteria ignored The following fields ARP header checked ensure set indicated values mismatch occurs frame ignored Hardware Type HTYPE x Ethernet Protocol Type PTYPE x IPv Hardware Address Length HLEN x Ethernet Protocol Address Length PLEN x IPv Opcode OP x Request The contents ARP Sender Protocol Address Register ARPSPA ARP Target Protocol Address Register ARPTPA compared SPA TPA fields respectively ARP message If contents registers match contents message MAC TX signaled transmit ARP response frame sender ARP response frames following characteristics Frame header DA SA frame header ARP packet SA devices MAC address Type h ARP message Hardware type Protocol type h Hardware length Protocol length Sender HA devices MAC address Sender IP TPA field ARP request packet Target HA SHA field ARP request packet Target IP SPA field ARP request packet Note The IPv TCP SYN Packet Received IPVTCPSYNRCD bit Wakeup Control Status Register WUCSR set whenever NS packet received time interval NS Offload Enable NSOFFLOADEN set subsequently cleared This bit status bits contained Wakeup Control Status Register WUCSR Wakeup Control Status Register WUCSR cleared prior entering SUSPEND state NS Packet Received NSRCD automati cally cleared exiting SUSPEND state whenever Resume Clears Remote Wakeup Status RESCLRWKPSTS bit set Power Management Control Register PMTCTL Note The registers set force match occur protocol field contents compared Please refer register definition details Microchip Technology Inc DSGpage LAN Automatic Speed Duplex Detection The device permits manual automatic control speed duplex operation The Automatic Speed Detection ASD bit MAC Control Register MACCR controls whether MAC operational speed determined automatically manually set When ASD set MAC ignores setting MAC Configuration CFG field MAC Control Register MACCR automatically determines speed operation The MAC samples internal receive clock signal accomplish speed detection reports last deter mined speed via MAC Configuration CFG field When ASD zero setting MAC Configuration CFG field determines operational speed The Automatic Duplex Detection ADD bit MAC Control Register MACCR controls whether MAC operates manual automatic duplex mode operation When bit set MAC ignores setting Duplex Mode DPX bit MAC Control Register MACCR automatically determines duplex operational mode The MAC uses PHY status signal accomplish mode detection reports last determined status via Duplex Mode DPX bit When ADD zero setting Duplex Mode DPX bit determines Duplex operation See Section Category Twisted Pair Media Interface additional information On loss SYNC MAC commence automatic speed andor duplex detection depending setting ASD ADD Loopback Operation The following Loopback modes available PHY Loopback Mode MAC Internal Loopback Mode This mode configured via Internal Loopback Operation Mode INTLOOP bit MAC Control Register MACCR It valid fullduplex mode operation In loopback mode TX frame received Inter nal GMII interface sent back MAC without sent PHY Note The ARP Packet Received ARPRCD bit WUCSR set whenever ARP request received time interval ARP Offload Enable ARPOFFLOADEN set subsequently cleared This bit status bits contained WUCSR WUCSR cleared prior entering SUSPEND state ARP Packet Received ARPRCD automatically cleared exiting SUS PEND state whenever Resume Clears Remote Wakeup Status RESCLRWKPSTS bit set Power Management Control Register PMTCTL Note The ARP Offload Enable ARPOFFLOADEN bit WUCSR register must cleared order MAC resume normal receive transmit operation Failure clear bit enable bits contained WUCSR WUCSR upon returning Normal state setting bit normal operation result untoward operation unexpected results FIGURE LOOPBACK OPERATIONAL MODES MAC MAC PHY PHY Internal Loopback PHY Loopback DSGpage Microchip Technology Inc LAN az EEE Support The device supports Energy Efficient Ethernet defined revision IEEE az standard EEE support enabled Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR TX LPI GENERATION The process MAC indicate LPI requests PHY divided two sections First concept Client basically source data MAC needs transmit This includes packet data via TX FCT pause frames request via RX FCT ARP NS offload frames internally generated MAC due reception certain frames The second section MAC low level FSM includes concepts IDLE DEFERRAL IFG PREAMBLE DATA FCS Client LPI Requests MAC The Client MAC LPI request process shown Figure When TX FCT empty time microseconds specified EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT TX LPI request asserted MAC This managed internal FCT TX Empty Timer A setting us possible time If TX FCT becomes empty timer running timer reset ie empty time cumulative Once TX LPI requested TX FCT becomes empty TX LPI request negated The Client shall return waiting TX FCT empty Note conceivable TX LPI request MAC asserted single clock cycle The TX LPI request optionally automatically removed time specified EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDELAY anticipation periodic transmissions This func tion enabled Energy Efficient Ethernet TX LPI Automatic Removal Enable EEETXLPIAUTOREMOV ALEN bit The TX FCT Empty timer reset client returns waiting TX FCT empty request delay time TX LPI requests asserted Energy Efficient Ethernet Enable EEEEN bit set MAC Control Register MACCR current speed Mbps Mbps current duplex full autonegotiation result indi cates local partner device support EEE current operating speed In order prevent unstable link condition PHY link status also must indicate one second LPI requested FIGURE CLIENT LPI REQUEST GENERATION TX FCT Empty EEETXLPIREQUESTDELAY Pause EEETXLPIAUTOREMOVALDELAY EEEEN Full Duplex Mbs AN EEE AN LP EEE Mbs AN EEE AN LP EEE second ARP Resp NS Resp Client LPI Request MAC Link Int PHY Ext PHY Microchip Technology Inc DSGpage LAN TX LPI requests asserted even Transmitter Enable TXEN bit MAC Transmit Register MACTX cleared When TX LPI requested MAC Energy Efficient Ethernet Start TX Low Power Interrupt EEESTARTTX LPIINT bit set This bit may generate USB interrupt Energy Efficient Ethernet Start TX Low Power Enable EEESTARTTXLPIEN set When TX LPI request deasserted due expiration EEE TX LPI Automatic Removal Delay Reg ister EEETXLPIAUTOREMOVALDELAY timer Energy Efficient Ethernet Stop TX Low Power Interrupt EEESTOPTXLPIINT bit set This bit may generate USB interrupt Energy Efficient Ethernet Stop TX Low Power Enable EEESTOPTXLPIEN set Also TX LPI request deasserted due automatic removal Energy Efficient Ethernet TX Wake EEETXWAKE bit set Energy Efficient Ethernet TX Wake Enable EEETXWAKEEN set Energy Efficient Ethernet TX Wake EEETXWAKE set causes EEE WAKEUP Status EEEWUPS set EEE WAKEUP Status EEEWUPS turn may generate USB remote wakeup event EEE WAKEUP Enable EEEWAKE UPEN set EEE TX Wake required operate SUSPEND Power state however hardware intentionally enforce power state mapping since left SW driver properly match wake events power states Flow Control ARP Response NS Response Packet Interaction It possible pause frame automatically generated based RX FCT levels RX FCT overflow manual generated via FORCEFC bit FLOW register ARP NS response packet needs transmitted waiting TX FCT empty timer expire When packets necessary TX FCT empty timer restart paused If packet started waiting TX FCT empty timer finishes following wait time TX LPI requested following packet ie LPI request delayed If TX FCT becomes empty packet transmitted TX FCT empty timer reset normally would happen TX LPI requested It also possible pause frame ARP NS response packet needs transmitted TX LPI request asserted When packets necessary TX LPI request deasserted packet presented MAC transmission The MAC described defer appropriate wake timer expired transmitting packet Once packet sent MAC TX LPI immediately reasserted assuming FCT empty timer still expired EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOV ALDELAY timer expired The MAC described finish packet transmission signaling LPI PHY Removal LPI request due flow control ARP NS response packets reset FCT empty timer reset pause EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDE LAY timer MAC LPI Request PHY The MAC always finish current packet signaling TX LPI PHY It possible TX LPI request Client asserted deasserted packet This result TX LPI request PHY trigger wake timer described The MAC generate TX LPI requests PHY even Transmitter Enable TXEN bit MAC Transmit Reg ister MACTX cleared DSGpage Microchip Technology Inc LAN az specifies usage simplified full duplex MAC carrier sense deferral Basically means TX LPI request PHY deasserted MAC defer time specified EEE Time Wait TX System Reg ister EEETWTXSYS addition normal IPG sending frame This shown Figure In part A figure carrier indicator set TX LPI request PHY asserted The wake timer tw timer triggered TX LPI request PHY deasserted wake timer satisfied carrier indicator cleared Note separate TX wait values depending speed operation Part B figure shows deferring indicator set either frame transmitted carrier indicator active Once frame transmission finished logically carrier indicator cleared IFG timer triggered IFG timer satisfied deferring indicator cleared Part C figure shows MAC transmitter waits clearing deferring indicator transmitting frame This unchanged Selecting source transmit data Following wake Currently presented simultaneous request transmit FCT data ARP NS responses pause packets MAC prioritizes pause packets sources In order minimize impact wake time latency transmitting pause packet choice data source must made expiration wake time As example assume TX LPI maximum size transmit packet written TX FCT Also assume wake time RX FCT FIFO level reaches pause threshold request made pause packet transmitted At expiration wake time packet TX FCT selected transmitted eventual pause packet would waited wake time portion plus maximum packet transmit time The additional wake time may accounted RX FCT threshold level setting overflow might occur result To alleviate issue pause packet selected expiration wake time Halting GMII TX Clock Once TX LPI request asserted MAC optionally based Energy Efficient Ethernet TX Clock Stop Enable EEETXCLKSTOPEN bit MAC Control Register MACCR may halt GMII GTXCLK output The MAC provides least clock cycles GTXCLK following assertion TX LPI request halting clock The MAC provides least clock cycle GTXCLK deassertion TX LPI request TX LPI Counters The MAC maintains counter EEE TX LPI Transitions counts number times TX LPI request PHY changes deasserted asserted The counter writable clear read The MAC maintains counter EEE TX LPI Time counts microseconds amount time TX LPI asserted Note counter include time specified EEE Time Wait TX System Register EEETWTXSYS The counter writable clear read Both counters required operate SUSPEND SUSPEND Normal Configured Power states FIGURE TX LPI WAKE TIMER twtimer carrier OFF start twtimer carrier ON PHY LPI request twtimer carrier ON PHY LPI request twtimer EEETWTXSYS IFGtimer deferring FALSE start IFGtimer deferring TRUE carrier ON transmitting TRUE IFGtimer deferring TRUE carrier OFF transmitting FALSE IFGtimerdone IDLE transmitting FALSE PREAMBLE SFD transmitting TRUE client data request DEFER transmitting FALSE deferring FALSE DATA FCS transmitting TRUE Part A wake timer Part B defer Part C MAC TX Microchip Technology Inc DSGpage LAN RX LPI DETECTION In order provide robustness RX LPI seen active PHY RX clocks order considered valid active seen inactive PHY RX clocks order considered valid inactive LPI Affect Automatic Speed Detection It possible PHY halt RXCLK indicating LPI least RX clocks LPI occur RXCLK stopped When RXCLK restarted due wake signaling least RX clock RX LPI occur PHY indicates normal IDLE Decoding LPI The MAC decode start RX LPI indication set Energy Efficient Ethernet RX Low Power Interrupt EEERXLPIINT bit This bit may generate USB interrupt Energy Efficient Ethernet RX Low Power Enable EEERXLPIEN set The MAC decode end RX LPI indication Energy Efficient Ethernet RX Wake Enable EEERX WAKEEN set MAC set Energy Efficient Ethernet RX Wake EEERXWAKE Energy Efficient Ethernet RX Wake EEERXWAKE set causes EEE WAKEUP Status EEEWUPS set EEE WAKEUP Status EEEWUPS turn may generate USB remote wakeup event EEE WAKEUP Enable EEEWAKEUPEN set EEE RX Wake required operate SUSPEND SUSPEND Power states however hardware intentionally enforce power state mapping since left software driver properly match wake events power states The MAC decode LPI indication Energy Efficient Ethernet Enable EEEEN bit set MAC Control Register MACCR current speed Mbs Mbs current duplex full autonegotia tion result indicates local partner device supports EEE current operating speed In order pre vent unstable link condition PHY link status also must indicate one second LPI decoded The MAC decode LPI indication even Receiver Enable RXEN MAC Receive Register MACRX cleared RX LPI Counters The MAC maintains counter EEE RX LPI Transitions counts number times LPI indication PHY changes deasserted asserted The counter writable clear read The MAC maintains counter EEE RX LPI Time counts microseconds amount time PHY indi cates LPI The counter writable clear read Both counters required operate SUSPEND SUSPEND Normal Configured Power states MAC Reset Watchdog Timer A portion MAC operates clocks generated Ethernet PHY During PHY reset event portion MAC designed taken reset PHY clocks operational respective MAC resets deasserted synchronously In event error condition MACs RX TX clocks enabled watchdog timer provided detect condition The duration timer ms The scenarios utilize watchdog timer System level reset events PHY Reset PHYRST results resetting portion MAC operating PHY receive transmit clocks therefore also enable watchdog timer The Ethernet PHY held reset SUSPEND If device transitions NormalConfigured PHY must taken reset well affected portions MAC This likewise enables watchdog timer The expiration timer causes MAC Reset Time Out MACRTOINT Interrupt Status Register INTSTS assert DSGpage Microchip Technology Inc LAN GIGABIT ETHERNET PHY GPHY The device incorporates lowpower Gigabit Ethernet PHY GPHY transceiver fully compliant IEEE u ab az Energy Efficient Ethernet standards It provides low electromagnetic interfer ence EMI line driver integrated line side termination resistors conserve power printed circuit board PCB space The mixed signal digital signal processing DSP architecture Ethernet PHY assures robust performance even lessthanfavorable environmental conditions It supports halfduplex fullduplex BASET BASETX BASET communication speeds Category Cat unshielded twisted pair UTP cable distances greater displaying excellent tolerance NEXT FEXT echo types ambient environ ment system electronic noise The Ethernet PHY implements autonegotiation automatically determine best possible speed duplex mode operation HP AutoMDIX support allows use direct connect crossover LAN cables The Ethernet PHY supports Wake LAN WoL providing mechanism trigger interrupt upon reception perfect DA broadcast magic packet wakeup frame This feature allows filtering packets PHY layer without requiring MAC intervention Per IEEE standards digital interface pins tolerant V Additional power savings achieved utilizing integrated Energy Efficient Ethernet EEE function Enhanced ActiPHY power saving mode result ing significant power savings low link utilizations The Ethernet PHY configurable via Ethernet PHY Control Status Registers These registers accessed indirectly Ethernet MAC via MII Access Register MIIACCESS MII Data Register MIIDATA Category Twisted Pair Media Interface VOLTAGEMODE LINE DRIVER The Ethernet PHY uses patented voltagemode line driver allows fully integrate series termination resis tors required connect PHYs Category interface external transformer Also interface require user place external voltage center tap magnetic CATEGORY AUTONEGOTIATION AND PARALLEL DETECTION The Ethernet PHY supports twisted pair autonegotiation defined IEEE Clause IEEE az The autonegotiation process evaluates advertised capabilities local PHY link partner determine best possible operating mode In particular autonegotiation determine speed duplex configuration master slave operating modes BASET Also autonegotiation allows internal MAC communicate link partner MAC Ethernet PHY using optional next pages set attributes may otherwise defined IEEE standard If Category link partner support autonegotiation Ethernet PHY automatically uses parallel detection select appropriate link speed Autonegotiation disabled clearing AutoNegotiation Enable bit Ethernet PHY Mode Control Register If autonegotiation disabled state Ethernet PHY Mode Control Register bits Speed Select Speed Select Duplex Mode determine device operating speed duplex mode While BASET BASET require autonegotiation clause defined BASET require autonegotiation BASET FORCED MODE SUPPORT The device provide support BASET forced test mode In mode Ethernet PHY forced BASET mode require manual setting masterslave two ends link This mode test purposes used normal operation To configure PHY mode set Enable BASET Force Mode bit Ethernet PHY Page EEE Control Register b Ethernet PHY Mode Con trol Register bits Speed Select Speed Select b AUTOMATIC CROSSOVER AND POLARITY DETECTION For troublefree configuration management Ethernet links Ethernet PHY includes robust automatic cross detection feature three speeds twistedpair interface BASET BASET BASET Known HP AutoMDIX function fully compliant clause IEEE standard Additionally device detects corrects polarity errors MDI pairs useful capability exceeds require ments standard Microchip Technology Inc DSGpage LAN Both HP AutoMDIX detection polarity correction enabled device default The default settings changed via Disable AutoMDIMDIX Correction Disable Polarity Inversion Correction bits Ethernet PHY Bypass Control Register The status bits functions located Ethernet PHY Auxiliary Control Status Register The HP AutoMDIX algorithm successfully detects corrects operates MDI wiring pair combinations listed Table MANUAL MDIMDIX SETTING As alternative HP AutoMDIX detection PHY forced MDI MDIX using MDIMDIX Force Enable bits Ethernet PHY Page LED Crossover Control Register Setting bits b forces MDI setting b forces MDIX Leaving bits b enables MDIMDIX setting based Disable AutoMDI MDIX Forced Mode Disable AutoMDIMDIX Correction bits Ethernet PHY Bypass Control Reg ister LINK SPEED DOWNSHIFT For operation cabling environments incompatible BASET Ethernet PHY provides automatic link speed downshift option When enabled device automatically changes BASET autonegotiation adver tisement next slower speed set number failed attempts BASET No reset required get state subsequent link partner BASET support connected This useful setting networks using older cable installations may include pairs A B pairs C D The twopair Cable Detection Auto Downshift Operation enables linkup BASET speeds scenario To configure monitor link speed downshifting set Enable Cable Impairment AutoDownshift Link Speed Auto Downshift Control Apply Downshift bits Ethernet PHY Page Extended PHY Control Register ENERGY EFFICIENT ETHERNET The Ethernet PHY supports IEEE az Energy Efficient Ethernet standard This standard provides method reducing power consumption Ethernet link times low utilization It uses Low Power Idles LPI achieve objective Using LPI usage model link transmit data fast possible return low power idle state Energy saved link cycling active low power idle states During LPI power reduced turning unused circuits using method energy use scales bandwidth utilization The Ethernet PHY uses LPI optimize power dissipation BASETX BASET modes operation In addition IEEE az standard defines BASETe mode reduces transmit signal amplitude Vpeak topeak approximately Vpeaktopeak This mode reduces power consumption Mbs link speed fully interoperate legacy BASET compliant PHYs Category cable better To configure Ethernet PHY BASETe mode set Enable Energy Efficient az BASETe Operating Mode bit Ethernet PHY Page EEE Control Register b Additional Energy Efficient Ethernet features con trolled MMD control status registers EEE Advertisement EEEADVERTISEMENT EEE Link Part ner Advertisement EEELPADVERTISEMENT TABLE SUPPORTED MDI PAIR COMBINATIONS RJ Pin Pairings Mode A B C D Normal MDI B A D C Normal MDIX A B D C Normal MDI pair swap C D pair B A C D Normal MDIX pair swap C D pair DSGpage Microchip Technology Inc LAN Ethernet PHY Power Management PHY POWER DOWN The Ethernet PHY powered via IEEEspecified Power Down bit Ethernet PHY Mode Control Register ENHANCED PHY POWER MANAGEMENT In addition IEEEspecified powerdown control bit device also includes enhanced PHY power manage ment mode This mode enables support powersensitive applications It utilizes signaldetect function monitors media interface presence link determine automatically powerdown PHY The PHY wakes programmable interval attempts wakeup link partner PHY sending burst FLP copper media The enhanced PHY power management mode enabled normal operation time setting Enhanced PHY Enable bit Ethernet PHY Auxiliary Control Status Register b The enhanced PHY power management mode helps conserve power following cases An unplugged PHY port A PHY port plugged cable link partner end A PHY port plugged cable link partner PHY transmitting link pulses unpowered reset reasons prevent linking The enhanced PHY power management mode used conjunction suspend states exception SUSPEND since PHY disabled Moreover Enhanced PHY mode enabled NormalConfigured NetDetach PME mode setting Enhanced PHY Enable bit Ethernet PHY Auxiliary Control Status Register b It desirable cases For PME mode EEPROMOTP settings available enable Enhanced PHY mode enabled default LED Interface The Ethernet PHY provides four LED pins LED Each LED configured display different status information selected setting corresponding LED Configuration field Ethernet PHY LED Mode Select Reg ister The modes Table equivalent settings used Ethernet PHY LED Mode Select Register con figure LED pin The default LED state active low changed modifying Invert LED Polarity field Ethernet PHY Page EEE Control Register The blinkpulsestretch LED settings configured via Ethernet PHY LED Behavior Register The LED pins also configured via EEPROM OTP LED Config uration LED Configuration LED Configuration LED Configuration LED Configuration TABLE LED MODE AND FUNCTION SUMMARY Mode Name Description LinkActivity No link speed media interface Valid link speed media interface Blink pulse stretch Valid link speed media interface activity present LinkActivity No link BASET Valid link BASET Blink pulse stretch Valid link BASET activity present LinkActivity No link BASETX Valid link BASETX Blink pulse stretch Valid link BASETX activity present LinkActivity No link BASET Valid link BASET Blink pulse stretch Valid link BASET activity present LinkActivity No link BASETX BASET Valid link BASETX BASET Blink pulse stretch Valid link BASETX BASET activity present Microchip Technology Inc DSGpage LAN LED BEHAVIOR Using Ethernet PHY LED Behavior Register following LED behaviors configured LED Combine Enables LED display status combination primary secondary modes This enabled dis abled LED pin via LED Combination Disables field Ethernet PHY LED Behavior Register For exam ple copper link running BASET mode activity present displayed one LED configuring LED pin LinkActivity mode The LED asserts linked BASET partner also blinks performs pulsestretch activity either transmitted PHY received Link Partner When disabled combine feature provides status selected primary function In example Link asserts LED secondary mode activity display combine feature disabled LED Blink PulseStretch This behavior used activity collision indication This uniquely configured LED pin via LED Pulse Stretch Enables field Ethernet PHY LED Behavior Register Activity collision events occur randomly intermittently throughout linkup period Blink duty cycle oscillation asserting deasserting LED pin Pulsestretch guarantees LED asserted deasserted specific period time activity either present present These rates also configured detailed Section Rate LED Blink PulseStretch LinkActivity No link BASET BASET Valid link BASET BASET Blink pulse stretch Valid link BASET BASET activity present LinkActivity No link BASET BASETX Valid link BASET BASETX Blink pulse stretch Valid link BASET BASETX activity present RESERVED RESERVED DuplexCollision Link established halfduplex mode link established Link established fullduplex mode Blink pulse stretch Link established halfduplex mode colli sions present Collision No collisions detected Blink pulse stretch Collision detected Activity No activity present Blink pulse stretch Activity present becomes TX activity present LED Activity Output Select bit Ethernet PHY LED Behavior Reg ister set RESERVED RESERVED Autonegotiation Fault No autonegotiation fault present Autonegotiation fault occurred RESERVED RESERVED Force LED Off Deasserts LED Force LED On Asserts LED TABLE LED MODE AND FUNCTION SUMMARY CONTINUED Mode Name Description DSGpage Microchip Technology Inc LAN Rate LED Blink PulseStretch This behavior controls LED blink rate pulsestretch length blinkpulsestretch enabled LED Pulse Stretch Enables LED pin This uniquely configured LED pin via LED Blink PulseStretch Rate field Ethernet PHY LED Behavior Register The blink rate alternates high low voltage level duty cycle set Hz Hz Hz Hz For pulsestretch rate set ms ms ms ms LED Pulsing Enable To provide additional power savings LEDs asserted pulsed kHz duty cycle setting LED Pulsing Enable bit Ethernet PHY LED Behavior Register Test Features The Ethernet PHY includes several testing features designed facilitate systemlevel debugging production test ing These detailed following subsections ETHERNET PACKET GENERATOR The Ethernet Packet Generator EPG used BASET speed settings Copper Cat egory media isolate problems MAC PHY locally connected PHY remote link partner Enabling EPG feature effectively disables MAC interface transmit pins selects EPG source data transmitted onto twisted pair interface To enable EPG feature set EPG Enable bit b Ethernet PHY Page Ethernet Packet Generator EPG Control Register When EPG enabled packet loss occurs transmission packets MAC PHY However PHY receive output pins MAC still active EPG enabled When EPG RunStop bit Ethernet PHY Page Ethernet Packet Generator EPG Control Register set b PHY begins transmitting Ethernet packets based settings Ethernet PHY Page Ethernet Packet Generator EPG Control Register Ethernet PHY Page Ethernet Packet Generator EPG Control Register These registers set Source destination addresses packet Packet size Interpacket gap FCS state Transmit duration Payload pattern If Transmission Duration bit Ethernet PHY Page Ethernet Packet Generator EPG Control Register set EPG RunStop bit cleared automatically packets transmitted CRC COUNTERS A set Cyclical Redundancy Checking CRC counters available monitor traffic copper interface Two separate CRC counters available Good packet Counter Packet Counter field Ethernet PHY Page Receive Good Counter Register Bad Packet Counter Receive Packet CRC Error Counter field Ethernet PHY Page Extended PHY Control Register The good CRC counters highest value packets After value reached counter clears th packet continues count additional packets beyond value The bad CRC counter stops counting reaches maximum counter limit packets The device CRC counters operate BASET mode follows After receiving packet media interface Packet Counter Active bit Ethernet PHY Page Receive Good Counter Register set cleared read Note The EPG intended use laboratory insystem testing equipment Do use EPG test ing feature device connected live network Microchip Technology Inc DSGpage LAN The packet counted either good CRC counter Packet Counter field Ethernet PHY Page Receive Good Counter Register bad CRC counter Receive Packet CRC Error Counter field Ether net PHY Page Extended PHY Control Register Both CRC counters also automatically cleared read FAREND LOOPBACK The farend loopback testing feature enabled setting FarEnd Loopback Enable bit Ethernet PHY Extended PHY Control Register b When enabled forces incoming data link partner current media interface MAC interface PHY retransmitted back link partner media interface shown Figure In addition incoming data also appears receive data pins MAC interface Data present transmit data pins MAC interface ignored using testing feature NEAREND LOOPBACK When nearend loopback testing feature enabled setting Digital Loopback bit Ethernet PHY Mode Control Register b data transmit data pins TXD looped back PCS block onto device receive data pins RXD shown Figure When using testing feature data transmitted network CONNECTOR LOOPBACK The connector loopback testing feature allows twisted pair interface looped back externally When using feature PHY must connected loopback connector loopback cable Pair A connected pair B pair C pair D shown Figure The connector loopback feature functions available interface speeds When using connector loopback testing feature device autonegotiation speed duplex configuration set using Ethernet PHY Mode Control Register Ethernet PHY Device AutoNegotiation Advertisement Register Ethernet PHY BASET Control Register For BASET connector loopback following additional writes required executed following order FIGURE FAREND LOOPBACK DIAGRAM FIGURE NEAREND LOOPBACK DIAGRAM Link Partner PHY RX TX Cat MAC RXD TXD Link Partner PHY RX TX Cat MAC RXD TXD DSGpage Microchip Technology Inc LAN Enable BASET connector loopback Set Cable Loopback Mode Enable bit Ethernet PHY Extended PHY Control Register b Disable pair swap correction Set Disable AutoMDIMDIX Correction bit Ethernet PHY Bypass Control Register b FIGURE CONNECTOR LOOPBACK DIAGRAM PHY A Cat MAC RXD TXD B C D Microchip Technology Inc DSGpage LAN EEPROM CONTROLLER EEP The device may use external EEPROM store default values USB descriptors MAC address The EEPROM controller supports C C type byte EEPROMs A total nine address bits used After systemlevel reset occurs device load default values EEPROM The device accept USB transactions Host process completed The EEPROM controller also allows Host read write erase contents Serial EEPROM EEPROM OTP Relationship A detected external EEPROM shall always take precedence OTP When determining source configure device following order used EEPROM Configuration OTP Configuration CSR defaults The CSR defaults used OTP determined unconfigured EEPROM AutoLoad Certain system level resets USB Reset PowerOn Reset POR External Chip Reset RESETN Soft Reset SRST cause EEPROM contents loaded device After reset EEPROM controller attempts read first byte data EEPROM If value Ah read first address EEPROM controller assume programmed external Serial EEPROM present The EEPROM Controller load contents EEPROM internal byte Descriptor SRAM The con tents RAM accessed USB EP Control Block needed ie fill Get Descriptor commands A detailed explanation EEPROM byte ordering respect MAC address given Section MAC Receive Address Low Register RXADDRL page If Ah read first address EEPROM controller end initialization The default values specified associated registers USB descriptors shall assumed unless configured OTP present Where EEPROM OTP responsibility Host LAN driver software set IEEE address writing MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXAD DRL The device respond USB Host EEPROM loading sequence completed Therefore reset USB PHY kept disconnect state EEPROM load completed EEPROM Host Operations After EEPROM controller finished reading attempting read EEPROM systemlevel reset Host free perform EEPROM operations EEPROM operations performed using EEPROM Command EPCMD EEPROM Data EPDATA registers Section EEPROM Command Register EPCMD page provides explanation supported EEPROM operations If EEPROM operation write location WRITE write WRAL commands Host must first write desired data EPDATA register The Host must issue WRITE WRAL command using EPCMD register setting EPCCMD field appropriately If operation WRITE EPCADDR field EPCMD must also set desired location The command executed Host sets EPCBSY bit high The completion operation indicated EPCBSY bit cleared Note A wire style KK EEPROM organized x bit operation must used Note The USB reset loads MAC address DSGpage Microchip Technology Inc LAN If EEPROM operation read location READ operation Host must issue READ command using EPCMD register EPCADDR set desired location The command executed Host sets EPCBSY bit high The completion operation indicated EPCBSY bit cleared time data EEPROM may read EPDATA register Other EEPROM operations performed writing appropriate command EPCMD register The command executed Host sets EPCBSY bit high The completion operation indicated EPCBSY bit cleared In cases Host must wait EPCBSY clear modifying EPCMD register If operation attempted EEPROM device respond within ms device timeout EPC Timeout bit EPCTO EPCMD register set Figure illustrates Host accesses required perform EEPROM Read Write operation Note The EEPROM device powersup erasewrite disabled state To modify contents EEPROM Host must first issue EWEN command FIGURE EEPROM ACCESS FLOW DIAGRAM Idle Write Data Register Write Command Register Read Command Register Idle Write Command Register Read Command Register Read Data Register Busy Bit Busy Bit EEPROM Write EEPROM Read Microchip Technology Inc DSGpage LAN SUPPORTED EEPROM OPERATIONS The EEPROM controller supports following EEPROM operations Host control via EPCMD register The operations commonly supported C EEPROM devices A description functional timing diagram pro vided operation Please refer EPCMD register description Section EEPROM Com mand Register EPCMD page EPCMD field settings command ERASE Erase Location If erasewrite operations enabled EEPROM command erase location selected EPC Address field EPCADDR The EPCTO bit set EEPROM respond within ms ERAL Erase All If erasewrite operations enabled EEPROM command initiate bulk erase entire EEPROMThe EPCTO bit set EEPROM respond within ms FIGURE EEPROM ERASE CYCLE FIGURE EEPROM ERAL CYCLE EECLK EEDI EEDO EECS A A tCSL EECLK EEDI EEDO EECS tCSL DSGpage Microchip Technology Inc LAN EWDS EraseWrite Disable After issued EEPROM ignore erase write commands To reenable erase write operations issue EWEN command EWEN EraseWrite Enable Enables EEPROM erase write operations The EEPROM allow erase write operations EraseWrite Disable command sent power cycled The EEPROM device powerup erasewritedisabled state Any erase write operations fail EraseWrite Enable command issued FIGURE EEPROM EWDS CYCLE FIGURE EEPROM EWEN CYCLE EECLK EEDI EEDO EECS tCSL EECLK EEDI EEDO EECS tCSL Microchip Technology Inc DSGpage LAN READ Read Location This command cause read EEPROM location pointed EPC Address EPCADDR The result read available EPDATA register WRITE Write Location If erasewrite operations enabled EEPROM command cause contents EPDATA register written EEPROM location selected EPC Address field EPCADDR The EPCTO bit set EEPROM respond within ms FIGURE EEPROM READ CYCLE FIGURE EEPROM WRITE CYCLE A EECS EECLK EEDO A D DEEDI tCSL EECLK EEDI EEDO EECS A A D D tCSL DSGpage Microchip Technology Inc LAN WRAL Write All If erasewrite operations enabled EEPROM command cause contents EPDATA register written every EEPROM memory location The EPCTO bit set EEPROM respond within ms Table details number EECLK cycles required EEPROM operation HOST INITIATED EEPROM RELOAD The Host initiate reload EEPROM issuing RELOAD command via EEPROM Command Register EPCMD If first byte read EEPROM xA assumed EEPROM present programmed reload fail The Data Loaded bit EEPROM Command Register EPCMD indicates successful reload EEPROM EEPROM COMMAND AND DATA REGISTERS Refer Section EEPROM Command Register EPCMD page Section EEPROM Data Register EPDATA page detailed description registers Supported EEPROM operations described sections EEPROM TIMING Refer Section EEPROM Timing page detailed EEPROM timing specifications FIGURE EEPROM WRAL CYCLE TABLE REQUIRED EECLK CYCLES Operation Required EECLK Cycles ERASE ERAL EWDS EWEN READ WRITE WRAL Note It recommended RELOAD command used part normal operation race conditions occur USB Commands access descriptor data It recommended Host driver issue Soft Reset SRST reload EEPROM data EECLK EEDI EEDO EECS D D tCSL Microchip Technology Inc DSGpage LAN EEPROM Format Table illustrates format data stored inside EEPROM The EEPROM offsets given units bit word offsets A length field value zero indicates field exist EEPROM The device use fields hardware default value case Note For device descriptor valid values length For configuration interface descriptor valid values length For Binary Object Store BOS Block length varies dependent block components The EEPROM programmer must ensure string descriptor exist EEPROM ref erencing descriptor must contain h respective string index field If string descriptor lengths zero Language ID supported All reserved EEPROM bits must set Note For SS Configuration Block valid values length TABLE EEPROM FORMAT EEPROM offset EEPROM Contents h xA EEPROM Programmed Indicator h MAC Address h MAC Address h MAC Address h MAC Address h MAC Address h MAC Address h GPIO Wakeup Enables Used load GPIO Wake GPIOWK field General Purpose IO Wake Enable Polarity Register GPIOWAKE h RESERVED write h GPIO PME Flags Ah GPIO PME Flags Bh LED Configuration Ch LED Configuration Dh LED Configuration Eh GPIO Wakeup Polarity Used load GPIO Polarity GPIOPOL field General Purpose IO Wake Enable Polarity Register GPIOWAKE Fh RESERVED write DSGpage Microchip Technology Inc LAN h FullSpeed Polling Interval Interrupt Endpoint h HighSpeed Polling Interval Interrupt Endpoint h SuperSpeed Polling Interval Interrupt Endpoint h Configuration Flags h Configuration Flags h Configuration Flags h Configuration Flags h Configuration Flags h Configuration Flags h Configuration Flags Ah Configuration Flags Bh Configuration Flags Ch Configuration Flags Dh Configuration Flags EH Configuration Flags Fh Configuration Flags h Configuration Flags h Configuration Flags h Configuration Flags h Language ID h Language ID h Manufacturer ID String Descriptor Length bytes h Manufacturer ID String Descriptor EEPROM Word Offset h Product Name String Descriptor Length bytes h Product Name String Descriptor EEPROM Word Offset h Serial Number String Descriptor Length bytes Ah Serial Number String Descriptor EEPROM Word Offset Bh Configuration String Descriptor Length bytes Ch Configuration String Descriptor Word Offset Dh Interface String Descriptor Length bytes Eh Interface String Descriptor Word Offset Fh Binary Object Store BOS Block Length Bytes See Note TABLE EEPROM FORMAT CONTINUED EEPROM offset EEPROM Contents Microchip Technology Inc DSGpage LAN Note This block may include Binary Object Store BOS Descriptor USB Extension Descriptor SuperSpeed Device Capabilities Descriptor Container ID Descriptor Note This block must include following descriptors following order SS Configuration descriptor SS Interface descriptor Note The length shall always bytes feature used h Binary Object Store BOS Block Word Offset See Note h SuperSpeed Device Descriptor Length bytes h SuperSpeed Device Descriptor Word Offset h SuperSpeed Configuration Block Length bytes See Note h SuperSpeed Configuration Block Word Offset See Note h HighSpeed Device Descriptor Length bytes h HighSpeed Device Descriptor Word Offset h HighSpeed Configuration Interface Descriptor Length bytes h HighSpeed Configuration Interface Descriptor Word Offset h FullSpeed Device Descriptor Length bytes Ah FullSpeed Device Descriptor Word Offset Bh FullSpeed Configuration Interface Descriptor Length bytes Ch FullSpeed Configuration Interface Descriptor Word Offset Dh Wake Frame Filter Configuration Mask Length bytes See Note Eh Wake Frame Filter Configuration Mask Word Offset See Note Fh LTM BELT Inactivity Timer Length bytes See Note h LTM BELT Inactivity Timer Word Offset h Common Test Bus In Length bytes See Note h Common Test Bus In Word Offset bytes h h RESERVED Must written h h RESERVED Must written h h SW Descriptor Length bytes h SW Descriptor Word Offset bytes h Fh GPIO Configuration h h RESERVED Must written h h LED Configuration h LED Configuration Ah h RESERVED Must written TBD TABLE EEPROM FORMAT CONTINUED EEPROM offset EEPROM Contents DSGpage Microchip Technology Inc LAN Note The first four bytes specified address contains WUF configuration data The next subsequent bytes allocated mask This data used set filter Wakeup Filter x Configuration Register WUFCFGx Wakeup Filter x Byte Mask Registers WUFMASKx Note The length shall always bytes feature used match space required LTM BELT Inactivity Configuration CSRs Note The length shall always bytes feature used GPIO PME FLAGS Table describes GPIO PME Flags byte TABLE GPIO PME FLAGS BIT DESCRIPTION GPIO PME Enable Setting bit enables assertion PMEN pin result Wakeup GPIO pin Packet WUFF Perfect DA PHY Link Change The device support GPIO PME signaling The device supports GPIO PME signaling Note When bit remaining GPIO PME parameters flag byte ignored GPIO PME Configuration This bit selects whether GPIO PME level pulse PMEN pin If pulse selected duration pulse determined setting GPIO PME Length bit flag byte The level signal polarity pulse determined GPIO PME Polarity bit flag byte GPIO PME signaled via level GPIO PME signaled via pulse Note If GPIO PME Enable bit ignored GPIO PME Length When GPIO PME Configuration bit flag byte indicates GPIO PME signaled pulse PMEN pin bit determines duration pulse GPIO PME pulse length ms GPIO PME pulse length ms Note If GPIO PME Enable bit ignored Note The pulse length relative first wakeup event received device In event additional wake events received duration PME pulse assertion length shall affected GPIO PME Polarity Specifies level signal polarity pulse used GPIO PME signaling GPIO PME signaling polarity low GPIO PME signaling polarity high Note If GPIO PME Enable bit ignored GPIO PME Buffer Type This bit selects output buffer type PMEN pin Open drain driver PushPull driver Note If GPIO PME Enable bit ignored Microchip Technology Inc DSGpage LAN GPIO PME FLAGS Table describes GPIO PME Flags byte PHY Link Change Enable This bit selects whether PHY Link Change wakeup event supported PHY link change wakeup supported PHY link change wakeup supported Note If GPIO PME Enable bit ignored PME Packet Enable This bit enablesdisables Packet detection wakeup Packet event wakeup disabled Packet event wakeup enabled Note If GPIO PME Enable bit ignored PME Perfect DA Enable This bit enablesdisables Perfect DA detection wakeup Perfect DA event wakeup disabled Perfect DA event wakeup enabled Note If GPIO PME Enable bit ignored Note The contents field defines several defaults Flag Attributes Register FLAGATTR TABLE GPIO PME FLAGS BIT DESCRIPTION RESERVED PME Broadcast Packet Enable When set bit enablesdisables Broadcast Packet detection wakeup Broadcast Packet event wakeup disabled Broadcast Packet event wakeup enabled PME WUFF Enable When set bit enablesdisables wakeup frame detection wakeup When enabled wakeup frame filter configured EEPROMOTP Wakeup Frame detection disabled Wakeup Frame detection enabled Note The contents field defines several defaults Flag Attributes Register FLAGATTR TABLE GPIO PME FLAGS CONTINUED BIT DESCRIPTION DSGpage Microchip Technology Inc LAN LED CONFIGURATION LED CONFIGURATION TABLE LED CONFIGURATION BIT DESCRIPTION RESERVED LED Enable LEDEN When set LED pin enabled LED Enable LEDEN When set LED pin enabled LED Enable LEDEN When set LED pin enabled LED Enable LEDEN When set LED pin enabled Note The contents field defines several defaults Hardware Configuration Register HWCFG TABLE LED CONFIGURATION BIT DESCRIPTION LED Control This field determines function displayed LED pin The value specified loaded LED Configuration field Ethernet PHY LED Mode Select Register LED Control This field determines function displayed LED pin The value specified loaded LED Configuration field Ethernet PHY LED Mode Select Register Note The contents field defines several defaults Ethernet PHY LED Mode Select Register APPLICATION NOTE In order implement EEPROMLess operation Ethernet PHY LED Mode Select Register supports reset protection via Reset Protection RSTPROTECT Hardware Configuration Register HWCFG Microchip Technology Inc DSGpage LAN LED CONFIGURATION LED CONFIGURATION TABLE LED CONFIGURATION BIT DESCRIPTION LED Control This field determines function displayed LED pin The value specified loaded LED Configuration field Ethernet PHY LED Mode Select Register LED Control This field determines function displayed LED pin The value specified loaded LED Configuration field Ethernet PHY LED Mode Select Register Note The contents field defines several defaults Ethernet PHY LED Mode Select Register APPLICATION NOTE In order implement EEPROMLess operation Ethernet PHY LED Mode Select Register supports reset protection via Reset Protection RSTPROTECT Hardware Configuration Register HWCFG TABLE LED CONFIGURATION BIT DESCRIPTION LED Behavior The value specified loaded bits Ethernet PHY LED Behavior Register Note The contents field defines several defaults Ethernet PHY LED Behavior Register APPLICATION NOTE In order implement EEPROMLess operation Ethernet PHY LED Behavior Register supports reset protection via Reset Protection RSTPROTECT Hardware Configuration Register HWCFG DSGpage Microchip Technology Inc LAN LED CONFIGURATION CONFIGURATION FLAGS Table describes Configuration Flags If configuration descriptor exists EEPROM values must agree analogous values contained Configuration Flags If unexpected results untoward operation may occur TABLE LED CONFIGURATION BIT DESCRIPTION LED Behavior The value specified loaded bits Ethernet PHY LED Behavior Register Note The contents field defines several defaults Ethernet PHY LED Behavior Register APPLICATION NOTE In order implement EEPROMLess operation Ethernet PHY LED Behavior Register supports reset protection via Reset Protection RSTPROTECT Hardware Configuration Register HWCFG TABLE CONFIGURATION FLAGS BIT DESCRIPTION RESERVED Squelch Threshold CFGSQUTHR Refer Squelch Tune USBSQUTUNE field USB AFE Upstream Control Register USBAFECTRL permissible values Device U Initiation Enable DEVUINITENABLE Refer Device U Initiation Enable DEVUINITENABLE bit USB Configuration Register USBCFG permissible values Device U Enable DEVUENABLE Refer Device U Enable DEVUENABLE bit USB Configuration Register USBCFG permissible values Device U Initiation Enable DEVUINITENABLE Refer Device U Initiation Enable DEVUINITENABLE bit USB Configuration Register USBCFG permissible values Device U Enable DEVUENABLE Refer Device U Enable DEVUENABLE bit USB Configuration Register USBCFG permissible values LTM Enable CFGLTMENABLE Refer LTM Enable LTMENABLE bit USB Configuration Register USBCFG permissible values RESERVED Suspend Enable SUSPEN Refer Suspend Enable SUSPEN bit USB Configuration Register USBCFG permissible values Microchip Technology Inc DSGpage LAN SUSPENDN Select CFGSUSPENDNSEL Refer SUSPENDN Pin Select SUSPENDNSEL bit Hardware Configuration Register HWCFG permissible values SUSPENDN Polarity CFGSUSPENDNPOL Refer SUSPENDN Pin Polarity SUSPENDN POL bit Hardware Configuration Register HWCFG permissible values Automatic Duplex Detection CFGADD Refer Automatic Duplex Detection ADD bit MAC Control Register MACCR permissible field values Automatic Speed Detection CFGASD Refer Automatic Speed Detection ASD bit MAC Control Register MACCR permissible field values Enhanced PHY Sleep Timer PHYSLEEPTIMER The field sets value Enhanced PHY Sleep Timer controlled Enhanced PHY Sleep Timer field Ethernet PHY Page Extended PHY Control Register Enhanced PHY Wake Timer PHYWAKETIMER The field sets value Enhanced PHY Wake Timer controlled Enhanced PHY Wake Timer field Ethernet PHY Page Extended PHY Control Register Link Time Out Control LINKTIMEOUTCTRL The field sets value status timeout control controlled Link Status Timeout Control Link Status Timeout Control fields Ethernet PHY Auxiliary Control Status Register Enhanced PHY Enable ACTPHYEN When set Enhanced PHY mode enabled default This sets value Enhanced PHY Enable bit Ethernet PHY Auxiliary Control Status Register Enable Link Power Management Mode COMPLLLPMMODE Refer Enable Link Power Management Mode COMPLLLPMMODE bit Common Block Test Register COMTEST permissible values PHY Boost CFGPHYBOOST Refer HS Output Current PHYBOOST field USB AFE Test Register USBTEST permissible values Port Swap CFGPORTSWAP Refer Port Swap PORTSWAP bit USB Configuration Register USBCFG permissible values LPM Capable CFGLPMCAPABLE Refer LPM Capability LPMCAP bit USB Configuration Register USBCFG permissible values Remote Wakeup CFGRMTWKP Refer Remote Wakeup Support RMTWKP bit USB Configuration Register USBCFG permissible values Power Method CFGPWRSEL Refer Power Method PWRSEL bit USB Configuration Register USBCFG permissible values Note Power Method Remote Wakeup LPM Enable fields specified Configuration Flags must agree analogous quantities specified descriptors If unexpected results untoward operation may occur TABLE CONFIGURATION FLAGS CONTINUED BIT DESCRIPTION DSGpage Microchip Technology Inc LAN CONFIGURATION FLAGS Table describes Configuration Flags TABLE CONFIGURATION FLAGS BITS DESCRIPTION RESERVED Enable Check LFPS Overlap During Remote Ux Exit EnOverlapChk Refer Enable Check LFPS Overlap During Remote Ux Exit EnOverlapChk bit USB Configuration Register USBCFG permissible values U Exit LFPS UEXITLFPS Refer U Exit LFPS UEXITLFPS bit USB Configuration Register USBCFG permissible values Crystal Suspend Disable XTALSUSPDIS Refer Crystal Suspend Disable XTALSUSPDIS bit Power Management Control Register PMTCTL permissible values BulkOut SuperSpeed Maximum Burst Size CFGMAXBURSTBULKOUT Refer BulkOut Superspeed Maximum Burst Size MAXBURSTBULKOUT USB Configuration Register USBCFG permissible values BulkIn SuperSpeed Maximum Burst Size CFGMAXBURSTBULKIN Refer BulkIn Superspeed Maximum Burst Size MAXBURSTBULKIN USB Configuration Register USBCFG permissible values Enable UTMI Sleep UTMI L Suspend EnbSlpM Refer Enable UTMI Sleep UTMI L Suspend EnbSlpM bit USB Configuration Register USBCFG permissible values TX Swing TxSwing TX Swing TxSwing bit PIPE Control Register PIPECTL Refer Table PIPE specification details TX Margin TxMargin TX Margin TxMargin bit PIPE Control Register PIPECTL Refer table PIPE specification TX Deemphasis TxDeemphasis TX Deemphasis TxDeemphasis bit PIPE Control Register PIPECTL The value driven PHY controlled LTSSM USB Gen Compliance mode Refer table PIPE specification Elasticity Buffer Mode ElasticityBufferMode Elasticity Buffer Mode ElasticityBufferMode bit PIPE Control Register PIPECTL Refer table PIPE specification Note This supported SuperSpeed AFE Microchip Technology Inc DSGpage LAN CONFIGURATION FLAGS Table describes Configuration Flags TABLE CONFIGURATION FLAGS BITS DESCRIPTION U Timeout UTO See Section USB Configuration Register USBCFG page RESERVED HIRD Threshold HIRDTHR See Section USB Configuration Register USBCFG page Enable Check LFPS Overlap During Remote Ux Exit EnOverlapChk See Section USB Configuration Register USBCFG page U Exit LFPS UEXITLFPS See Section USB Configuration Register USBCFG page Automatic Duplex Polarity ADP See Section MAC Control Register MACCR page EEE PHY Link Up Speed Up EEEPHYLINKCHANGESPEEDUP See Section Hardware Configuration Register HWCFG page Energy Efficient Ethernet TX Clock Stop Enable EEETXCLKSTOPEN See Section MAC Control Register MACCR page Energy Efficient Ethernet Enable EEEEN See Section MAC Control Register MACCR page Energy Efficient Ethernet TX LPI Automatic Removal Enable EEETXLPIAUTOREMOVALEN See Section MAC Control Register MACCR page Duplex Mode DPX See Section MAC Control Register MACCR page MAC Configuration CFG See Section MAC Control Register MACCR page HS Timeout Calibration HSTOutCal See Section USB Configuration Register USBCFG page FS Timeout Calibration FSTOutCal See Section USB Configuration Register USBCFG page DSGpage Microchip Technology Inc LAN CONFIGURATION FLAGS Table describes Configuration Flags GPIO CONFIGURATION Table describes GPIO configuration field EEPROM Table These bits define defaults respective fields Section General Purpose IO Configuration Register GPIOCFG Section General Purpose IO Configuration Register GPIOCFG EEPROM Defaults The signature value xA stored address A different signature value indicates EEPROM controller EEPROM attached device In case OTP likewise configured defaults values specified respective CSR loaded EEPROM EEPROM fields loaded CSRs eg Vendor ID Product ID defaults defined respective descriptors Section USB Descriptors Customized Operation Without EEPROM The device provides capability customize operation without use EEPROM Descriptor information initialization quantities normally fetched EEPROM used initialize descriptors elements System Control Status Registers may specified via alternate mechanism This alternate mechanism involves use TABLE CONFIGURATION FLAGS BITS DESCRIPTION SS Detach Time SSDETACH See Section USB Configuration Register USBCFG page HS Detach Time HSDETACH See Section USB Configuration Register USBCFG page TABLE GPIO CONFIGURATION BITS DESCRIPTION RESERVED GPIO Enable RESERVED GPIO Buffer RESERVED GPIO Direction RESERVED GPIO Data RESERVED Microchip Technology Inc DSGpage LAN Descriptor RAM conjunction Attribute Registers select elements System Control Status Registers The software device driver orchestrates process performing following actions order indi cated Initialization SCSR Elements Lieu EEPROM Load Attribute Register Initialization Descriptor RAM Initialization Enable Descriptor RAM Attribute Registers Source Inhibit Reset Select SCSR Elements The following subsections explain actions The attribute registers must written prior initializing Descriptor RAM Failure prevent PWRSEL RMTWKUP flags overwritten bmAttributes Configuration Descriptor INITIALIZATION OF SCSR ELEMENTS IN LIEU OF EEPROM LOAD During EEPROM operation following register fields initialized hardware using values contained EEPROM In absence EEPROM configured OTP software device driver must initialize quantities required application MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL SUSPENDN Pin Select SUSPENDNSEL bit Hardware Configuration Register HWCFG SUSPENDN Pin Polarity SUSPENDN POL bit Hardware Configuration Register HWCFG BulkIn Superspeed Maximum Burst Size MAXBURSTBULKIN bit USB Configuration Register USBCFG BulkOut Superspeed Maximum Burst Size MAXBURSTBULKOUT bit USB Configuration Register USBCFG Device Speed Connect DEVSPEED bit USB Configuration Register USBCFG HS Output Current PHYBOOST field USB AFE Test Register USBTEST LPM Capability LPMCAP field USB Configuration Register USBCFG Remote Wakeup Support RMTWKP field USB Configuration Register USBCFG Power Method PWRSEL field USB Configuration Register USBCFG LTM Enable LTMENABLE field USB Configuration Register USBCFG Automatic Duplex Detection ADD bit MAC Control Register MACCR Automatic Speed Detection ASD bit MAC Control Register MACCR GPIO Enable GPIOEN GPIO Buffer Type GPIOBUF GPIO Direction GPIODIR GPIO Data GPIOD General Purpose IO Configuration Register GPIOCFG GPIO Enable GPIOEN GPIO Buffer Type GPIOBUF GPIO Direction GPIODIR GPIO Data GPIOD General Purpose IO Configuration Register GPIOCFG GPIO Wake GPIOWK General Purpose IO Wake Enable Polarity Register GPIOWAKE GPIO Polarity GPIOPOL General Purpose IO Wake Enable Polarity Register GPIOWAKE TX Swing TxSwing TX Margin TxMargin TX Deemphasis TxDeemphasis Elasticity Buffer Mode Elasticity BufferMode PIPE Control Register PIPECTL LED Enable LEDEN bit Hardware Configuration Register HWCFG desired LED Enable LEDEN bit Hardware Configuration Register HWCFG desired LED Enable LEDEN bit Hardware Configuration Register HWCFG desired LED Enable LEDEN bit Hardware Configuration Register HWCFG desired LED Configuration LED Configuration LED Configuration LED Configuration LED Configuration Ethernet PHY LED Mode Select Register All fields Ethernet PHY LED Behavior Register For description PME operation see Section Power Management Event PME Operation Flag Attri butes Register FLAGATTR DSGpage Microchip Technology Inc LAN ATTRIBUTE REGISTER INITIALIZATION The Attribute Registers follows BOS Descriptor Attributes Register BOSATTR SS Descriptor Attributes Register SSATTR HS Descriptor Attributes Register HSATTR FS Descriptor Attributes Register FSATTR String Attributes Register STRNGATTR String Attributes Register STRNGATTR Flag Attributes Register FLAGATTR All registers contain fields defining lengths descriptors block contents written Descriptor RAM If item written Descriptor RAM associated entry Attributes Register must written Writing erroneous illegal length result untoward operation unexpected results DESCRIPTOR RAM INITIALIZATION The Descriptor RAM contents initialized using Data Port registers The Data Port registers used select Descriptor RAM write descriptor elements The Descriptor RAM bytes length Every descriptor block written Descriptor RAM must DWORD aligned The Attribute Registers discussed Section must written length descriptors written Descriptor RAM If descriptorblock used hence written Descriptor RAM length must written associated Attribute Register The descriptorsblocks must written following order starting address RAM observing DWORD alignment rule Language ID bytes Manufacturing String Descriptor String Index Product Name String Descriptor String Index Serial Number String Descriptor String Index Configuration String Descriptor String Index Interface String Descriptor String Index BOS Block SS Device Descriptor SS Configuration Block HS Device Descriptor HS Configuration Descriptor FS Device Descriptor FS Configuration Descriptor An example Descriptor RAM use illustrated Figure In BOS Block contains BOS Descriptor bytes USB Extension Descriptor bytes SuperSpeed USB Device Capability Descriptor bytes total length bytes The SS Configuration Block always contains SuperSpeed Configuration Descriptor bytes Interface Descriptor bytes total length bytes Note The software device driver must initialize registers prior initializing Descriptor RAM The bmAttributes field SS HS FS descriptors descriptor RAM present must consistent contents Power Method PWRSEL field USB Configuration Register USBCFG Note The Attribute Registers must initialized Descriptor RAM Address Descriptor RAM always reserved Language ID even supported Microchip Technology Inc DSGpage LAN As case descriptors specified EEPROM following restrictions apply descriptors written Descriptor RAM For Device Descriptors valid values length The descriptor size Device Descriptors specified Descriptor RAM dont care always overwritten HW x trans mitting descriptor host The descriptor type Device Descriptors specified Descriptor RAM dont care always overwrit ten HW x transmitting descriptor host For Configuration Interface descriptor valid values length The descriptor size Configuration Descriptors specified Descriptor RAM dont care always overwritten HW x transmitting descriptor host The descriptor type Configuration Descriptors specified Descriptor RAM dont care always overwritten HW x transmitting descriptor host If string descriptor exist Descriptor RAM referencing descriptor must contain h respective string index field If string descriptor lengths zero Language ID supported Note The first entry Descriptor RAM always reserved Language ID even supported Descriptors bMaxPacketSize h operating SuperSpeed mode h operating FullSpeed HighSpeed mode result unwanted behavior untoward results Descriptors bNumConfigurations values result unwanted behavior untoward results DSGpage Microchip Technology Inc LAN FIGURE DESCRIPTOR RAM EXAMPLE Language ID Manufacturing String Descriptor Product Name String Descriptor Serial Number String Descriptor Configuration String Descriptor Interface String Descriptor HS Device Descriptor HS Configuration Interface Descriptor FS Device Descriptor FS Configuration Interface Descriptor A B C D E F A B C D E DATAPORT ADDR Unused Space Required For Alignment Purposes BOS Block SS Device Descriptor SS Configuration Block F A B C D E Microchip Technology Inc DSGpage LAN ENABLE DESCRIPTOR RAM AND ATTRIBUTE REGISTERS AS SOURCE The EEPROM Emulation Enable EEM bit Hardware Configuration Register HWCFG must set soft ware device driver use Descriptor RAM Attribute Registers custom operation Upon assertion EEPROM Emulation Enable EEM hardware utilize Descriptor information contained Descriptor RAM Attributes Registers values items listed Section facilitate custom operation INHIBIT RESET OF SELECT SCSR ELEMENTS The software device driver must take care ensure contents Descriptor RAM SCSR register content critical custom operation using Descriptor RAM preserved across reset operations POR The driver must configure Reset Protection RSTPROTECT bit Hardware Configuration Register HWCFG order accomplish The following registers contents preserved across resets POR Consult registers description additional details Descriptor RAM Section Attribute Registers Section MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL Hardware Configuration Register HWCFG USB Configuration Register USBCFG USB Configuration Register USBCFG USB Configuration Register USBCFG MAC Control Register MACCR Flag Attributes Register FLAGATTR General Purpose IO Wake Enable Polarity Register GPIOWAKE Ethernet PHY LED Mode Select Register PIPE Control Register PIPECTL U Exit Latency Register ULATENCY U Exit Latency Register ULATENCY DSGpage Microchip Technology Inc Microchip Technology Inc DSGpage LAN ONE TIME PROGRAMMABLE OTP MEMORY The device integrates K One Time Programmable OTP memory store various configuration data serve EEPROM replacement reduce bill material costs OTP programming supported USB facilitate end user customization Microchip provides comprehensive software programming tool ProTouch configuring devices OTP memory All OTP configuration performed via ProTouch programming tool For additional information ProTouch programming tool refer wwwmicrochipcom OTP may potentially coexist external EEPROM Refer Section EEPROM OTP Relationship page details OTP Format The OTP format based upon format specified EEPROM See Section EEPROM Format page details As EEPROM signature required define whether OTP programmed If value xF xF found byte OTP shall determined programmed A signature xF indicates device configured using values Mac Address subsequent per EEPROM Contents byte offset OTP A value xF indicates device configured loading values Mac Address subsequent per EEPROM Contents byte offset x OTP APPLICATION NOTE The dual signatures enable mechanism OTP programmed twice This may prove useful initial bring device inadvertently misprogramming device could render nonfunctional This scheme requires offset xF used first bytes OTP programmed In event OTP mis configured device saved changing signature byte xF xF writing new content starting byte x APPLICATION NOTE Software must ensure offsets appropriately configured support dual byte partitioning mode operation desired Even using xF offsets still x As EEPROM valid signature present byte OTP shall deemed programmed device use configuration OTP Interrupt The OTP modules interrupt mapped Interrupt Endpoint well Interrupt Status Register INTSTS OTP program operations take significant amount time therefore posted A general rule thumb ms bit The completion program operation signified OTP Write Done Interrupt OTPWRDONEINT OTP System Reset Certain system reset events cause contents OTP reloaded detailed Section Resets The OTP powered initially reset event contents automatically loaded devices Descriptor RAM various configuration CSRs See Section Resets details LAN RESETS The device provides following chiplevel reset sources PowerOn Reset POR External Chip Reset RESETN Lite Reset LRST Soft Reset SRST USB Reset VBUSDET Additionally device provides nonchiplevel Ethernet PHY Software Reset PowerOn Reset POR A PowerOn Reset POR occurs whenever power initially applied device power removed reapplied device A timer within device assert internal reset approximately ms EEPROMOTP contents loaded reset The POR combination five separate POR circuits measure voltage following domains Ethernet PHY V Ethernet PHY V USB PHY V USB PHY V VDDVARIO After power POR initially deasserts Rising Threshold passed In event supply drops Falling Threshold POR asserts The POR stays asserted Rising Threshold crossed The rising falling thresholds listed Table APPLICATION NOTE The POR VDDVARIO targets V IO operation If higher voltage used external POR may required provide full brown detection IO domain External Chip Reset RESETN A hardware reset occur RESETN pin driven low Assertion RESETN required poweron However used RESETN must driven low minimum period defined Section RESETN Timing page The RESETN pin pulledhigh internally must connected externally VDDVARIO unused TABLE POR THRESHOLDS POR RISING THRESHOLD FALLING THRESHOLD Ethernet PHY V V V Ethernet PHY V V V USB PHY V V V USB PHY V V V VDDVARIO V V Note If configured EEPROMOTP contents reloaded reset DSGpage Microchip Technology Inc LAN Lite Reset LRST This reset initiated via Soft Lite Reset LRST bit Hardware Configuration Register HWCFG It reset entire device exception USB Device Controller USB PHY The PLL turned Lite Reset APPLICATION NOTE Prior issuing LRST system software shall stop activity devices USB pipes After LRST issued system software shall restart pipes This process includes sending CLEARFEATUREENDPOINTHALT device pipes causes data toggle device side reset The data toggle must also reset pipe host side Soft Reset SRST Software initiated reset accomplished setting Soft Reset SRST bit Hardware Configuration Register HWCFG After bit set device soft detaches USB bus The duration detachment typically ms SuperSpeed ms HSFS Upon expiration time device completely reset attach USB bus APPLICATION NOTE The detachment time programmable via SS Detach Time SSDETACH HS Detach Time HSDETACH fields USB Configuration Register USBCFG USB Reset A USB reset causes reset entire device exception USB Device Controller USB PHY The USB PLL turned After USB reset Device Ready READY bit Power Management Control Register PMTCTL read Host read back EEPROMOTP contents loaded provided one present The device configured via control registers VBUSDET The removal USB power causes device transition UNPOWERED state The chip held reset UNPOWERED state Ethernet PHY Software Reset An Ethernet PHY software reset provided via PHY Reset PHYRST bit Power Management Control Reg ister PMTCTL This reset chiplevel reset resets Ethernet PHY When asserted Gigabit Ethernet PHY reset minimum ms Note This reset cause USB contents EEPROMOTP reloaded This reset place device Unconfigured state The Soft Lite Reset LRST bit clear control register bits marked NALR Note If configured EEPROMOTP contents reloaded reset Note This reset cause entire contents EEPROM OTP reloaded Only MAC address reloaded Note After VBUSDET asserted contents EEPROMOTP reloaded configured Note After transitioning UNPOWERED state internal Ethernet PHY remains reset minimize power Microchip Technology Inc DSGpage LAN The Device Ready READY bit Power Management Control Register PMTCTL asserts Ethernet PHY functional It may take ms device become operational reset depending state Disable Wait Analog Voltage Reference Stable DISWAITANAREF Power Management Control Register PMTCTL DSGpage Microchip Technology Inc LAN CLOCKS AND POWER MANAGEMENT CPM The Clocks Power Management CPM block responsible generating device clocks controlling power management logic CPM functions include Enabling host place device reduced power state eg suspend state disabling internal clocks powering various device blocks including PLLs Providing detection various wakeup events Providing hostreadable READY flag set device NORMAL state Controlling loading OTP EEPROM values system reset Supporting USB Suspend Supporting LPM extensions Supporting USB Gen Ux states These functions detailed following subsections Device Clocking Power States Suspend States Wake Events Device Clocking The device requires fixedfrequency MHz clock source This typically provided attaching MHz crystal XI XO pins The clock optionally provided driving XI input pin singleended MHz clock source If singleended source selected clock input must run continuously normal device operation Internally device generates required clocks phaselocked loop PLL It reduces power consumption several operating states disabling internal PLL derivative clocks The MHz clock remains operational states power applied Refer Section Clock Circuit page additional clocking requirements Power States The following power states supported UNPOWERED NORMAL Unconfigured Configured Suspend States SUSPEND SUSPEND SUSPEND SUSPEND Figure details device power states transitions In order simplify Figure USB Suspend USB Resume transitions superset following conditions USB Suspend USB Suspend transition USB Gen U link state USB Resume USB Resume transition LPM L transition USB Gen U link state U Additionally subset wake events shown due space constraints A detailed wakeup description pro vided following subsections Note It possible transition SUSPEND NORMAL Configured SUSPEND entered via transition NORMAL Unconfigured When device bus powered VBUSDET externally tied b Therefore UNPOWERED state meaning self powered operation Microchip Technology Inc DSGpage LAN UNPOWERED STATE The UNPOWERED state provides mechanism device conserve power VBUSDET connected device self powered The device initially enters UNPOWERED state system reset occurs USB power detected This state persists VBUSDET asserted The UNPOWERED state alternatively entered whenever VBUSDET deasserts In UNPOWERED state crystal oscillator PLLs turned Ethernet PHY disabled Assertion VBUSDET causes device enable crystal oscillator PLLs When PLLs stable device transitions NORMALUnconfigured state In order make device fully operational host must configure device places NORMAL Con figured state NORMAL STATE The NORMAL state functional state device The two versions state NORMALConfigured NORMALUnconfigured In configured variation modules enabled The Unconfigured variation subset modules enabled allow power savings The NORMAL state entered following methods A system reset VBUSDET asserted The device UNPOWERED state VBUSDET asserted The device SUSPENDx state host issues resume signaling For USB Gen would transition U link state The device SUSPENDx state wake event detected FIGURE POWER STATES UNPOWERED NORMAL Configured SUSPEND SUSPEND SUSPEND VBUSDET Any state POR RESETN USB Reset SRST VBUSDET NORMAL Unconfigured ConfiguredDeconfigured SUSPEND VBUSDET Asserted DSGpage Microchip Technology Inc LAN NORMALUnconfigured Upon initially entering NORMALUnconfigured state device configured While unconfigured device draw mA per USB Specification mA per USB Gen specification After con figured additional mA may consumed operating USB mode mA USB Gen mode In order maximize power savings NORMALUnconfigured mode Gigabit Ethernet PHY held reset The device moves NormalUnconfigured NormalConfigured directed host via SetConfigu ration request Likewise host move device back NormalUnconfigured state request NORMALConfigured This fully operational state device clocking resources analog blocks enabled func tional Reset Operation After system reset device moved NORMALUnconfigured state unless device selfpowered VBUSDET The host must configure device The following steps illustrate process POR The steps vary depending reset initial state device Suspend Operation When returning NORMAL state SUSPENDx state USB context maintained After entering NOR MALConfigured state Device Ready READY bit Power Management Control Register PMTCTL asserted PHY operational Suspend States The suspend state entered USB Host places device low power state defined USB Suspend LPM L USB Gen U There several variations suspend state available Each state offers different options terms power con sumption remote wakeup support A suspend state entered via transition NORMAL state The Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL indicates suspend state used A transfer back NORMAL state occurs requested host eg USB Resume signaling configured wakeup event detected device When device NORMALUnconfigured state possible transition SUSPEND state After taken suspend device transitions back NORMALUnconfigured RESET FROM SUSPEND All suspend states must respond USB Reset RESETN pin assertion The application resets result device reinitialized placed NORMALUnconfigured state Note If originating suspend state SUSPEND host required reinitialize Ethernet PHY registers Note If device deconfigured Suspend Mode SUSPENDMODE resets b Note Suspend Mode SUSPENDMODE affect SuperSpeed link states UU LPM L Microchip Technology Inc DSGpage LAN SUSPEND This state selected Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL set b In state device optionally programmed detect GPIO wake WakeOnLAN event Magic Packet PHY Link Status EEE wake etc Refer Section Enabling Wake Events page details pro gram events cause resumption SUSPEND state To maximize power savings PLLs shutdown The MHz crystal oscillator remains operational clock MAC Gigabit Ethernet PHY The detection WOL event causes PLL required established USB link turned output clocks enabled APPLICATION NOTE Additional power savings gained Ethernet Link forced negotiate lower speed However may additional drawbacks Studies done drivers prior controllers shown latencies excess four seconds SUSPEND This state logically equivalent SUSPEND selected Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL set b SUSPEND This state selected Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL set b SUSPEND default suspend mode SUSPEND consumes least power suspend state options It option meets USB mA suspend power consumption requirement In state GPIO assertion remote wakeup source supported SUSPEND This state selected Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL set b In suspend state clocks device enabled power consumption similar NORMALConfig ured state Power savings realized powering USB AFEs happens automatically host software moves device low power Ux state USB Suspend The target power savings state host CPU This suspend state shall used AOAC support andor whenever packet event caused wake event must saved Refer Section Enabling GPIO Wake Events page Section Enabling GOOD Frame Wake Events page Section Enabling WOL Wake Events page Section Enabling AOAC Wake events detailed instructions program events cause resumption SUSPEND state SUSPEND also exited Energy Efficient Ethernet RX Wake EEERXWAKE set Energy Efficient Ethernet RX Wake Enable EEERXWAKEEN set Energy Efficient Ethernet TX Wake EEETXWAKE set Energy Efficient Ethernet TX Wake Enable EEETXWAKEEN set Unlike suspend states capability store frame triggered wakeup RX FIFO This discussed Section Enabling AOAC Wake events After wakeup frame received sub sequent frames pass filtering constraints MAC Receive Filtering Engine RFE written RX FIFO well This feature allows OS determine cause wake event report packet fol lowing ones received USB bus yet resumed To enable aggressive suspend policy host SUSPEND supports concept Good Frame wakeups In scenario nonerrored receive frame passes RFE filters causes wakeup stored RX FIFO All subsequent frames also written FIFO Utilizing RFE filter rules context wakeup enabled RFE Wakeup Frame Received RFEWAKEFR bit Note Software may optionally enable ARP offload NS offload state DSGpage Microchip Technology Inc LAN NETDETACH NetDetach mode operation device detaches USB bus Ethernet cable disconnected It typically used environments implement selective suspend link Windows OS prior Windows This advantageous mobile devices attached USB device prevents host CPU entering C state Allowing CPU enter C state maximizes battery life When detached device power state essentially SUSPEND state After Ethernet cable reconnected programmed GPIO pin asserts device automatically attaches USB bus NetDetach requires assistance host software driver The driver monitor link status Ethernet PHY program part appropriately detach reattach USB bus upon link change The following steps illus trate process Ethernet cable detected Driver detects assertion PHYINT bit via interrupt control endpoint The driver may also detect PHY interrupt assertion polling Interrupt Status Register INTSTS It also valid poll PHYs link status bit without looking interrupt endpoint interrupt status Driver reads respective Ethernet PHY CSRs determines link lost Driver programs device Ethernet PHY detect Link Status Change link link Driver sets NetDetach Enable NETDETEN bit Hardware Configuration Register HWCFG The device detaches USB bus disables PLLs The driver unloaded point longer communicate device At point future Ethernet cable reconnected link regained appropriately configured GPIO pin asserted The device enables USB PLLs AFEs Both USB USB Gen AFEs must enabled initially device state knowledge port SS HS The device attaches USB bus The driver loaded device configured driver The driver examines NetDetach Status NET DETSTS bit Hardware Configuration Register HWCFG determine reloaded result coming back NetDetach operation event APPLICATION NOTE In order maximize power savings recommended driver utilize Enhanced PHY power feature Ethernet PHY via Configuration Flags Further power savings may obtained forcing link Mbps APPLICATION NOTE GPIO wakes supported state Note It appropriate enable ARP offload NS offload state though completely software control enforced hardware For AOAC support mandatory normally executed operating system Microchip Technology Inc DSGpage LAN Wake Events The following events wake upenable device USB Host Resume transition U link state VBUSDET assertion Wakeup Frame Magic Packet PHY Link Change EEE Wake Global Unicast frame Broadcast frame Perfect DA Match TCP SYN Packet Good Frame GPIO The device supports automatically transitioning link state U U U This discussed Section U U Support The device also supports automatically transitioning LPM L L This discussed Sec tion LPM L Table illustrates wake events permitted power states The occurrence GPIO wake event causes corresponding bit Interrupt Status Register INTSTS set Before suspending device host must ensure pending wake events cleared Otherwise device immediately awakened suspended TABLE POWER STATUSWAKE EVENT MAPPING Wake Event SUSPEND SUSPEND SUSPEND SUSPEND Unpowered PME Mode NetDetach USB Host Resume Signaling YES YES YES NO NO NO VBUS Detection NO NO NO YES NO NO Magic Packet YES NO YES NO YES NO Wakeup Frame YES NO YES NO YES NO Broadcast Frame YES NO YES NO YES NO Perfect DA Match Physical Address YES NO YES NO YES NO Good Frame NO NO YES NO NO NO TCP SYN YES NO YES NO NO NO EEE RX Wake YES NO YES NO NO NO EEE TX Wake YES NO YES NO NO NO PHY Link Change Internal PHY YES NO YES NO YES YES GPIO YES YES YES NO YES YES DSGpage Microchip Technology Inc LAN DETECTING WAKEUP EVENTS The device supports ability generate remote wakeup events A simplified diagram wake event detection logic shown Figure When enabled remote wake event detected USB Device Controller notifies host For HS mode remote wakeup signaling issued In SS mode device transitioned U link state Function Wake Device noti fication message sent see Section Function Suspend Remote Wakeup The device also deassert SUSPENDN pin depending configuration In addition device also supports remote wakeup For SuperSpeed device host must set FUNCTIONSUSPEND feature FUNCTIONREMOTEWAKEUPENABLED In HSFS mode DEVICERE MOTEWAKEUP feature must set For information enable features device side see Section Function Suspend Remote Wakeup FIGURE WAKE EVENT DETECTION BLOCK DIAGRAM SUSPEND PHYWAKEEN PMTCTL Register RW GPIODET USB Wake SUSPEND SUSPEND SUSPEND GPIODET EEETXWAKEEN WUSCR Register RW EEETXWAKE WUCSR Register EEEWAKEUPEN PMTCTL Register RWEEERXWAKE WUCSR Register EEERXWAKEEN WUSCR Register RW MPEN WUSCR Register RW MPR WUSCR Register PFDAEN WUSCR Register RW BCASTEN WUSCR Register RW BCASTFR WUCSR Register PFDAFR WUSCR Register WUFR WUSCR Register WUEN WUSCR Register RW IPVTCPSYNWAKEEN WUCSR Register RW IPVTCPSYNWAKEEN WUCSR Register RW IPVTCPSYNRCD WUCSR Register IPVTCPSYNRCD WUCSR Register WOLEN PMTCTL Register RW RFEWKFREN WUSCR Register RW RFEWKFR WUSCR Register SUSPEND SUSPEND SUSPEND PHY Interrupt Microchip Technology Inc DSGpage LAN ENABLING WAKE EVENTS The following subsections detail procedure enabling various wake events Enabling GPIO Wake Events Enabling WOL Wake Events Enabling Link status Change Wake Events Enabling GOOD Frame Wake Events Enabling AOAC Wake events Enabling GPIO Wake Events The Host system shall perform following steps enable device issue remote wake event detection GPIO wake The GPIO pin programmed facilitate generation wake eventThe respective GPIO must enabled via GPIO Enable GPIOEN General Purpose IO Configuration Register GPIOCFG GPIO Enable GPIOEN General Purpose IO Configuration Register GPIOCFG The GPIO pin must enabled wakeup desired polarity specified GPIO Wake GPI OWK GPIO Polarity GPIOPOL fields respectively General Purpose IO Wake Enable Polarity Register GPIOWAKE The Host places device one SUSPEND states setting Suspend Mode SUSPEND MODE field Power Management Control Register PMTCTL indicate desired suspend state sends suspend signaling USB transitions link U USB Gen On detection enabled GPIO wake event device transition back NORMAL state signal remote wake event USB transition link U send Function Wake notification USB Gen The Host may examine GPIO GPIOxINTWK status bits Wakeup Source Register WKSRC determine source wakeup Enabling WOL Wake Events The Host system shall perform following steps enable device assert remote wake event detection Wake LAN event All transmit receive operations must halted All pending Ethernet TX RX operations must com pleted The MAC RX TX paths disabled The MAC must configured detect desired wake event This process explained Section Wakeup Frame Detection page Wakeup Frames Section Magic Packet Detection page Magic Packets Configuring Perfect DA Broadcast Frame wakeup detection analogous requires Perfect DA Frame Received PFDAFR Broadcast Wakeup Enable BCASTEN bit set Wakeup Control Status Register WUCSR Bit Wakeup Status WUPS Power Management Control Register PMTCTL must cleared since set bit cause immediate assertion wake event WakeOnLAN Enable WOLEN bit set The WUPS bit clear internal MAC wakeup event asserted Set WakeOnLAN Enable WOLEN bit Power Management Control Register PMTCTL The MAC RX path reenabled The Host places device SUSPEND SUSPEND state appropriately setting Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL indicate desired sus pend state The host sends suspend signaling USB transitions link U USB Gen On detection enabled event device transition back NORMAL state signal wake event USB transitioning link U sending Function Wake notification USB Gen Upon discovering wakeup occurred status bits Wakeup Source Register WKSRC may examined determine particular event caused wakeup DSGpage Microchip Technology Inc LAN Enabling Link status Change Wake Events The Host system must perform following steps enable device assert remotewake event detection Ethernet link status change Energy Detection Ethernet cable detected become disconnected All transmit receive operations must halted All pending Ethernet TX RX operations must com pleted The MAC RX TX paths disabled The appropriate CSRs configured PHY enable Energy Link Status Change detection The Link StateChange Interrupt Mask unmasked PHY asserts interrupt condition detected Bit Wakeup Status WUPS Power Management Control Register PMTCTL must cleared since set bit cause immediate assertion wake event PHY Interrupt Enable PHYWAKEEN set The WUPS bit clear internal PHY interrupt asserted Set PHY Interrupt Enable PHYWAKEEN bit Power Management Control Register PMTCTL The Host places device SUSPEND SUSPEND state appropriately setting Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL indicate desired sus pend state sends suspend signaling USB transitions link U USB Gen On detection Ethernet activity device signal remote wake event USB transitioning link U sending Function Wake notification USB Gen transition back NORMAL state upon examining Wakeup Source Register WKSRC software know source link change process accordingly Enabling GOOD Frame Wake Events The Host system must perform following steps enable device initiate remote wake event detection Good Frame A Good Frame Ethernet frame corrupted passes RFE filter rules enabled Receive Filtering Engine Control Register RFECTL After reception Good Frame valid subsequent frames received placed Receive FIFO The frame caused Good Frame wake may also stored FIFO Store Wakeup Frame STOREWAKE set All transmit receive operations must halted All pending Ethernet TX RX operations must com pleted The MAC RX TX paths disabled Frame filtering configured setting desired constraints Receive Filtering Engine Control Register RFECTL The RFE Wake Enable RFEWAKEEN set Wakeup Control Status Register WUCSR well WakeOnLAN Enable WOLEN bit Power Management Control Register PMTCTL shall set zero The device may configured store wakeup frame FCT RX FIFO setting Store Wakeup Frame STOREWAKE Wakeup Control Status Register WUCSR Bit Wakeup Status WUPS Power Management Control Register PMTCTL must cleared since set bit cause immediate assertion wake event The WUPS bit clear internal MAC wakeup event asserted The MAC RX path reenabled The Host places device SUSPEND state setting Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL indicate desired suspend state sends sus pend signaling USB places device U USB Gen On detection Good Frame device transitions back NORMAL state signals remote wake event USB transitions link U sending Function Wake notification USB Gen Upon discovering wakeup occurred software shall examine Wakeup Source Register WKSRC Host soft ware shall perform desired processing result receiving Good Frame typically includes passing received packet normal receive path software stack Microchip Technology Inc DSGpage LAN Enabling AOAC Wake events This section describes configure device AOAC operation After extended period idle time defined host OS desirable place system deep sleep state In order maximize duration system stay sleep network interfaces case Ethernet configured offload several tasks would normally awaken host The host awakened pre programmed wakeup pattern received The wakeup frame stored RX FIFO allow OS evaluate cause wakeup well pass normal receive path ie TCP socket connections main tained without retries The driver may consult Wakeup Frame Received bit RX Command C determine packet RX FIFO insti gated wakeup event It guaranteed first packet written FIFO caused wakeup It possible data frame written FIFO part suspended All frames received wakeup frame also stored FIFO However frames must also pass addi tional filtering rules programmed MAC RFE well frame corruption checks eg FCS APPLICATION NOTE In order minimize system latency full operational state allow aggressive suspendresume policy Ethernet link change ie Mbps mode Gigabit link exists All transmit receive operations must halted All pending Ethernet TX RX operations must com pleted The MAC RX TX paths disabled The MAC must configured detect desired wake event The wakeup filters appropriately configured host via Wakeup Filter x Configuration Register WUFCFGx Wakeup Filter x Byte Mask Regis ters WUFMASKx This process explained Section Wakeup Frame Detection page Wakeup Frames Other wake events TCP SYN Magic Packet may also enabled Bit Wakeup Status WUPS Power Management Control Register PMTCTL must cleared since set bit cause immediate assertion wake event WakeOnLAN Enable WOLEN bit set The WUPS bit clear internal MAC wakeup event asserted Set WakeOnLAN Enable WOLEN bit Power Management Control Register PMTCTL The device shall configured store wakeup frame FCT RX FIFO setting Store Wakeup Frame STOREWAKE Wakeup Control Status Register WUCSR The device shall configured disable RFE filtering wakeup frames setting Always Pass Wakeup Frame PASSWKP Receive Filtering Engine Control Register RFECTL The device configured enable ARP NS offloads See Section ARP Offload page Sec tion Neighbor Solicitation NS Offload page details configure functions The MAC RX TX paths reenabled The Host places device SUSPEND state setting Suspend Mode SUSPENDMODE field Power Management Control Register PMTCTL b indicate desired suspend state sends suspend signaling USB transitions link U USB Gen On detection enabled wake event device transitions back NORMAL state signals remote wake event USB transitions link U sends Function Wake notification USB Gen The software examine Wakeup Source Register WKSRC perform desired processing may include passing packet operating system wake event due reception WOL packet DSGpage Microchip Technology Inc LAN POWER MANAGEMENT EVENT PME OPERATION The device provides mechanism waking host system via Power Management Event PME mode oper ation PME signaling available device operating self powered mode properly configured EEPROM attached Figure illustrates typical application The Host Processor connected Chipset containing Host USB Controller HC The USB Host Controller inter faces device via USB signals An Embedded Controller EC signals Chipset Host processor power via Enable signal The EC interfaces device via four signals The PMEN signal input EC device indicates occurrence wakeup event The VBUSDET output EC used indicate bus power availability The PMECLEAR RESETN signal used clear PME The PMEMODE signal sam pled device PMECLEAR RESETN deasserted used device determine whether remain PME mode resume normal operation FIGURE TYPICAL APPLICATION Microchip LAN Embedded Controller EC Chipset USB PMEN PMEMODE Enable HC PMECLEAR VBUSDET EEPROM Host Processor Microchip Technology Inc DSGpage LAN The application scenario Figure assumes Host Processor Chipset powered EC operational device PME mode waiting wake event occur A wake event result device signaling PME event EC wake Host Processor Chipset via Enable signal The EC asserts VBUSDET USB bus powered sets PMEMODE determine whether device begin normal operation continue PME mode asserts PMECLEAR RESETN clear PME APPLICATION NOTE After deassertion PMECLEAR device configured Configuration may entail loading data EEPROM OTP EEPROMless mode used The EC sample PMEN time dependent amount data programmed OTPEEPROM polarity behavior PMEN yet configured For EEPROMless OTP mode PME shall valid within ms For external EEPROM function amount data programmed EEPROM If bytes programmed maximum delay ms Refer Section EEPROM Timing page additional details APPLICATION NOTE If EEPROMless mode used outofbox wake supported PME support wakes EEPROMOTP desired devices wakes mentioned configured system software USB entering PME mode The following wake events supported Wakeup Pins The GPIO pins reserved PME handling capability wake device operating PME mode In order GPIO generate wake event enable bit must set GPIO Wakeup Enables field EEPROM OTP The polarity may also set GPIO Wakeup Polarity Magic Packet Reception Magic Packet PME mode result PME asserted WUFF Reception packet matching WUFF PME mode result PME asserted Perfect DA match Physical address Reception Ethernet frame whose Destination address matches devices MAC address result PME asserted Broadcast Packet Reception Broadcast Packet PME mode result PME asserted PHY Link Change Detection PHY link partner PME mode result PME asserted In order facilitate PME mode operation GPIO PME Enable bit GPIO PME Flags field must set remaining GPIO PME Flags GPIO PME Flags bits must appropriately configured pulse level signal ing buffer type GPIO PME WoL selection The PMEMODE pin must driven value determines whether device remains PME mode operation resumes normal operation PME recognized cleared EC via PMECLEAR RESETN assertion When PME mode RESETN PMECLEAR POR always cause contents EEPROM reloaded Figure flowcharts PME operation Magic Packet enabled configured EEPROMOTP place The following conditions hold OTPEEPROM Configuration GPIO PME Enable enabled GPIO PME Configuration PME signaled via level GPIO PME Length NA GPIO PME Polarity high level signals event GPIO PME Buffer Type PushPull PME Packet Enable PME Perfect DA Enable PME WUFF Enable Power Method CFGPWRSEL self powered MAC address Magic Packet DSGpage Microchip Technology Inc LAN Optionally Enhanced PHY feature Gigabit Ethernet PHY may enabled PME operation save power This controlled following Configuration Flags fields Enhanced PHY Sleep Timer PHYSLEEPTIMER Enhanced PHY Wake Timer PHYWAKETIMER Link Time Out Control LINKTIMEOUTCTRL Enhanced PHY Enable ACTPHYEN Note If utilizing PME mode system software must appropriately configure Flag Attributes Register FLAGATTR A POR occurring PMEMODE GPIO PME Enable set EEPROMOTP results device entering PME Mode In mode Ethernet interface operates negotiated speed Microchip Technology Inc DSGpage LAN FIGURE PME OPERATION Wakeup Event Detected PME Asserts True False Deassert PMECLEAR GPIO PME Enable Enters PME Mode EC Detects PME EC To Wake System To Process Wakeup Event EC Asserts PMECLEAR Device Resets And Deasserts PME VBUSDET Set By EC Or Via Circuitry EC Sets PMEMODE And Asserts PMECLEAR EC Signals Enable To Host Device Resets And Deasserts PME Device Connects To USB Bus Device Is In Normal Operation Yes No Host Chipset Powered Off VBUSDET Set To By EC Or Via Circuitry EC Sets PMEMODE Asserts PMECLEAR Device Configuration Loads Device Configuration Loads DSGpage Microchip Technology Inc LAN REGISTER DESCRIPTIONS This section details device register descriptions memory map The directly addressable memory map detailed Table Additional indirectly addressable registers detailed following subsections Directly Addressable Registers Section System Control Status Registers page Section USB PHY Control Status Registers page Indirectly Addressable Registers Section Ethernet PHY Control Status Registers page Section MDIO Manageable Device MMD Control Status Registers page TABLE MEMORY MAP Address Data Space xxFFF System Control Status Registers xxFF Reserved xxFF USB PHY Control Status Registers xxFFF Reserved Note For additional information devices OTP memory refer Section One Time Programmable OTP Memory page Microchip Technology Inc DSGpage LAN System Control Status Registers Note Any access register offsets Bh STALLed Unconfigured state hence unavail able As result MAC FIFO Controller FCT Receive Filtering Engine RFE registers available Unconfigured state Note RESERVED address space System Control Status Registers Map must written circumstances Failure heed warning may result untoward operation unexpected results TABLE SYSTEM CONTROL AND STATUS REGISTERS MAP OFFSET REGISTER NAME h Device ID Revision Register IDREV h h Reserved Ch Interrupt Status Register INTSTS h Hardware Configuration Register HWCFG h Power Management Control Register PMTCTL h General Purpose IO Configuration Register GPIOCFG Ch General Purpose IO Configuration Register GPIOCFG h General Purpose IO Wake Enable Polarity Register GPIOWAKE h Data Port Select Register DPSEL h Data Port Command Register DPCMD Ch Data Port Address Register DPADDR h Data Port Data Register DPDATA h Ch Reserved h EEPROM Command Register EPCMD h EEPROM Data Register EPDATA h Fh Reserved h BOS Descriptor Attributes Register BOSATTR h SS Descriptor Attributes Register SSATTR h Reserved h HS Descriptor Attributes Register HSATTR Ch FS Descriptor Attributes Register FSATTR h String Attributes Register STRNGATTR h String Attributes Register STRNGATTR h Flag Attributes Register FLAGATTR Ch h Software General Purpose Register x SWGPx h Fh Reserved h USB Configuration Register USBCFG h USB Configuration Register USBCFG h USB Configuration Register USBCFG h Burst Cap Register BURSTCAP h BulkIn Delay Register BULKINDLY h Interrupt Endpoint Control Register INTEPCTL Ch PIPE Control Register PIPECTL Ah U Exit Latency Register ULATENCY Ah U Exit Latency Register ULATENCY Ah USB Status Register USBSTATUS DSGpage Microchip Technology Inc LAN ACh Reserved Bh Receive Filtering Engine Control Register RFECTL Bh VLAN Type Register VLANTYPE Bh BFh Reserved Ch FIFO Controller RX FIFO Control Register FCTRXCTL Ch FIFO Controller TX FIFO Control Register FCTTXCTL Ch FCT RX FIFO End Register FCTRXFIFOEND CCh FCT TX FIFO End Register FCTTXFIFOEND Dh FCT Flow Control Threshold Register FCTFLOW Dh RX Datapath Storage RXDPSTOR Dh TX Datapath Storage TXDPSTOR DCh DFh Reserved Eh LTM BELT Idle Register LTMBELTIDLE Eh LTM BELT Idle Register LTMBELTIDLE Eh LTM BELT Active Register LTMBELTACT ECh LTM BELT Active Register LTMBELTACT Fh LTM Inactivity Timer Register LTMINACTIVE F LTM Inactivity Timer Register LTMINACTIVE Fh FFh Reserved future expansion h MAC Control Register MACCR h MAC Receive Register MACRX h MAC Transmit Register MACTX Ch Flow Control Register FLOW h Random Number Seed Value Register RANDSEED h Error Status Register ERRSTS h MAC Receive Address High Register RXADDRH Ch MAC Receive Address Low Register RXADDRL h MII Access Register MIIACCESS h MII Data Register MIIDATA h Fh Reserved h EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT h EEE Time Wait TX System Register EEETWTXSYS h EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDELAY Ch Fh Reserved h Wakeup Control Status Register WUCSR h Wakeup Source Register WKSRC h Fh Reserved h CC Wakeup Filter x Configuration Register WUFCFGx Dh Fh Reserved h FCh Wakeup Filter x Byte Mask Registers WUFMASKx h h MAC Address Perfect Filter Registers ADDRFILTx h FFh Reserved h Wakeup Control Status Register WUCSR h Ch NSx IPv Destination Address Register NSxIPVADDRDEST h Ch NSx IPv Source Address Register NSxIPVADDRSRC h Ch NSx ICMPv Address Register NSxICMPVADDR h Ch NSx ICMPv Address Register NSxICMPVADDR h Ch NSx IPv Destination Address Register NSxIPVADDRDEST TABLE SYSTEM CONTROL AND STATUS REGISTERS MAP CONTINUED OFFSET REGISTER NAME Microchip Technology Inc DSGpage LAN h Ch NSx IPv Source Address Register NSxIPVADDRSRC h Ch NSx ICMPv Address Register NSxICMPVADDR h Ch NSx ICMPv Address Register NSxICMPVADDR h SYN IPv Source Address Register SYNIPVADDRSRC h SYN IPv Destination Address Register SYNIPVADDRDEST h SYN IPv TCP Ports Register SYNIPVTCPPORTS Ch Ah SYN IPv Source Address Register SYNIPVADDRSRC ACh Bh SYN IPv Destination Address Register SYNIPVADDRDEST BCh SYN IPv TCP Ports Register SYNIPVTCPPORTS Ch ARP Sender Protocol Address Register ARPSPA Ch ARP Target Protocol Address Register ARPTPA Ch FFh Reserved h PHY Device Identifier PHYDEVID h FFFh Reserved TABLE SYSTEM CONTROL AND STATUS REGISTERS MAP CONTINUED OFFSET REGISTER NAME DSGpage Microchip Technology Inc LAN DEVICE ID AND REVISION REGISTER IDREV Note Default value dependent device revision INTERRUPT STATUS REGISTER INTSTS Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Chip ID This readonly field identifies device model RO h Chip Revision This revision device RO Note Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO OTP Write Done Interrupt OTPWRDONEINT OTP write operation completed Note The source interrupt level The interrupt persists cleared OTP RWC b RESERVED RO Energy Efficient Ethernet Start TX Low Power Interrupt EEESTARTTXLPIINT This interrupt asserted transmitter enters low power idle mode due expiration time specified EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low Note The source interrupt pulse RWC b Energy Efficient Ethernet Stop TX Low Power Interrupt EEESTOPTXLPIINT This interrupt asserted transmitter exits low power idle mode due expiration time specified EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDELAY This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low Note The source interrupt pulse RWC b Microchip Technology Inc DSGpage LAN Energy Efficient Ethernet RX Low Power Interrupt EEERXLPIINT This interrupt asserted receiver enters low power idle mode This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low Note The source interrupt pulse RWC b MAC Reset Time Out MACRTOINT This interrupt signifies ms reset watchdog timer timed This means Ethernet PHY supplying RX TX clocking MAC After timer times MAC reset deasserted asynchronously Note The source interrupt pulse RWC b RX Data FIFO Overflow Interrupt RDFOINT This interrupt set receive logic attempts place data RX Data FIFO completely filled When set newly received data discarded Note The source interrupt level RWC b Transmitter Error Interrupt TXEINT This interrupt indicates transmitter encountered error Refer Section Section TX Error Detection description conditions cause TXE Note The source interrupt level RWC b USB Status Interrupt USBSTSINT This interrupt issued USB status event This interrupt persists asserted events cleared USB Status Register USBSTATUS Note The source interrupt level RWC b TX Disabled Interrupt TXDISINT This interrupt issued TX FIFO MAC transmitter successfully disabled This interrupt persists either FCT TX Disabled bit FIFO Controller TX FIFO Control Register FCTTXCTL Transmitter Disabled TXD bit MAC Transmit Register MACTX set Note The source interrupt level RWC b RX Disabled Interrupt RXDISINT This interrupt issued RX FIFO MAC receiver successfully disabled This interrupt persists either FCT RX Disabled bit FIFO Controller RX FIFO Control Register FCTRXCTL Receiver Disabled RXD bit MAC Receiver Register MACRX set Note The source interrupt level RWC b PHY Interrupt PHYINT Indicates Ethernet PHY Interrupt event Note The source interrupt level The interrupt persists cleared PHY RWC b Data Port Interrupt DPINT Indicates pending data port operation completed Note The source interrupt pulse RWC b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN Note The default depends state GPIO pin The clearing GPIOxINT bit also clears corresponding GPIO wake event HARDWARE CONFIGURATION REGISTER HWCFG MAC Error Interrupt MACERRINT This interrupt set whenever error condition tracked MACs Error Status Register ERRSTS occurs The application program determine specific errors occurred examining Error Status Register ERRSTS Note This leveltriggered interrupt event remains asserted error event bits Error Status Register ERRSTS cleared RWC b RESERVED RO UTX Frame Pending UTXFP Indicates USB TX FIFO least one frame pending RO b RESERVED RO GPIO GPIOxINT Interrupts generated GPIOs Note The sources interrupts level RWC Note Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO LED Enable LEDEN When set LED pin function enabled Note This field protected Reset Protection RSTPROTECT RW Note LED Enable LEDEN When set LED pin function enabled Note This field protected Reset Protection RSTPROTECT RW Note LED Enable LEDEN When set LED pin function enabled Note This field protected Reset Protection RSTPROTECT RW Note LED Enable LEDEN When set LED pin function enabled Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO NetDetach Status NETDETSTS After driver loads bit checked determine whether NetDetach event occurred RWC Note BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN NetDetach Enable NETDETEN When bit set device detaches USB bus This results driver unloading communication device The device remains detached PHY link detected properly configured GPIO pin asserted Occurrence either event causes device attach USB bus driver loaded NETDETSTS bit asserted SC b EEPROM Emulation Enable EEM This bit used select source descriptor information configuration flags EEPROM present HW generates descriptor based upon CSR defaults Use Descriptor RAM Attributes Registers Note This bit affects operation EEPROM present OTP configured This bit effect EEPROM present OTP configured Note This field protected Reset Protection RSTPROTECT RW b Reset Protection RSTPROTECT Setting bit protects select fields certain registers affected resets POR Note This field protected Reset Protection RSTPROTECT RW b RESERVED RO SUSPENDN Pin Select SUSPENDNSEL This bit specifies modes operation SUSPENDN pin asserted b SUSPENDN asserted SUSPEND b SUSPENDN asserted SUSPEND SUSPEND NetDetach b SUSPENDN asserted SUSPEND SUSPEND SUSPEND NetDetach b SUSPENDN asserted SUSPEND SUSPEND SUSPEND SUSPEND NetDetach Note This field protected Reset Protection RSTPROTECT Note The usage bit gated EEPROM Emulation Enable EEM bit lack EEPROM RW Note SUSPENDN Pin Polarity SUSPENDN POL This bit selects polarity SUSPENDN pin Active low Active high Note This field protected Reset Protection RSTPROTECT Note The usage bit gated EEPROM Emulation Enable EEM bit lack EEPROM RW Note Multiple Ethernet Frames per USB Packet MEF This bit enables USB transmit direction pack multiple Ethernet frames per USB packet whenever possible Support one Ethernet frame per USB packet Support packing multiple Ethernet frames per USB packet RW b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN Note The default value bit determined value respective LEDEN field LED Configuration contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value bit depends whether NetDetach event occurred If set event occurred Note The default value bit determined value SUSPENDN Select CFGSUSPENDNSEL bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value SUSPENDN Polarity CFGSUSPENDNPOL bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Light Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available EEPROM Timeout Control ETC This bit controls length time used EEPOM controller detect timeout Timeout occurs response received EEPROM ms Timeout occurs response received EEPROM us Note When timeout occurs indicated via EPC Timeout EPCTO EEPROM Command Register EPCMD RW b RESERVED RO Soft Lite Reset LRST Writing generates lite software reset device A lite reset affect USB controller cause USB PHY disconnect Additionally contents EEPROM reloaded This bit clears reset sequence completed SC b Soft Reset SRST Writing generates software initiated reset device A software reset result contents EEPROM reloaded While reset sequence progress USB PHY disconnected After device reinitialized take PHY disconnect state visible Host SC b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN POWER MANAGEMENT CONTROL REGISTER PMTCTL This register controls power management features Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Disable Wait Analog Voltage Reference Stable DISWAITANAREF This bit disables waiting analog voltage reference stabilize Ethernet PHY placed reset maximize power savings When bit set analog reference disabled PHY reset When reference disabled delay order ms required PHY stabilize Note This field protected Reset Protection RSTPROTECT RW b Crystal Suspend Disable XTALSUSPDIS Normal Crystal driver operation Crystal never suspended Note When asserted bit prevents crystal oscillator disabled SUSPEND UNPOWERED modes Note This field protected Reset Protection RSTPROTECT RW Note EEE WAKEUP Enable EEEWAKEUPEN Enables EEE WAKEUP Status EEEWUPS wakeup event This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b EEE WAKEUP Status EEEWUPS This field indicates cause current wakeup event due EEE It used along WAKEUP Status WUPS See WUPS field encoding This bit set regardless value EEE WAKEUP Enable EEEWAKEUPEN If Resume Clears Remote Wakeup Status RESCLRWKPSTS bit set bit clear upon completion resume See RESCLRWKPSTS bit details Note It valid simultaneously clear EEEWUPS bit change contents Suspend Mode SUSPENDMODE field RWC b MAC Soft Reset MACSRST The MAC RXTX clock domains held reset bit high This bit must cleared resume normal operation MAC RXTX resets deasserted RXTX clocks running RW b RESERVED RO DSGpage Microchip Technology Inc LAN Resume Clears Remote Wakeup Status RESCLRWKPSTS When set following status signals WUCSR WUCSR clear upon completion resume sequence WUCSR RFE Wakeup Frame Received RFEWAKEFR Perfect DA Frame Received PFDAFR Remote Wakeup Frame Received WUFR Magic Packet Received MPR Broadcast Frame Received BCASTFR Energy Efficient Ethernet TX Wake EEETXWAKE Energy Efficient Ethernet RX Wake EEERXWAKE WUCSR IPv TCP SYN Packet Received IPVTCPSYNRCD IPv TCP SYN Packet Received IPVTCPSYNRCD When set bit also affects WUPS field WUPS EEEWUPS clear upon completion resume event Only resume sequences initiated listed wake events wakeup frame magic packet affected RESCLRWKPSTS Resumes initiated host clear wakeup statuses When cleared wakeup status signals cleared resume RW b Resume Clears Remote Wakeup Enables RESCLRWKPEN When asserted wakeup enable bits WUCSR WUCSR cleared resume sequence initiated remote wakeup completes Resumes initiated host clear wakeup enables RW b Device Ready READY The READY bit used indicate device ready normal operation The READY bit remains deasserted following reasons Waiting Gigabit Ethernet PHY reset sequence complete PHY become operational This could take ms depending device configured Waiting content loaded EEPROM OTP This would visible application case USB Reset Ethernet MAC address reloaded See Table Device Ready Bit Behavior details RO b Suspend Mode SUSPENDMODE Indicates suspend power state use Host suspends device If device unconfigured transitions NORMAL Unconfigured state register reset value b SUSPENDMODE encoding SUSPEND SUSPEND SUSPEND SUSPEND Note It valid select suspend variant besides SUSPEND NORMAL Unconfigured state Note SUSPEND SUSPEND functionally identical device They maintained separate selectable states nomenclature compatibility legacy devices RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN PHY Reset PHYRST Writing bit resets Ethernet PHY The internal logic automatically holds PHY reset minimum ms When PHY released reset bit automatically cleared All writes bit ignored bit high The Device Ready READY bit shall clear upon setting bit When PHY operational Device Ready READY bit shall assert Note This reset may extended ms depending state Disable Wait Analog Voltage Reference Stable DISWAITANAREF Note This bit set resuming SUSPEND SC b WakeOnLAN Enable WOLEN Enables WOL wakeup event includes following See Section Detecting Wakeup Events details wake events affected bit This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b PHY Interrupt Enable PHYWAKEEN Ethernet PHY Interrupt wakeup event See Section Detecting Wakeup Events details This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN Note The default value bit determined Crystal Suspend Disable XTALSUSPDIS bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available WAKEUP Status WUPS This field along EEE WAKEUP Status EEEWUPS indicates cause current wakeup event WUPS bits cleared writing appropriate bit The encoding bits follows More one bit may set indicating multiple events occurred The WUPS field set unless corresponding event enabled prior entering reduced power state These bits set regardless values WakeOnLAN Enable WOLEN PHY Interrupt Enable PHYWAKEEN If Resume Clears Remote Wakeup Status RESCLRWKPSTS set WUPS clear upon completion resume See RESCLRWKPSTS bit details Note It valid simultaneously clear WUPS bits change contents Suspend Mode SUSPENDMODE field RWC b BITS DESCRIPTION TYPE DEFAULT EEEWUPS WUPS EVENT No wakeup event detected X X Ethernet PHY Wake Event X X WakeOnLAN TCP SYN Good Frame Broadcast Frame Multicast Frame Perfect DA Match XX EEE Receive Wake EEERXWAKE SUSPEND SUSPEND EEE Transmit Wake EEETXWAKE SUSPEND Microchip Technology Inc DSGpage LAN TABLE DEVICE READY BIT BEHAVIOR Event Internal PHY External PHY Transition NORMALUnconfigured Ready bit remains cleared since Ethernet PHY reset minimize power consumption Ready bit set EEPROM OTP loading completed EEPROM emulation introduce comparable delay This visible application USB Reset EEPROMOTP load required retrieve MAC address Transition NORMALUnconfigured NORMALConfigured Ready bit asserts Ethernet PHY reset deasserted PHY becomes operational Ready bit set There state change READY bit since set NORMALUnconfigured state Transition SUSPEND NORMALConfigured Ethernet PHY held reset SUSPEND save power After PHY reset deasserted mov ing NormalConfigured READY bit asserts The External Ethernet PHY reset moving SUSPEND Ready bit clear entering SUSPEND PHY Reset PHYRST Ready bit remains cleared PHY reset deasserts Ready bit remains cleared PHY reset deasserts DSGpage Microchip Technology Inc LAN GENERAL PURPOSE IO CONFIGURATION REGISTER GPIOCFG This register configures external GPIO pins In order GPIO function wake event interrupt source must configured input GPIO pins used generate wake events must also enabled General Purpose IO Wake Enable Polarity Register GPI OWAKE Note The default value field determined value GPIO Enable contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured xF default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set xF neither present Address h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO GPIO Enable GPIOEN When clear pin functions GPIO GPIOEN bit GPIOEN bit GPIOEN bit GPIOEN bit Note This field protected Reset Protection RSTPROTECT RW Note GPIO Buffer Type GPIOBUF When set output buffer corresponding GPIO signal configured pushpull driver When cleared corresponding GPIO signal configured opendrain driver Bits assigned follows GPIOBUF bit GPIOBUF bit GPIOBUF bit GPIOBUF bit Note This field protected Reset Protection RSTPROTECT RW Note GPIO Direction GPIODIR When set enables corresponding GPIO output When cleared GPIO enabled input Bits assigned follows GPIODIR bit GPIODIR bit GPIODIR bit GPIODIR bit Note This field protected Reset Protection RSTPROTECT RW Note GPIO Data GPIOD When enabled output value written reflected GPIOn When read GPIOn reflects current state corresponding GPIO pin Bits assigned follows GPIOD bit GPIOD bit GPIOD bit GPIOD bit Note This field protected Reset Protection RSTPROTECT RW Note Microchip Technology Inc DSGpage LAN Note The default value field determined value GPIO Buffer contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured x default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set x neither present Note The default value field determined value GPIO Direction contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured x default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set x neither present Note The default value field determined value GPIO Data contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured x default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set x neither present In event GPIO configured input default state unknown GENERAL PURPOSE IO CONFIGURATION REGISTER GPIOCFG This register configures external GPIO pins In order GPIO function wake event interrupt source must configured input GPIOs used wake events must also enabled General Purpose IO Wake Enable Polarity Register GPIOWAKE Address Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO GPIO Enable GPIOEN When clear pin functions GPIO GPIOEN bit GPIOEN bit GPIOEN bit GPIOEN bit Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO GPIO Buffer Type GPIOBUF When set output buffer corresponding GPIO signal configured pushpull driver When cleared corresponding GPIO signal configured opendrain driver GPIOBUF bit GPIOBUF bit GPIOBUF bit GPIOBUF bit Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO DSGpage Microchip Technology Inc LAN Note The default value field determined value GPIO Enable contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured xFF default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set xFF neither present GPIO Direction GPIODIR When set enables corresponding GPIO output When cleared GPIO enabled input GPIODIR bit GPIODIR bit GPIODIR bit GPIODIR bit Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO GPIO Data GPIOD When enabled output value written reflected GPIOn When read GPIOn reflects current state corresponding GPIO pin GPIOD bit GPIOD bit GPIOD bit GPIOD bit Note This field protected Reset Protection RSTPROTECT RW Note BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN GENERAL PURPOSE IO WAKE ENABLE AND POLARITY REGISTER GPIOWAKE This register enables GPIOs function wake events device asserted It also allows polarity used wake eventinterrupt configured Note The default value field loaded associated bytes EEPROM The high order unused bits EEPROM ignored If EEPROM present default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither available Address h Size bits Note GPIOs must cause wake event device configured GPIO BITS DESCRIPTION TYPE DEFAULT RESERVED RO GPIO Polarity GPIOPOL Wakeupinterrupt triggered GPIO driven low Wakeupinterrupt triggered GPIO driven high GPIOPOL bit GPIOPOL bit GPIOPOL bit GPIOPOL bit GPIOPOL bit GPIOPOL bit GPIOPOL bit GPIOPOL bit Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO GPIO Wake GPIOWK The GPIO wake device The GPIO trigger wake event GPIOWK bit GPIOWK bit GPIOWK bit GPIOWK bit GPIOWK bit GPIOWK bit GPIOWK bit GPIOWK bit Note This field protected Reset Protection RSTPROTECT RW Note DSGpage Microchip Technology Inc LAN DATA PORT SELECT REGISTER DPSEL DATA PORT COMMAND REGISTER DPCMD This register commences data port access Writing one register enable write access writing zero read access The address data registers need configured appropriately desired read write operation accessing register Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Data Port Ready DPRDY The Data Port Ready bit indicates data port RAM access completed In case read operation bit indicates read data stored DPDATA register Data Port ready Data Port busy processing transaction RO b RESERVED RO Select SEL Selects RAM access URX Buffer RAM Do access run time RFE VLAN DA Hash Table VHF RAM LSO Header RAM Do access run time FCT RX RAM Do access run time FCT TX RAM Do access run time Descriptor RAM Do access run time RESERVED UTX Buffer RAM Do access run time RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RW b Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Data Port Write Selects operation Writing bit initiates dataport access Write operation Read operation RW b Microchip Technology Inc DSGpage LAN DATA PORT ADDRESS REGISTER DPADDR Indicates address used data port access DATA PORT DATA REGISTER DPDATA The Data Port Data register holds write data write access resultant read data read access Before reading register result read operation Data Port Ready bit checked The Data Port Ready bit must indicate data port ready Otherwise read operation still progress EEPROM COMMAND REGISTER EPCMD This register used control read write operations Serial EEPROM Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Data Port Address RW h Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Data Port Data DATAPORTDATA RW h Offset h Size bits BITS DESCRIPTION TYPE DEFAULT EPC Busy EPCBSY When written bit operation specified EPC Command field performed specified EEPROM address This bit remain set operation time clear In case read means Host read valid data EEPROM Data Register EPDATA The EPCMD EPDATA registers modified bit cleared In case write attempted EEPROM present EPC Busy remains busy EPC Timeout occurs At time busy bit cleared SC b DSGpage Microchip Technology Inc LAN EPC Command EPCCMD This field used issue commands EEPROM Controller The EPC execute commands EPC Busy bit set A new command must issued previous command completes This field encoded follows READ EWDS EWEN WRITE WRAL ERASE ERAL RELOAD READ Read Location This command cause read EEPROM location pointed EPC Address EPCADDR The result read available EPDATA register EWDS EraseWrite Disable After issued EEPROM ignore erase write commands To reenable erasewrite operations issue EWEN command EWEN EraseWrite Enable Enables EEPROM erase write operations The EEPROM allow erase write operations EraseWrite Disable command sent power cycled Note The EEPROM device powerup erasewritedisabled state Any erase write operations fail EraseWrite Enable command issued WRITE Write Location If erasewrite operations enabled EEPROM command cause contents EPDATA register written EEPROM location selected EPC Address EPCADDR field WRAL Write All If erasewrite operations enabled EEPROM command cause contents EPDATA register written every EEPROM memory location ERASE Erase Location If erasewrite operations enabled EEPROM command erase location selected EPC Address EPCADDR field ERAL Erase All If erasewrite operations enabled EEPROM command initiate bulk erase entire EEPROM RELOAD Data Reload Instructs EEPROM Controller reload data EEPROM If value Ah found first address EEPROM EEPROM assumed unprogrammed Reload operation fail The EPC Data Loaded EPCDL bit indicates successful load data Note A failed reload operation result change descriptor information register contents These items set default values result reload failure RW b RESERVED RO BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN EEPROM DATA REGISTER EPDATA This register used conjunction EPCMD register perform read write operations Serial EEPROM EPC Timeout EPCTO If EEPROM operation performed response EEPROM within mS EEPROM Controller timeout return idle state This bit set timeout occurs indicating last operation unsuccessful Note If EEDI pin pulledhigh default left unconnected EPC commands time EEPROM device missing In case EPC Busy bit cleared soon command sequence complete It also noted ERASE ERAL WRITE WRAL commands EPC commands timeout EEPROM device present EEDI signal pulled low RWC b EPC Data Loaded EPCDL When set bit indicates valid EEPROM found MAC Address default register programming completed normally This bit set successful load data powerup RELOAD command completed RWC b EPC Address EPCADDR The bit value field used EEPROM Controller address specific memory location Serial EEPROM This BYTE aligned address RW h Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO EEPROM Data EPCDATA Value read written EEPROM RW BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN BOS DESCRIPTOR ATTRIBUTES REGISTER BOSATTR This register sets length values BOS Block contents loaded Descriptor RAM via Data Port registers The Descriptor RAM images may used conjunction register facilitate customized oper ation EEPROM present OTP configured Note If field block must include Binary Object Store BOS Descriptor may include USB Extension Descriptor SuperSpeed Device Capabilities Descriptor Container ID Descriptor Note The default value field determined value Binary Object Store BOS Block Length Bytes contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither available Offset h Size bits Note If block exist Descriptor RAM size value must written h This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited shall result untow ard operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO BOS Block Size BOSBLOCKSIZE Note RW Note Microchip Technology Inc DSGpage LAN SS DESCRIPTOR ATTRIBUTES REGISTER SSATTR This register sets length values SS Device Descriptor andor SS Configuration Block elements loaded Descriptor RAM via Data Port registers The SS Polling interval also defined field within reg ister The Descriptor RAM images may used conjunction register facilitate customized operation EEPROM present OTP configured Note The default value field determined value SuperSpeed Polling Interval Interrupt Endpoint contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The legal values x Writing values result untoward behavior unexpected results The hardware treat non zero values x x Note The default value field determined value SuperSpeed Device Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value SuperSpeed Configuration Block Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Offset h Size bits Note If Device Descriptor Configuration Block exist Descriptor RAM size value must writ ten h If present Descriptor RAM block must include following descriptors following order SS Configuration descriptor SS Interface descriptor This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited result untoward operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO SS Polling Interval SSPOLLINT RW Note SS Device Descriptor Size SSDEVDESCSIZE Note RW Note SS Configuration Block Size SSCFGBLOCKSIZE Note RW Note DSGpage Microchip Technology Inc LAN HS DESCRIPTOR ATTRIBUTES REGISTER HSATTR This register sets length values HS descriptors loaded Descriptor RAM via Data Port registers The HS Polling interval also defined field within register The Descriptor RAM images may used conjunction register facilitate customized operation EEPROM present OTP config ured Note The default value field determined value HighSpeed Polling Interval Interrupt Endpoint contained within EEPROM present If EEPROM present vale programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The legal values h Writing values result untoward behavior unexpected results Note The default value field determined value HighSpeed Device Descriptor bytes contained within EEPROM present If EEPROM present vale programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value HighSpeed Configuration Interface Descriptor Length bytes contained within EEPROM present If EEPROM present vale programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Address h Size bits Note If descriptor exist Descriptor RAM size value must written h This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited result untoward operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO HS Polling Interval HSPOLLINT RW Note HS Device Descriptor Size HSDEVDESCSIZE Note RW Note HS Configuration Descriptor Size HSCFGDESCSIZE Note RW Note Microchip Technology Inc DSGpage LAN FS DESCRIPTOR ATTRIBUTES REGISTER FSATTR This register sets length values FS descriptors loaded Descriptor RAM via Data Port reg isters The FS Polling interval also defined field within register The Descriptor RAM images may used conjunction register facilitate customized operation EEPROM present OTP config ured Note The default value field determined value FullSpeed Polling Interval Interrupt Endpoint contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The legal values h Writing values result untoward behavior unexpected results Note The default value field determined value FullSpeed Device Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value FullSpeed Configuration Interface Descriptor Length bytes contained within EEPROM present If EEPROM present vale programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Address Ch Size bits Note If descriptor exist Descriptor RAM size value must written h This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited result untoward operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO FS Polling Interval FSPOLLINT RW Note FS Device Descriptor Size FSDEVDESCSIZE Note RW Note FS Configuration Descriptor Size FSCFGDESCSIZE Note RW Note DSGpage Microchip Technology Inc LAN STRING ATTRIBUTES REGISTER STRNGATTR This register sets length values named string descriptors loaded Descriptor RAM via Data Port registers The Descriptor RAM images may used conjunction register facilitate customized operation EEPROM present OTP configured Note The default value field determined value Configuration String Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value Serial Number String Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value Product Name String Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value Manufacturer ID String Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Offset h Size bits Note If descriptor exist Descriptor RAM size value must written h This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited result untoward operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT Configuration String Descriptor Size CFGSTRDESCSIZE RW Note Serial Number String Descriptor Size SERSTRDESCSIZE RW Note Product Name String Descriptor Size PRODSTRDESCSIZE RW Note Manufacturing String Descriptor Size MANUFDESCSIZE RW Note Microchip Technology Inc DSGpage LAN STRING ATTRIBUTES REGISTER STRNGATTR This register sets length values named string descriptors loaded Descriptor RAM via Data Port registers The Descriptor RAM images may used conjunction register facilitate customized operation EEPROM present OTP configured Note The default value field determined value Interface String Descriptor Length bytes contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present FLAG ATTRIBUTES REGISTER FLAGATTR This register sets value GPIO PME Flags GPIO PME Flags EEPROM present cus tomized operation using Descriptor RAM images occur Offset h Size bits Note If descriptor exist Descriptor RAM size value must written h This register affects system operation EEPROM present OTP configured EEPROM Emulation Enable EEM bit indicates Descriptor RAM Attributes Registers used descriptor processing Writing register EEPROM present OTP configured prohibited result untoward operation unexpected results This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO Interface String Descriptor Size INTSTRDESCSIZE RW Note Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO GPIO PME Flags PMEFLAGS Refer Table GPIO PME Flags page bit definitions Note This field protected Reset Protection RSTPROTECT RW Note GPIO PME Flags PMEFLAGS Refer Table GPIO PME Flags page bit definitions Note This field protected Reset Protection RSTPROTECT RW Note DSGpage Microchip Technology Inc LAN Note The default value field determined value GPIO PME Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value GPIO PME Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present SOFTWARE GENERAL PURPOSE REGISTER X SWGPX The device implements three general purpose registers use host software Offset Ch h Size bits BITS DESCRIPTION TYPE DEFAULT Software General Purpose Register SWGPx Note This field protected Reset Protection RSTPROTECT RW h Microchip Technology Inc DSGpage LAN USB CONFIGURATION REGISTER USBCFG Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO LPM Capability LPMCAP This bit enables support Link Power Management LPM protocol LPM capability enabled LPM capability enabled Note This field protected Reset Protection RSTPROTECT RW Note Suspend Enable SUSPEN When cleared bit prevents SUSPENDN pin asserting suspend Under normal operation Suspend conditions valid USB PHY enters suspend mode bit set Note This field protected Reset Protection RSTPROTECT RW Note HIRD Threshold HIRDTHR The USB device controller puts PHY Deep LowPower mode L following true HIRD value host greater equal value HIRDTHR HIRDTHR set b The USB device controller puts PHY UTMI Sleep mode L one following true If HIRD value host less HIRDTHR HIRDTHR set b HIRDTHR Signaling Time us A value b equals us additional increment adds us Note This field protected Reset Protection RSTPROTECT RW Note BulkIn Superspeed Maximum Burst Size MAXBURSTBULKIN This field determines maximum burst size SuperSpeed bulk endpoint It specified number packets minus Note Under normal operation field set maximum value K bytes Note This field protected Reset Protection RSTPROTECT RW Note BulkOut Superspeed Maximum Burst Size MAXBURSTBULKOUT This field determines maximum burst size SuperSpeed bulk endpoint It specified number packets minus Note Under normal operation field set maximum value K bytes Note This field protected Reset Protection RSTPROTECT RW Note DSGpage Microchip Technology Inc LAN Device Speed Connect DEVSPEED SuperSpeed HighSpeed FullSpeed Note This field protected Reset Protection RSTPROTECT RW b Enable Check LFPS Overlap During Remote Ux Exit EnOverlapChk The SuperSpeed link exiting UUU waits either remote link LFPS TSTS training symbols confirms LFPS handshake complete This done handle case LFPS glitch causes link start exiting low power state Looking LFPS overlap makes sure link partner also sees LFPS When link exits UUU remote exit look LFPS overlap Note This field protected Reset Protection RSTPROTECT RW Note U Exit LFPS UEXITLFPS link treats ns LFPS valid U exit link waits us LFPS detects valid U exit This bit added improve interoperability third party host controller This host controller U state performing receiver detection generates LFPS glitch us duration This causes device exit U state LFPS filter value ns With new functionality enabled device stay U ignoring glitch host controller Note This field protected Reset Protection RSTPROTECT RW Note USB BulkIn Transmitter UTX RESET When set UTX reset SC b USB BulkOut Receiver URX RESET When set URX reset SC b Enable UTMI Sleep UTMI L Suspend EnbSlpM This input used control UTMI Sleep L Suspend assertion PHY L state UTMI Sleep L Suspend disabled UTMI Sleep L Suspend enabled Note This bit expected used normal operation Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO BulkIn Empty Response BIR This bit controls response BulkIn tokens RX FIFO empty Respond IN token ZLP Respond IN token NAK RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN Note The default value field determined respective value Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither available Note The default value field determined Suspend Enable SUSPEN bit Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined Port Swap CFGPORTSWAP bit Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined respective bit Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined Enable UTMI Sleep UTMI L Suspend EnbSlpM bit Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP Burst Cap Enable BCE This register enables use Burst Cap Register BURSTCAP Burst Cap register used limit TX burst size Burst Cap register used limit TX burst size RW b Port Swap PORTSWAP Swaps mapping USBDP USBDM USBDP maps USB D USBDM maps USB D USBDP maps USB D USBDM maps USB D RO Note RESERVED RO Remote Wakeup Support RMTWKP Device support remote wakeup Device supports remote wakeup This bit must set DEVICEREMOTEWAKEUP FUNCTIONREMOTEWAKEUP supported Note This field protected Reset Protection RSTPROTECT RW Note Power Method PWRSEL This bit controls devices USB power mode The device bus powered The device self powered Note This field protected Reset Protection RSTPROTECT RW Note Stall BulkOut Pipe Disable SBP This bit controls operation BulkOut pipe FIFO Controller detects loss sync condition Please refer Section TX Error Detection details Stall BulkOut pipe loss sync detected Do stall BulkOut pipe loss sync detected RW b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value Power Method CFGPWRSEL bit Configuration Flags contained within EEPROM present If EEPROM present b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM set b EEPROM present Note The default value field determined respective bit Configuration Flags field contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither available USB CONFIGURATION REGISTER USBCFG Offset h Size bits BITS DESCRIPTION TYPE DEFAULT U Timeout UTO U Inactivity Timeout value microseconds Specifies period core waits U request set SetFeatureUENABLE initiating U request RW Note U Inactivity Timeout UTIMEOUT Returns U Inactivity Timeout value set connected downstream port via U Inactivity Timeout LMP Note The value placed field value sent hub Set Port FeaturePORTUTIMEOUT command RO h HS Timeout Calibration HSTOUTCAL The number PHY clocks indicated field The controller multiplies number bittime factor adds product highspeed interpacket timeout duration core This result accounts additional delays introduced PHY This required delay introduced generating linestate condition varies among PHYs The USB standard timeout value highspeed operation inclusive bit times The number bit times added per PHY clock Highspeed operation One MHz PHY clock bit times One MHz PHY clock bit times Note Only MHz operation supported device RW Note Device U Initiation Enable DEVUINITENABLE When bit set device capable initiating U link transitions USB SETFEATUREU Enable also set Note This bit independent state Device U Enable DEVUENABLE Note This field protected Reset Protection RSTPROTECT RW Note Device U Enable DEVUENABLE When bit set device supports host initiated U requests Note This bit independent state Device U Initiation Enable DEVUINITENABLE Note This field protected Reset Protection RSTPROTECT RW Note Microchip Technology Inc DSGpage LAN Device U Initiation Enable DEVUINITENABLE When bit set device capable initiating U link transitions USB SETFEATUREU Enable also set Note This bit independent state Device U Enable DEVUENABLE Note This field protected Reset Protection RSTPROTECT RW Note Device U Enable DEVUENABLE When bit set device supports host initiated U requests Note This bit independent state Device U Initiation Enable DEVUINITENABLE Note This field protected Reset Protection RSTPROTECT RW Note LTM Enable LTMENABLE When bit set LTM enabled device Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO FS Timeout Calibration FSTOUTCAL The number PHY clocks indicated field The controller multiplies number bittime factor adds product fullspeed inter packet timeout duration core This result accounts additional delays introduced PHY This required delay introduced generating linestate condition varies among PHYs The USB standard timeout value fullspeed operation inclusive bit times The number bit times added per PHY clock Fullspeed operation One MHz PHY clock bit times One MHz PHY clock bit times One MHz PHY clock bit times Note When device operating FS mode HS Timeout Calibration HSTOUTCAL presented USB Gen device controller Note Only MHz operation supported device RW Note RESERVED RO BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN Note The default value field determined respective bit Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Note The default value field determined respective bit Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Note The default value field determined value HS Timeout Calibration HSTOutCal Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Note The default value field determined value FS Timeout Calibration FSTOutCal Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured h default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set h neither present Scale Down Mode Scale mode reduce simulation time When ScaleDown mode enabled Core uses scaleddown timing values resulting faster simulations When ScaleDown mode disabled Core uses actual timing values required hardware operation Scaledown status HSFSLS Modes Disabled Actual timing values used Enabled timing values except Device mode suspend resume including speed enumeration Enabled Device mode suspend resume Enabled bit bit scaledown values Scaledown status SS Mode b Disabled Actual timing values used b Enabled SS timing repeat values including Number TxEq training sequences reduce LFPS polling burst time reduced ns LFPS warm reset receive reduced us b No TxEq training sequences sent Overrides Bit b Enabled bit bit scaledown values Note This field simulation set b normal operation RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN USB CONFIGURATION REGISTER USBCFG Note The default value field determined value SS Detach Time SSDETACH Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured xE default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set xE neither present Note The default value field determined value HS Detach Time HSDETACH Configuration Flags within EEPROM present If EEPROM present value programmed OTP used If OTP configured xA default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set xA neither present Offset h Size bits BITS DESCRIPTION TYPE DEFAULT SS Detach Time SSDETACH Indicates amount time ms device shall detach USB bus Soft Reset requested operating SuperSpeed mode Note This field protected Reset Protection RSTPROTECT RW Note HS Detach Time HSDETACH Indicates amount time ms device shall detach USB bus Soft Reset requested operating highspeed fullspeed mode Note This field protected Reset Protection RSTPROTECT RW Note DSGpage Microchip Technology Inc LAN BURST CAP REGISTER BURSTCAP This register used limit size data burst transmitted USB BulkIn Transmitter UTX When amount specified BURSTCAP register transmitted UTX send ZLP Note This register must enabled USB Configuration Register USBCFG BULKIN DELAY REGISTER BULKINDLY Address h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BURSTCAP The maximum amount contiguous data may transmitted UTX ZLP short packet sent This field units bytes SS mode bytes HS mode bytes FS mode Note The amount contiguous data specified must Maximum Frame Size MAXSIZE specified MACRX register Failure obey rule may result untoward operation may yield unpredictable results Note The device disable BURSTCAP function setting less equal bytes RW h Address h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Bulk In Delay Before sending short packet ZLP USB BulkIn Transmitter UTX waits delay specified register This register units ns default interval us RW h Microchip Technology Inc DSGpage LAN INTERRUPT ENDPOINT CONTROL REGISTER INTEPCTL This register determines events cause status reported interrupt endpoint Please refer Section Interrupt Endpoint page details Address h Size bits BITS DESCRIPTION TYPE DEFAULT Interrupt Endpoint Always On INTEPON When bit set interrupt packet always sent interrupt endpoint interval Only allow transmission interrupt packet interrupt source enabled occurs Always transmit interrupt packet interrupt interval RW b RESERVED RO OTP Write Done Enable OTPWRDONEEN This event cause interrupt packet issued This event cause interrupt packet issued RW b RESERVED RO Energy Efficient Ethernet Start TX Low Power Enable EEESTARTTXLPIEN This event cause interrupt packet issued This event cause interrupt packet issued RW b Energy Efficient Ethernet Stop TX Low Power Enable EEESTOPTXLPIEN This event cause interrupt packet issued This event cause interrupt packet issued RW b Energy Efficient Ethernet RX Low Power Enable EEERXLPIEN This event cause interrupt packet issued This event cause interrupt packet issued RW b MAC Reset Time Out MACRTOEN This event cause interrupt packet issued This event cause interrupt packet issued RW b RX Data FIFO Overflow Enable RDFOEN This event cause interrupt packet issued This event cause interrupt packet issued RW b Transmit Error Enable TXEEN This event cause interrupt packet issued This event cause interrupt packet issued RW b USB Status Interrupt Enable USBSTSEN This event cause interrupt packet issued This event cause interrupt packet issued RW b DSGpage Microchip Technology Inc LAN TX Disabled Interrupt Enable TXDISEN This event cause interrupt packet issued This event cause interrupt packet issued RW b RX Disabled Interrupt Enable RXDISEN This event cause interrupt packet issued This event cause interrupt packet issued RW b PHY Interrupt Enable PHYEN This event cause interrupt packet issued This event cause interrupt packet issued RW b Data Port Interrupt Enable DPEN This event cause interrupt packet issued This event cause interrupt packet issued RW b MAC Error Interrupt Enable MACERREN This event cause interrupt packet issued This event cause interrupt packet issued RW b TX Data FIFO Underrun Interrupt Enable TDFUEN This event cause interrupt packet issued This event cause interrupt packet issued RW b TX Data FIFO Overrun Interrupt Enable TDFOEN This event cause interrupt packet issued This event cause interrupt packet issued RW b USB BulkIn Transmitter UTX Frame Pending Enable UTXFPEN This event cause interrupt packet issued This event cause interrupt packet issued RW b RESERVED RO GPIOx Interrupt Enable GPIOxEN This event cause interrupt packet issued This event cause interrupt packet issued RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN PIPE CONTROL REGISTER PIPECTL Note The default value field determined value TX Swing TxSwing bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value TX Margin TxMargin bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value TX Deemphasis TxDeemphasis bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value Elasticity Buffer Mode ElasticityBufferMode bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Address Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO TX Swing TxSwing Refer table PIPE specification Note This field protected Reset Protection RSTPROTECT RW Note TX Margin TxMargin Refer table PIPE specification Note This field protected Reset Protection RSTPROTECT RW Note TX Deemphasis TxDeemphasis The value driven PHY controlled LTSSM USB Gen Compliance mode Refer table PIPE specification Note This field protected Reset Protection RSTPROTECT RW Note Elasticity Buffer Mode ElasticityBufferMode Refer table PIPE specification Note This supported SS AFE Note This field protected Reset Protection RSTPROTECT RW Note DSGpage Microchip Technology Inc LAN U EXIT LATENCY REGISTER ULATENCY U EXIT LATENCY REGISTER ULATENCY Address Ah Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO U Device Host Exit Latency UPEL Time microseconds U Device Host Exit Latency This field programmed host utilizing Set SEL RO NALR h RESERVED RO U System Exit Latency USEL Time microseconds U System Exit Latency This field programmed host utilizing Set SEL RO NALR h Address Ah Size bits BITS DESCRIPTION TYPE DEFAULT U Device Host Exit Latency UPEL Time microseconds U Device Host Exit Latency This field programmed host utilizing Set SEL RO NALR h U System Exit Latency USEL Time microseconds U System Exit Latency This field programmed host utilizing Set SEL RO NALR h Microchip Technology Inc DSGpage LAN USB STATUS REGISTER USBSTATUS Bits CSR used generate USBSTSINT bit Interrupt EP They indicate change state respective bit When applicable current state bit listed mirror bit location bits Address Ah Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Remote Wakeup REMOTEWK Indicates current state Device Remote Wakeup RO NALR b Function Remote Wakeup FUNCREMOTEWK Indicates current state Function Remote Wakeup Capable RO NALR b LTM Enable LTMENABLE Indicates current state LTMENABLE RO NALR b U Enable UENABLE Indicates current state UENABLE RO NALR b U Enable UENABLE Indicates current state UENABLE RO NALR b RESERVED RO SET Select SETSEL Indicates whether host issued SETSEL command The following CSRs updated result U Exit Latency Register ULATENCY U Exit Latency Register ULATENCY RWC b Remote Wakeup Status Change REMOTEWKSTS Indicates host set cleared Device Remote Wakeup RWC b Function Remote Wakeup Status Change FUNCREMOTEWKSTS Indicates host set cleared Function Remote Wake Capable RWC b LTM Enable Status Change LTMENABLESTS Indicates whether host set cleared LTM Enable RWC b U Enable Status Change UENABLESTS Indicates host set cleared U Enable RWC b U Enable Status Change UENABLESTS Indicates host set cleared U Enable RWC b DSGpage Microchip Technology Inc LAN RECEIVE FILTERING ENGINE CONTROL REGISTER RFECTL This register configures Receive Filtering Engine RFE If neither Enable IGMP Checksum Validation Enable ICMP Checksum Validation Enable TCPUDP Checksum Val idation bits set RFE inserts h L raw checksum field Offset Bh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Always Pass Wakeup Frame PASSWKP When set RFE shall never discard received wakeup frame awakened device SUSPEND Store Wakeup Frame STOREWAKE set RW b Enable IGMP Checksum Validation When set RFE check IGMP checksum Additionally RFE calculates L raw checksum inserts RX Status Word Note If frame IGMP raw checksum still calculated RW b Enable ICMP Checksum Validation When set RFE check ICMP checksum Additionally RFE calculates L raw checksum inserts RX Status Word Note If frame ICMP raw checksum still calculated RW b Enable TCPUDP Checksum Validation When set RFE check TCP UDP checksum Additionally RFE calculates L raw checksum inserts RX Status Word Note If frame TCP UDP raw checksum still calculated RW b Enable IP Checksum Validation When set RFE check IP checksum This bit effect frame IPv IPv RW b Accept Broadcast Frames AB When set broadcast frames accepted Otherwise broadcast frames dropped RW b Accept Multicast Frames AM When set multicast frames accepted Otherwise multicast frames must pass perfect filtering hash filtering Note This bit apply broadcast frames RW b Accept Unicast Frames AU When set unicast frames accepted RW b Enable VLAN Tag Stripping When set bit enables stripping received frames VLAN ID RW b Untagged Frame Filtering UF When set untagged receive frames discarded RW b Enable VLAN Filtering VF When set bit enables filtering received frames VLAN ID RW b Microchip Technology Inc DSGpage LAN VLAN TYPE REGISTER VLANTYPE This register extends Ethernet type used indicate presence VLAN tag RFE addition h In FCT value used Ethernet type VLAN tag insertion enabled The intention register allow proprietary VLAN type supported If standard VLAN type h desired supported register retain default value h Enable Source Address Perfect Filtering SPF When set bit enables perfect filtering received frames Ethernet source address Note If destination address filtering enabled perfect hash frame must pass source address filtering destination address filtering discarded RW b Enable Multicast Address Hash Filtering MHF When set multicast destination addresses hashed Note The broadcast address never hashed RW b Enable Destination Address Hash Filtering DHF When set unicast destination addresses hashed RW b Enable Destination Address Perfect Filtering DPF When set bit enables perfect filtering received frames Ethernet destination address RW b Reset Receive Filtering Engine When set bit resets RFE SC b Offset Bh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO VLAN Ethernet Type RW h BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN FIFO CONTROLLER RX FIFO CONTROL REGISTER FCTRXCTL Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT FCT RX Enable When set FIFO capable accepting traffic RFE If bit deasserted received frames RFE aborted written FIFO After bit asserted FIFO accept next full frame receives After FIFO enabled FIFO begins accepting data receives first complete frame If FIFO disabled receiving frame FIFO allow current frame received disabling FIFO After FIFO successfully disabled FCT RX Disabled bit asserted Note This bit cause frame dropped counter increment RW b FCT RX RESET When set FCT RX reset It also clears remnant data FIFO stored UTX interface pipeline The FIFO must disabled reset issued SC f RESERVED RO Store Bad Frames When set RX FCT store errored frames detected Ethernet MAC The following conditions cause MAC consider frame bad RX error FCS error runt frame alignment error jabber error undersize frame error oversize frame error RW b FCT RX Overflow RWC b RX Frame Dropped See RX Dropped Frames description RWC b RESERVED RO FCT RX Disabled This bit indicates FIFO successfully disabled via clearing FCT RX Enable bit It set hardware disabling process invoked transition FCT RX Enable bit enabled disabled completes RWC b RESERVED RO RX Data FIFO Used Space RXUSED Reads amount space bytes used FIFO For frame field incremented length frame rounded nearest DWORD payload end DWORD boundary Additionally Command Words checksums associated frame also added RO h Microchip Technology Inc DSGpage LAN FIFO CONTROLLER TX FIFO CONTROL REGISTER FCTTXCTL FCT RX FIFO END REGISTER FCTRXFIFOEND This register specifies end address RX FIFO DWORD units The contents register times plus end address FIFO Offsets Ch Size bits BITS DESCRIPTION TYPE DEFAULT FCT TX Enable When set FIFO capable transmitting frames MAC If FIFO disabled transmitting frame frame transmission allowed complete Upon completion last frame FCT TX Disabled bit asserted An exception happen half duplex mode FIFO may discard frame transmit This case happens frame transmit retried MAC FIFO disabled The FIFO allow retries RW b FCT TX Reset When set bit resets FCT TX It also clears remnant data FIFO stored URX interface pipeline The FIFO must disabled reset issued SC b RESERVED RO FCT TX Disabled This bit indicates FIFO successfully disabled via clearing FCT TX Enable bit It set hardware disabling process invoked transition FCT TX Enable bit enabled disabled completes RWC b RESERVED RO TX Data FIFO Used Space TXUSED Reads amount space bytes used FIFO For frame field incremented length frame rounded nearest DWORD payload end DWORD boundary Additionally Command Words checksums associated frame also added RO h Offset Ch Size bits Note This registers contents may modified run time The RX data path must halted changing FIFO size After modifying FIFOs size FIFO must flushed BITS DESCRIPTION TYPE DEFAULT RESERVED RO FCTRXFIFOEND RW h DSGpage Microchip Technology Inc LAN FCT TX FIFO END REGISTER FCTTXFIFOEND This register specifies end address TX FIFO DWORD units The contents register times plus end address FIFO FCT FLOW CONTROL THRESHOLD REGISTER FCTFLOW This register specifies thresholds controlling pause frame generation The units thresholds bytes correspond high low watermarks RX FIFO Note Maximum RX FIFO size KB thedefault value Offset CCh Size bits Note This registers contents may modified run time The TX data path must halted changing FIFO size After modifying FIFOs size FIFO must flushed BITS DESCRIPTION TYPE DEFAULT RESERVED RO FCTTXFIFOEND RW h Note Maximum TX FIFO size KB default Offset Dh Size bits Note The values register must programmed TX Flow Control Enable TXFCEN bit set Please refer Section Flow Control Register FLOW page details BITS DESCRIPTION TYPE DEFAULT RESERVED RO Flow Control Off Threshold The threshold turn flow control If RX Data FIFO Used Space RXUSED less equal value flow control turned RW b RESERVED RO Flow Control On Threshold The threshold turn flow control If RX Data FIFO Used Space RXUSED greater equal value flow control turned RW b Microchip Technology Inc DSGpage LAN RX DATAPATH STORAGE RXDPSTOR TX DATAPATH STORAGE TXDPSTOR LTM BELT IDLE REGISTER LTMBELTIDLE Note The default value field determined LTM BELT Inactivity Timer data stored EEPROM see Table EEPROM Format page If EEPROM present information configured default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST shall cause field Offset Dh Size bits BITS DESCRIPTION TYPE DEFAULT Total RX Data Path Used Space TOTRXUSED Reads amount space bytes used UTX FIFO FCT RX FIFO RO h UTX FIFO Used Space UTXRXUSED Reads amount space bytes used UTX FIFO RO h Offset Dh Size bits BITS DESCRIPTION TYPE DEFAULT Total TX Data Path Used Space TOTTXUSED Reads amount space bytes used URX FIFO FCT TX FIFO RO h URX FIFO Used Space URXTXUSED Reads amount space bytes used URX FIFO RO h Offset Eh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BELTIDLE This field specified BELT value use device operating LTMIDLE state Ethernet link Gbps RW Note RESERVED RO BELTIDLE This field specified BELT value use device operating LTMIDLE state Ethernet link Mbps RW Note DSGpage Microchip Technology Inc LAN restored image value last loaded EEPROM OTP set h neither available LTM BELT IDLE REGISTER LTMBELTIDLE LTM BELT ACTIVE REGISTER LTMBELTACT LTM BELT ACTIVE REGISTER LTMBELTACT Offset Eh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BELTIDLE This field specified BELT value use device operating LTMIDLE state Ethernet link Mbps RW Note Offset Eh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BELTACT This field specified BELT value use device operating LTMACTIVE state Ethernet link Gbps RW Note RESERVED RO BELTACT This field specified BELT value use device operating LTMACTIVE state Ethernet link Mbps RW Note Offset ECh Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BELTACT This field specified BELT value use device operating LTMACTIVE state Ethernet link Mbps RW Note Microchip Technology Inc DSGpage LAN LTM INACTIVITY TIMER REGISTER LTMINACTIVE LTM INACTIVITY TIMER REGISTER LTMINACTIVE Offset F Size bits BITS DESCRIPTION TYPE DEFAULT LTMINACTIVITYTIMER This value specifies value loaded LTM inactivity timer LTM enabled UTX FIFO URX FIFO FCT RX FIFO FCT TX FIFO empty Additionally packets pending BulkOut EP The LTM Inactivity timer counts value upon hitting zero device enters LTMIDLE state The timer units us Note This timer used link Gigabit Ethernet mode RW Note LTMINACTIVITYTIMER This value specifies value loaded LTM inactivity timer LTM enabled UTX FIFO URX FIFO FCT RX FIFO FCT TX FIFO empty Additionally packets pending BulkOut EP The LTM Inactivity timer counts value upon hitting zero device enters LTMIDLE state The timer units us Note This timer used link Mbps Ethernet mode RW Note Offset F Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO LTMINACTIVITYTIMER This value specifies value loaded LTM inactivity timer LTM enabled UTX FIFO URX FIFO FCT RX FIFO FCT TX FIFO empty Additionally packets pending BulkOut EP The LTM Inactivity timer counts value upon hitting zero device enters LTMIDLE state The timer units us Note This timer used link Mbps Ethernet mode RW Note DSGpage Microchip Technology Inc LAN MAC CONTROL REGISTER MACCR This register establishes RX TX operating modes Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Energy Efficient Ethernet TX Clock Stop Enable EEETXCLKSTOPEN When set MAC halt GMII GTXCLK PHY TX LPI This bit unused Mbs mode This bit set Clock stop capable bit PHY MMD register indicates PHY capable allowing stopped TX clock Note This field protected Reset Protection RSTPROTECT RW Note Energy Efficient Ethernet Enable EEEEN When set enables Energy Efficient Ethernet operation MAC When cleared Energy Efficient Ethernet operation disabled Note The MAC generate LPI requests even Transmitter Enable TXEN cleared decode LPI indication even Receiver Enable RXEN cleared Note This field protected Reset Protection RSTPROTECT RW Note Energy Efficient Ethernet TX LPI Automatic Removal Enable EEETXLPIAUTOREMOVALEN When set enables automatic deassertion LPI anticipation periodic transmission event The time wait specified EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDELAY The interval timed point MAC initiates LPI signaling Host software change field Energy Efficient Ethernet Enable EEEEN cleared Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO Automatic Duplex Polarity ADP This bit indicate polarity FDUPLEX PHY LED DUPLEX asserted low indicates PHY full duplex mode DUPLEX asserted high indicates PHY full duplex mode Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set Note This field protected Reset Protection RSTPROTECT RW b Automatic Duplex Detection ADD When set MAC ignores setting Duplex Mode DPX bit automatically determines duplex operational mode The MAC uses PHY LEDsignal accomplish mode detection reports last determined status via Duplex Mode DPX bit When reset setting Duplex Mode DPX bit determines Duplex operation Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set Note This field protected Reset Protection RSTPROTECT RW Note Microchip Technology Inc DSGpage LAN Automatic Speed Detection ASD When set MAC ignores setting MAC Configuration CFG field automatically determines speed operation The MAC samples RXCLK input accomplish speed detection reports last determined speed via MAC Configuration CFG field When reset setting MAC Configuration CFG field determines operational speed Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set Note This field protected Reset Protection RSTPROTECT RW Note Internal Loopback Operation Mode INTLOOP Loops back data TX data path RX data path interfaces This full duplex mode In internal loopback mode TX frame received Internal GMII interface sent back MAC without sent PHY Normal mode Internal loopback enabled Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set RW b RESERVED RO Back Off Limit BOLMT The BOLMT bits allow user set backoff limit relaxed aggressive mode According IEEE MAC wait random number r slottimes detects collision eq r K The exponent K dependent many times current frame transmitted retried follows eqK min n n current number retries If frame retried three times K r slottimes maximum If retried times K r slot times maximum An LFSR linear feedback shift register counter emulates random number generator r obtained Once collision detected number current retry current frame used obtain K eq This value K translates number bits use LFSR counter If value K MAC takes value first three bits LFSR counter uses count zero every slottime This effectively causes MAC wait eight slottimes To give user flexibility BOLMT value forces number bits used LFSR counter predetermined value table Thus value K MAC look BOLMT use lower ten bits LFSR counter wait countdown If BOLMT use value first four bits wait countdown etc Slottime bit times See IEEE Spec Sections Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set RW b RESERVED RO BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN Note The default value field determined value respective field Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed h default A USB Reset Soft Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set h neither available Note If bit manually changed EEE configuration Ethernet PHY must updated autonegotiation rerun Note The default value field determined value Automatic Duplex Detection CFGADD bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Soft Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Note The default value field determined value Automatic Speed Detection CFGASD bit Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Soft Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set b neither available Note When Automatic Duplex Detection ADD reset bit RW determines duplex operation When Automatic Duplex Detection ADD set field RO reports last duplex operational mode determined MAC Duplex Mode DPX This bit determines duplex operational mode MAC Automatic Duplex Detection ADD bit reset When Automatic Duplex Detection ADD bit set bit readonly reports last determined duplex operational mode When set MAC operating FullDuplex mode transmit receive simultaneously MAC half duplex mode MAC full duplex mode Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set Note Half duplex mode disabled detected manually set speed Mbs regardless setting bit Note This field protected Reset Protection RSTPROTECT Note Note MAC Configuration CFG This field determines operational speed MAC Automatic Speed Detection ASD bit reset When Automatic Speed Detection ASD bit set field readonly reports last determined operational speed MII Mode Mbps MII Mode Mbps RGMIIGMII Mode Mbps Note This bit modified MACs receiver transmitter enabled Receiver Enable RXEN Transmitter Enable TXEN bit set Note This field protected Reset Protection RSTPROTECT Note Note MAC Reset MRST MAC enabled MAC reset SC b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN Note When Automatic Speed Detection ASD reset field RW determines operational speed When Automatic Speed Detection ASD set field RO reports last operational speed determined MAC MAC RECEIVE REGISTER MACRX Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Maximum Frame Size MAXSIZE Defines maximum size received frame Frames exceeding size aborted Note A frame longer bytes cause watchdog timer truncate abort frame Note This field modified MACs receiver enabled Receiver Enable RXEN bit set MAC Receive Register MACRX RW RESERVED RO Watchdog Truncation Length WTL The MAC truncates Rx FRAME MACRXMAXSIZE The RxCmdA truncated received frame passed FCT LONG bit set length MACRXMAXSIZE FCS likely set The MAC truncates Rx FRAME The RxCmdA truncated received frame passed FCT LONG bit set length FCS likely set RWT bit set also Note This bit modified MACs receiver enabled Receiver Enable RXEN bit set MAC Receive Register MACRX RW b FCS Stripping When set MAC strip FC last bytes received frames Note This bit modified MACs receiver enabled Receiver Enable RXEN bit set MAC Receive Register MACRX RW b RESERVED RO VLAN Frame Size Enforcement FSE Abort frames larger maximum frame size Abort nonVLAN frames larger maximum frame size Abort frames single VLAN tag larger maximum frame size Abort frames two VLAN tags larger maximum frame size Note This bit modified MACs receiver enabled Receiver Enable RXEN bit set MAC Receive Register MACRX RW b Receiver Disabled RXD This bit indicates MACs receiver successfully disabled via clearing Receiver Enable RXEN bit It set hardware disabling process invoked transition Receiver Enable RXEN bit enabled disabled completes RWC b DSGpage Microchip Technology Inc LAN MAC TRANSMIT REGISTER MACTX Receiver Enable RXEN When set MACs receiver enabled receive frames PHY When reset MACs receiver disabled receive frames PHY If bit deasserted frame received received frames allowed complete Upon completion MACs receiver disabled Receiver Disabled RXD bit asserted RW b Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Bad FCS BFCS When set MACs transmitter append bad FCS transmitted frames This feature useful diagnostic purposes This function may used conjunction Insert FCS Pad TX Command A RW b Transmitter Disabled TXD This bit indicates MACs transmitter successfully disabled via clearing Transmitter Enable TXEN bit It set hardware disabling process invoked transition Transmitter Enable TXEN bit enabled disabled completes RWC b Transmitter Enable TXEN When set MACs transmitter enabled transmit frames buffer onto cable When reset MACs transmitter disabled transmit frames If bit cleared frame transmitted frame allowed complete Upon completion MACs transmitter disabled Transmitter Disabled TXD bit asserted RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN FLOW CONTROL REGISTER FLOW This register used control handling RX TX flow control frames MAC RX flow control frames received MAC When RX flow control enabled MAC pause transmissions transmit data path amount time specified flow control frame TX flow control frames may generated manually automatically using RX FIFO thresholds By setting FORCEFC bit flow control frame manually transmitted value specified Pause Time FCPT After frame transmitted FORCEFC bit clears Whenever TXFCEN set transmit flow control frames generated automatically based thresholds set FCT Flow Control Threshold Register FCTFLOW Whenever high watermark crossed RX Data FIFO Used Space RXUSED greater equal Flow Control On Threshold MAC transmits flow control frame pause value specified Pause Time FCPT field When low watermark subsequently crossed RX Data FIFO Used Space RXUSED less equal Flow Control Off Threshold MAC transmits flow control frame pause value zero Flow Control applicable MAC set full duplex mode Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT Force Transmission TX Flow Control Frame FORCEFC This bit forces transmission TX flow control frames Writing initiates frame transmission The frame generated Pause Time value After frame transmitted MAC clear bit SC b TX Flow Control Enable TXFCEN When set enables transmit MAC flow control function based high low watermarks RX FIFO discussed section Note The threshold values FCT Flow Control Threshold Register FCTFLOW must programmed bit set RW b RX Flow Control Enable RXFCEN When set enables receive MAC flow control function The MAC decodes incoming frames control frames receives valid control frame PAUSE command disables transmitter specified time Decoded pause time x slot time When set MAC flow control function disabled MAC decode frames control frames RW b Forward Pause Frames FPF Enables passing received pause frames RX data path interface Sink received pause frames Pass received pause frames RX data path interface Note Flow Control applicable MAC set full duplex mode RW b RESERVED RO Pause Time FCPT This field indicates value used PAUSE TIME field control frame RW h DSGpage Microchip Technology Inc LAN RANDOM NUMBER SEED VALUE REGISTER RANDSEED ERROR STATUS REGISTER ERRSTS Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Random Number Seed RANDSEED The MAC random number generator seed value The content register seed value LFSR linear feedback shift register counter used emulate random number generator MAC TX backoff timer logic RW h Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO RX Error RXERR Indicates receive error PHY RX error signal asserted detected frame reception RWAC b FCS Error FERR An FCS errored frame received RWAC b Large Frame Error LFERR A frame larger maximum allow frame size received RWAC b RuntShort Frame Error RFERR A runt frame short frame received RWAC b Receive Watchdog Timer Expired RWTERR When set bit indicates received frame longer bytes truncated MAC RWAC b Excessive Collision Error ECERR A received frame aborted due sixteen collisions occurring RWAC b Alignment Error ALERR An alignment error detected received frame RWAC b Under Run Error URERR The MAC run transmit datapath RWAC b RESERVED RO Microchip Technology Inc DSGpage LAN MAC RECEIVE ADDRESS HIGH REGISTER RXADDRH This register contains upper bits physical address MAC RXADDRH th octet received frame This register used specify address used Perfect DA Magic Packet Wakeup frames unicast destination address received pause frames source address transmitted pause frames This register used packet filtering Note The default value field determined value MAC Address field contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured FFFFFFFFh default A USB Reset cause field restored value last loaded EEPROM OTP otherwise current value register maintained MAC RECEIVE ADDRESS LOW REGISTER RXADDRL This register contains lower bits physical address MAC RXADDRL first octet Ethernet frame This register used specify address used Perfect DA Magic Packet Wakeup frames unicast destina tion address received pause frames source address transmitted pause frames This register used packet filtering This register protected Reset Protection RSTPROTECT Note The default value field determined value MAC Address filed contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured FFFFFFFFh default A USB Reset cause field restored image value last loaded EEPROM OTP set FFFFFFFFh neither present Address h Size bits Note This register protected Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT RESERVED RO Physical Address This field contains upper bits physical address device RW FFFFh Note Address Ch Size bits BITS DESCRIPTION TYPE DEFAULT Physical Address This field contains lower bits physical address device RW FFFFFFFFh Note DSGpage Microchip Technology Inc LAN Table illustrates byte ordering RXADDRL RXADDRH registers respect reception Ethernet physical address MII ACCESS REGISTER MIIACCESS This register used control management cycles PHY TABLE RXADDRL RXADDRH BYTE ORDERING RXADDRL RXADDRH ORDER OF RECEPTION ON ETHERNET RXADDRL st RXADDRL nd RXADDRL rd RXADDRL th RXADDRH th RXADDRH th Address h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO PHY Address For every access register field must set b RW b MII Register Index MIIRINDA These bits select desired MII register PHY RW b RESERVED RO MII Write MIIWnR Setting bit tells PHY write operation using MII data register If bit set read operation packing data MII data register RW b MII Busy MIIBZY This bit must polled determine MII register access complete This bit must read logical writing register MII data register The LAN driver software must set bit order Host read write MII PHY registers During MII register access bit set signifying read write access progress The MII data register must kept valid MAC clears bit PHY write operation The MII data register invalid MAC cleared bit PHY read operation SC b Microchip Technology Inc DSGpage LAN MII DATA REGISTER MIIDATA This register contains either data written PHY register specified MII Access Register read data PHY register whose index specified MII Access Register Refer Section MII Access Register MIIACCESS page details EEE TX LPI REQUEST DELAY COUNT REGISTER EEETXLPIREQUESTDELAYCNT Contains count corresponding amount time us MAC must wait TX FIFO empty invoking LPI protocol Whenever TX FIFO empty device checks Energy Efficient Ethernet Enable EEEEN bit MAC Con trol Register MACCR determine whether Energy Efficient Ethernet mode operation effect If bit clear action taken otherwise device waits amount time indicated register After wait period expired LPI protocol initiated Energy Efficient Ethernet Start TX Low Power Interrupt EEESTARTTXLPIINT bit Interrupt Status Register INTSTS set If TX FIFO becomes nonempty timer restarted APPLICATION NOTE A value zero may adversely affect ability TX data path support Gigabit operation A reasonable value part operating Gigabit speeds us This value may increased pending results performance testing EEE enabled The motivation az scenario EEE link idle time occasional full bandwidth transmission bursts Aggressively optimizing power consumption pockets inactivity objective mode operation Address h Size bits Note The MIIBZY bit MIIACCESS register must cleared writing register BITS DESCRIPTION RESERVED RO MII Data This contains bit value read PHY read operation bit data value written PHY MII write operation RW h Offset h Size bits Note Due us prescaler actually time us longer specified A value zero valid cause delay occur BITS DESCRIPTION TYPE DEFAULT EEE TX LPI Request Delay Count EEETXLPIREQUESTDELAYCNT Count representing time wait invoking LPI protocol Units us Note Host software change field Energy Efficient Ethernet Enable EEEEN cleared RW h DSGpage Microchip Technology Inc LAN EEE TIME WAIT TX SYSTEM REGISTER EEETWTXSYS Contains count corresponding amount time us MAC must wait LPI exited trans mit packets Time specified separate fields Mbs Mbs operation This wait time addition IPG time Offset h Size bits BITS DESCRIPTION TYPE DEFAULT EEE TIME Wait TX System Count EEETWTXSYSCNT Count representing time wait commencing transmission LPI exited operating Mbs Units us Host software change field Energy Efficient Ethernet Enable EEEEN cleared Note In order meet IEEE specified requirement minimum value field h RW h EEE TIME Wait TX System Count EEETWTXSYSCNT Count representing time wait commencing transmission LPI exited operating Mbs Units us Host software change field Energy Efficient Ethernet Enable EEEEN cleared Note In order meet IEEE specified requirement minimum value field Eh RW Eh Microchip Technology Inc DSGpage LAN EEE TX LPI AUTOMATIC REMOVAL DELAY REGISTER EEETXLPIAUTOREMOVALDELAY Contains count corresponding amount time us MAC wait TX LPI protocol initiated automatically deasserts LPI anticipation periodic transmission TX LPI automatic removal functionality enabled via Energy Efficient Ethernet TX LPI Automatic Removal Enable EEETXLPIAUTOREMOVALEN bit MAC Control Register MACCR When time period expires Energy Efficient Ethernet Stop TX Low Power Interrupt EEESTOPTXLPIINT bit Interrupt Status Register INTSTS Energy Efficient Ethernet TX Wake EEETXWAKE bit Wakeup Control Status Register WUCSR set Upon automatic TX LPI deassertion MAC return waiting TX FIFO empty time specified EEE TX LPI Request Delay Count EEETXLPIREQUESTDELAYCNT requesting LPI Note Due us prescaler actually time us longer specified The MAC generate LPI requests Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR set current speed Mbps Mbps current duplex full autonegoti ation result indicates local partner device support EEE current operating speed Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO EEE TX LPI Automatic Removal Delay Count EEETXLPIAUTOREMOVALDELAYCNT Count representing time wait TX LPI protocol initiated automatically deasserted anticipation periodic transmission Units us Note Host software change field Energy Efficient Ethernet Enable EEEEN cleared RW h DSGpage Microchip Technology Inc LAN WAKEUP CONTROL AND STATUS REGISTER WUCSR This register contains data pertaining MACs remote wakeup status capabilities All enables within register must clear normal operation Failure result improper MAC receive operation Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO RFE Wake Enable RFEWAKEEN When set remote wakeup mode enabled device capable generating wakeup nonerrored receive frame passes RFEs filters This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Energy Efficient Ethernet TX Wake EEETXWAKE The MAC sets bit upon transmitter exiting Low Power Idle state due expiration time specified EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT This bit set Energy Efficient Ethernet TX Wake Enable EEETXWAKEEN cleared This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low RWC b Energy Efficient Ethernet TX Wake Enable EEETXWAKEEN When set remote wakeup enabled upon transmitter exiting Low Power Idle state This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Energy Efficient Ethernet RX Wake EEERXWAKE The MAC sets bit upon receiver exiting Low Power Idle state due reception wake signaling This bit set Energy Efficient Ethernet RX Wake Enable EEERXWAKEEN cleared This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low RWC b Energy Efficient Ethernet RX Wake Enable EEERXWAKEEN When set remote wakeup enabled upon reception wake signaling This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b RFE Wakeup Frame Received RFEWAKEFR This bit set upon reception nonerrored frame passes RFE filters This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b Microchip Technology Inc DSGpage LAN Store Wakeup Frame STOREWAKE When set frame associated wake event stored FCT RX FIFO All subsequents frames received wake event corrupted pass applicable frame filters MAC RFE stored FIFO When cleared frames received wake event stored RX FIFO The frames must corrupted pass applicable frame filters MAC RFE Note It possible wakeup source frame In case subsequent received frames stored FIFO Note This bit meaning SUSPEND used For suspend modes bit shall affect RW b Perfect DA Frame Received PFDAFR The MAC sets bit upon receiving valid frame destination address matches physical address This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b Remote Wakeup Frame Received WUFR The MAC sets bit upon receiving valid remote Wakeup Frame This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b Magic Packet Received MPR The MAC sets bit upon receiving valid Magic Packet This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b Broadcast Frame Received BCASTFR The MAC Sets bit upon receiving valid broadcast frame This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b Perfect DA Wakeup Enable PFDAEN When set remote wakeup mode enabled MAC capable waking receipt frame destination address matches physical address device The physical address stored MAC Receive Address High Register RXADDRH MAC Receiver Address Low Register RXADDRL This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Wakeup Frame Enable WUEN When set remote wakeup mode enabled MAC capable detecting Wakeup Frames programmed Wakeup Frame Filter This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Magic Packet Enable MPEN When set Magic Packet wakeup mode enabled This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN WAKEUP SOURCE REGISTER WKSRC This register indicates source wakeup event resulted device issuing wakeup signaling Any wake events occurred device placed SUSPENDx state ignored Additionally wake events occur device commenced process waking likewise ignored It possible received wakeup packet match several conditions listed CSR In case matching bits packet shall set The status fields CSR cleared explicitly done SW Broadcast Wakeup Enable BCASTEN When set remote wakeup mode enabled MAC capable waking broadcast frame This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Offset h Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO GPIO GPIOxINTWK These bits assert GPIO wake event results device issuing wakeup signaling RWAC h RESERVED RO IPv TCP SYN Packet Received IPVTCPSYNRCDWK The MAC sets bit upon receiving valid IPv TCP SYN packet results device issuing wakeup signaling RWAC b IPv TCP SYN Packet Received IPVTCPSYNRCDWK The MAC sets bit upon receiving valid IPv TCP SYN packet results device issuing wakeup signaling RWAC b Energy Efficient Ethernet TX Wake EEETXWK The MAC sets bit upon transmitter exiting Low Power Idle state due expiration time specified EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT This bit set Energy Efficient Ethernet TX Wake Enable EEETXWAKEEN cleared This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low RWAC b Energy Efficient Ethernet RX Wake EEERXWK The MAC sets bit upon receiver exiting Low Power Idle state due reception wake signaling This bit set Energy Efficient Ethernet RX Wake Enable EEERXWAKEEN cleared This bit held low Energy Efficient Ethernet Enable EEEEN bit MAC Control Register MACCR low RWAC b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN RFE Wakeup Frame Received RFEFRWK This bit set bit upon reception nonerrored frame passes RFEs filters results device issuing wakeup signaling RWAC b Perfect DA Frame Received PFDAFRWK The MAC sets bit upon receiving valid frame destination address matches physical address results device issuing wakeup signaling RWAC b Magic Packet Received MPFRWK The MAC sets bit upon receiving valid Magic Packet results device issuing wakeup signaling RWAC b Broadcast Frame Received BCASTFRWK The MAC Sets bit upon receiving valid broadcast frame results device issuing wakeup signaling RWAC b Remote Wakeup Frame Received WUFRWK The MAC sets bit upon receiving valid remote Wakeup Frame results device issuing wakeup signaling RWAC b RESERVED RO Remote Wakeup Frame Match WUFFMATCH This field indicates wakeup frame filter caused wake event The contents field valid Remote Wakeup Frame Received WUFRWK set RWAC b BITS DESCRIPTION TYPE DEFAULT DSGpage Microchip Technology Inc LAN WAKEUP FILTER X CONFIGURATION REGISTER WUFCFGX These CSRs enable respective wakeup filter enabled A total programmable filters available device filter match pattern bytes length Note The default value Wakeup Filter loaded EEPROM see Table EEPROM Format page If EEPROM present information configured default depends OTP programmed value It OTP programmed h default A USB Reset Lite Reset LRST shall cause field restored image value last loaded EEPROM OTP set h neither available Offset h CCh Size bits Note WUFCFG supports Reset Protection RSTPROTECT BITS DESCRIPTION TYPE DEFAULT Filter Enable b Filter disabled b Filter enabled RW b Note RESERVED RO Filter Address Type Defines destination address type pattern specified filter x Wakeup Filter x Byte Mask Registers WUFMASKx block b Pattern applies unicast frames b Pattern applies multicast frames Xb Pattern applies frames RW b Note Filter Pattern Offset Specifies offset first byte frame CRC checking begins Wakeup Frame recognition Offset first byte incoming frames destination address RW h Note Filter CRC Specifies expected bit CRC value filter obtained using pattern offset byte mask programmed filter This value compared CRC calculated incoming frame match indicates reception Wakeup Frame RW h Note Microchip Technology Inc DSGpage LAN WAKEUP FILTER X BYTE MASK REGISTERS WUFMASKX Each wakeup filters bit byte mask The bit mask accessed via consecutive byte mask DWORD registers The DWORD offset required access particular portion mask indicated following table The start offset least significant DWORD register bit filter block first element range indicated preceding table register map Table System Control Status Registers Map page If bit j byte mask set CRC machine processes byte pattern offset j incoming frame Otherwise byte pattern offset j ignored Offset h FCh Size bits Note WUFMASK supports Reset Protection RSTPROTECT DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h Filter x Byte Mask RW h Note h Filter x Byte Mask RW h Note h Filter x Byte Mask RW h Note h Filter x Byte Mask RW h Note DSGpage Microchip Technology Inc LAN MAC ADDRESS PERFECT FILTER REGISTERS ADDRFILTX These registers specify MAC addresses used perfect filtering It permissible change value entry run time However address valid bit must cleared Otherwise invalid value temporarily MAC address filter Offset h h Size bits Note The MAC address storage scheme matches RXADDRH RXADDRL registers see Table RXADDRL RXADDRH Byte Ordering DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h Address Valid When set bit indicates entry valid data used perfect filtering RW h h Address Type When set bit indicates address represents MAC source address Otherwise entry applies MAC destination address RW h h RESERVED RO h Physical Address This field contains upper bits physical address device RW h h Physical Address This field contains lower bits physical address device RW h Microchip Technology Inc DSGpage LAN WAKEUP CONTROL AND STATUS REGISTER WUCSR This register contains data pertaining Windows Power Management wake offload features Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Checksum Disable CSUMDISABLE When clear IP header checksum TCP checksum FCS calculated must agree frame contents order frame ARP TCPSYN NS considered detection analysis When set FCS calculated checked ARP TCPSYN NS frames The IP header checksum ICMP payload checksum TCP checksum calculated hence mismatches ignored RW b RESERVED RO Forward ARP Frames FARPFR Enables passing received ARP frames target device processed ARP offload logic RX datapath interface Sink received ARP frames Pass received ARP frames RX datapath interface RW b Forward NS Frames FNSFR Enables passing received NS frames target device processed NS offload logic RX datapath interface Sink received NS frames Pass received NS frames RX datapath interface RW b NA SA Select NASASEL Used select source IPv SA NA message When set NSx IPv Destination Address Register NSxIPVADDRDEST value used source When cleared Target Address NS packet used RW b NS Packet Received NSRCD The MAC sets bit upon receiving valid NS packet RWC b ARP Packet Received ARPRCD The MAC sets bit upon receiving valid ARP packet RWC b IPv TCP SYN Packet Received IPVTCPSYNRCD The MAC sets bit upon receiving valid IPv TCP SYN packet This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b IPv TCP SYN Packet Received IPVTCPSYNRCD The MAC sets bit upon receiving valid IPv TCP SYN packet This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Status RESCLRWKPSTS set RWC b NS Offload Enable NSOFFLOADEN When set enables response Neighbor Solicitation packets RW b ARP Offload Enable ARPOFFLOADEN When set enables response ARP packets RW b DSGpage Microchip Technology Inc LAN NSX IPV DESTINATION ADDRESS REGISTER NSXIPVADDRDEST Used IPv NS header matching IPv destination address bits The bit address accessed via consecutive DWORD registers The DWORD offset required access particular portion address indicated following table The start offset least significant DWORD register bit address block first element range indicated preceding table register map Table System Control Status Registers Map page These registers used NS Offload Enable NSOFFLOADEN set Wakeup Control Status Reg ister WUCSR Received packets whose Ethernet destination address devices MAC address multicast address broadcast address processed follows The headers IPv packets checked determine whether x NSx IPv Destination Address Reg ister NSxIPVADDRDEST matches destination address specified IPv header In event IPv header destination address solicited node multicast address ie prefix matches FFFF upper three bytes NSxIPvADDRDEST compared last bits IPv header destination address Please refer Section Neighbor Solicitation NS Offload page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN When set enables wakeup receiving IPv TCP SYN packet This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set Note documentation change RW b IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN When set enables wakeup receiving IPv TCP SYN packet This bit automatically cleared completion resume sequence Resume Clears Remote Wakeup Enables RESCLRWKPEN set RW b Offset h Ch h Ch Size bits DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h NSxIPvADDRDEST RW h h NSxIPvADDRDEST RW h h NSxIPvADDRDEST RW h h NSxIPvADDRDEST RW h BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN TABLE IPV ADDRESS TRANSMISSION BYTE ORDERING NSxIPVADDRDESTx IPv Address Order Reception Ethernet NSxIPvADDRDEST st NSxIPvADDRDEST nd NSxIPvADDRDEST rd NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th NSxIPvADDRDEST th Note This example applies IPv address CSRs DSGpage Microchip Technology Inc LAN NSX IPV SOURCE ADDRESS REGISTER NSXIPVADDRSRC Used IPv NS header matching IPv source address bits The bit address accessed via con secutive DWORD registers The DWORD offset required access particular portion address indicated following table The start offset least significant DWORD register bit address block first element range indicated preceding table register map Table System Control Status Registers Map page These registers used NS Offload Enable NSOFFLOADEN set Wakeup Control Status Reg ister WUCSR Received packets whose destination address devices MAC address multicast address broadcast address processed follows The headers IPv packets checked determine whether x NSx IPv Source Address Register NSxIPVADDRSRC matches source address specified IPv header Please refer Section Neighbor Solicitation NS Offload page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Offset h Ch h Ch Size bits Note A value DWORD registers equates wildcard causes checking ignored yields match DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h NSxIPvADDRSRC RW h h NSxIPvADDRSRC RW h h NSxIPvADDRSRC RW h h NSxIPvADDRSRC RW h Microchip Technology Inc DSGpage LAN NSX ICMPV ADDRESS REGISTER NSXICMPVADDR Used ICMPv NS target address matching Each address bits accessed via consecutive DWORD registers The DWORD offset required access particular portion address indicated following table The start offset least significant DWORD register bit address block first element range indicated preceding table register map Table System Control Status Registers Map page NS offload enabled Wakeup Control Status Register WUCSR The target address specified NS request compared values contained NSx ICMPv Address Reg ister NSxICMPVADDR registers corresponding NSx ICMPv Address Register NSxIC MPVADDR x match previously occurred IPv header Please refer Section Neighbor Solicitation NS Offload page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Offset h Ch h Ch Size bits Note A value DWORD registers disables comparison field No match yielded DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h NSxICMPVADDR RW h h NSxICMPVADDR RW h h NSxICMPVADDR RW h h NSxICMPVADDR RW h DSGpage Microchip Technology Inc LAN NSX ICMPV ADDRESS REGISTER NSXICMPVADDR See NSx ICMPv Address Register NSxICMPVADDR description usage register Please refer Section Neighbor Solicitation NS Offload page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering SYN IPV SOURCE ADDRESS REGISTER SYNIPVADDRSRC This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND SUSPEND state It holds source address compared received IPv headers prefixing TCP packets whose SYN bit asserted IPv frames whose destination address devices MAC address multicast address broadcast address processed follows A check made TCP protocol match within IPv header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYN IPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information Offset h Ch h Ch Size bits Note A value DWORD registers disables comparison field No match yielded DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h NSxICMPVADDR RW h h NSxICMPVADDR RW h h NSxICMPVADDR RW h h NSxICMPVADDR RW h Offset h Size bits BITS DESCRIPTION TYPE DEFAULT SYN IPv Source Address Used IPv header matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h Microchip Technology Inc DSGpage LAN The ordering transmission anIPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering This example applies IPv address CSRs SYN IPV DESTINATION ADDRESS REGISTER SYNIPVADDRDEST This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND SUPSEND state It holds destination address compared received IPv headers prefixing TCP packets whose SYN bit asserted IPv frames whose destination address devices MAC address multicast address broadcast address processed follows A check made TCP protocol match within IPv header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYN IPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information The ordering transmission anIPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering TABLE IPV ADDRESS TRANSMISSION BYTE ORDERING SYNIPVADDRSRC IPv Address Order Reception Ethernet SYNIPVADDRSRC st SYNIPVADDRSRC nd SYNIPVADDRSRC rd SYNIPVADDRSRC th Offset h Size bits BITS DESCRIPTION TYPE DEFAULT SYN IPv Destination Address Used IPv heading matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h DSGpage Microchip Technology Inc LAN SYN IPV TCP PORTS REGISTER SYNIPVTCPPORTS This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND SUPSEND state It holds source destination ports compared received TCP packets whose SYN bit asserted prefixed IPv header IPv frames whose destination address devices MAC address multicast address broadcast address processed follows A check made TCP protocol match within IPv header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYN IPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Destination Port IPVDESTPORT Used IPv TCP port matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h Source Port IPVSRCPORT Used IPv TCP port matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h Microchip Technology Inc DSGpage LAN SYN IPV SOURCE ADDRESS REGISTER SYNIPVADDRSRC This register used IPv header matching TCP SYN packets bits The address accessed via con secutive DWORD registers The DWORD offset required access particular portion address indicated following table The start offset least significant DWORD register bit address block first ele ment range indicated preceding table register map Table System Control Status Reg isters Map page This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND state It holds source address compared IPv header extension header prefixing TCP packet whose SYN bit asserted The IPv frame must previously passed check ensure destination address devices MAC address multicast address broadcast address Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Desti nation Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYNIPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Offset Ch Ah Size bits Note A value DWORD registers equates wildcard causes checking ignored yields match DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h SYNIPVADDRSRC RW h h SYNIPVADDRSRC RW h h SYNIPVADDRSRC RW h h SYNIPVADDRSRC RW h DSGpage Microchip Technology Inc LAN SYN IPV DESTINATION ADDRESS REGISTER SYNIPVADDRDEST This register used IPv header matching TCP SYN packets bits The address accessed via con secutive DWORD registers The DWORD offset required access particular portion address indicated following table The start offset least significant DWORD register bit address block first ele ment range indicated preceding table register map Table System Control Status Reg isters Map page This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND SUSPEND state It holds destination address compared IPv header extension header prefixing TCP packet whose SYN bit asserted The IPv frame must previously passed check ensure destination address devices MAC address multicast address broadcast address Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Desti nation Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYNIPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information The ordering transmission IPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Offset ACh Bh Size bits Note A value DWORD registers equates wildcard causes checking ignored yields match DWORD OFFSET BITS DESCRIPTION TYPE DEFAULT h SYNIPVADDRDEST RW h h SYNIPVADDRDEST RW h h SYNIPVADDRDEST RW h h SYNIPVADDRDEST RW h Microchip Technology Inc DSGpage LAN SYN IPV TCP PORTS REGISTER SYNIPVTCPPORTS This register utilized IPv TCP SYN Wake Enable IPVTCPSYNWAKEEN set Wakeup Control Status Register WUCSR device SUSPEND state It holds source destination ports compared received TCP packets whose SYN bit asserted prefixed IPv header exten sion header IPv frames whose destination address devices MAC address multicast address broadcast address processed follows A check made TCP protocol match within IPv header Valid TCP packets whose SYN bit asserted IPv header whose source address destination address match specified SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST whose source port destination port match specified SYN IPv TCP Ports Register SYN IPVTCPPORTS cause wakeup Please refer Section IPv TCP SYN Detection page information Offset BCh Size bits BITS DESCRIPTION TYPE DEFAULT Destination Port IPVDESTPORT Used IPv TCP port matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h Source Port IPVSRCPORT Used IPv TCP port matching TCP SYN packets Note A value equates wildcard causes checking ignored yields match RW h DSGpage Microchip Technology Inc LAN ARP SENDER PROTOCOL ADDRESS REGISTER ARPSPA This register utilized ARP offload enabled Wakeup Control Status Register WUCSR The frame type received Ethernet frames examined type h ARP frames checked ensure MAC destination address matches devices MAC address broadcast address If packet passes tests contents register compared SPA field ARP message contents ARP Target Protocol Address Register ARPTPA compared TPA field ARP message If contents regis ters match contents message errors occurred frame MAC TX signaled transmit ARP response frame sender Please refer Section ARP Offload page information ARP TARGET PROTOCOL ADDRESS REGISTER ARPTPA This register utilized ARP offload enabled Wakeup Control Status Register WUCSR The frame type received Ethernet frames examined type h ARP frames checked ensure MAC destination address matches devices MAC address broadcast address If packet passes tests contents ARP Sender Protocol Address Register ARPSPA compared SPA field ARP message contents register compared TPA field ARP message If contents registers match contents message errors occurred frame MAC TX signaled trans mit ARP response frame sender Please refer Section ARP Offload page information Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT ARPSPA Used ARP matching Note A value wildcard causes checking ignored yields match RW h Note Note The ordering transmission anIPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT ARPTPA Used ARP matching Note A value wildcard causes checking ignored yields match RW h Note Note The ordering transmission anIPv address Ethernet illustrated Table IPv Address Transmission Byte Ordering Microchip Technology Inc DSGpage LAN PHY DEVICE IDENTIFIER PHYDEVID This register defines integrated Ethernet PHYs OUI Model Number Device Revision Number Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Revision Number RO h Model Number RO h OUI OrganizationallyUnique Identifier Assigned rd th bit OUI RO Fh DSGpage Microchip Technology Inc LAN USB PHY Control Status Registers Note RESERVED address space USB PHY Control Status Registers Map must written circumstances Failure heed warning may result untoward operation unex pected results TABLE USB PHY CONTROL AND STATUS REGISTERS MAP OFFSET hoffset REGISTER NAME h Common Block Test Register COMTEST h Ch Reserved Ch USB AFE Test Register USBTEST Ch USB AFE Upstream Control Register USBAFECTRL CCh Ch Reserved Microchip Technology Inc DSGpage LAN COMMON BLOCK TEST REGISTER COMTEST Offset h Size bits BITS DESCRIPTION TYPE DEFAULT Clock Disable CLOCKDISABLE When set clocks common block register gated RW b RESERVED RO Common Block Test Register Select COMBLKSEL Common Block Test register select Passes functional signals Common block Passes test signals Common block RW b Common XTAL Gain Select COMTSTXTALGAIN XTAL drive amplitude limited V XTAL drive amplitude increased V RW b RESERVED RO Input Reference Frequency Select PLLs COMREFFREQ MHz POR MHz Note Gigabit Ethernet PHY requires MHz MHz valid operational setting RW b V POR COMVCRRDY POR output core V supply Active high core supply V Signal gated internal V POR signal active high threshold V RO b Enable Link Power Management Mode COMPLLLPMMODE Enables fast startup USB PLL RW Note Enable USB PLL COMPLLEN RW b Common Suspend COMSUSPENDB Powers common circuitry Biasing PLL When asserted signal overrides local UTMI suspend signals power AFE blocks connected This signal active low RW b XTAL Suspend COMXTALSUSPENDB When asserted signal power XTAL block The XTAL clock kept running SUSPENDN asserted LPM This signal active low RW b RESERVED RO DSGpage Microchip Technology Inc LAN Note The default value field determined Enable Link Power Management Mode COMPLLLPMMODE bit Configuration Flags within EEPROM present The field chosen depends whether device HS FS mode If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present PLL Clock Usable COMCLKUSABLE Clocks usable Clocks usable RO b USB Gen Transmit PLL enable USBTXPLLEN RW b USB Gen Transmit PLL Usable USBCLKUSABLECORE Clocks usable Clocks usable RO b AFERDYTIMDIS When set disables AFE ready timer RW b RESERVED RO Clock gate bypass mode select PHYCLKGATEBYPASS Functional mode Forcibly puts clock gating logic chip bypass mode RW b BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN USB AFE TEST REGISTER USBTEST Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO FSLS Driver Output Enable USBFSOEB Active low Driver enabled Driver tristated RW b FSLS Positive Output Data USBFSVPO Drives data DP output RW b FSLS Negative Output Data USBFSVMO Drives data DM output RW b FSLS Differential Receiver Output USBFSDATA RO b RESERVED RO HS Transmit Valid Mask USBHSTXVALID Indicates bits AFEHSTXVALID bus valid No bits valid LSB valid Invalid combination Both bits valid RW b HS Transmit Data USBHSTXDATA Driver data transmitted LSB first RW b HS Current Source Enable USBHSCSEN Driver powereddown Driver poweredup This signal asserted active whenever port HiSpeed mode RW b HS Output Current PHYBOOST b Nominal mA b Decrease b Increase b Increase b Increase b Increase b Increase b Increase Note This field protected Reset Protection RSTPROTECT RW Note Rpu DP Termination Control USBRPUDPEN Enable Kohm termination DP active RW b DSGpage Microchip Technology Inc LAN Note The default value field determined value PHY Boost CFGPHYBOOST field Configuration Flags contained within EEPROM present If EEPROM present default depends OTP programmed value It OTP programmed b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM set b EEPROM present Rpu DP Termination Control USBRPUDMEN Enable Kohm termination DP active RW b Rpd DP Termination Control USBRPDDPEN Enable Kohm termination DP active RW b Rpd DM Termination Control USBRPDDMEN Enable Kohm termination DM active RW b RESERVED RO HS Driver Active USBHSTXACTIVE Places HS driver low power mode disabled IDLE Driver lowpower mode Driver active transmit mode mA source active RW b RESERVED RO BITS DESCRIPTION TYPE DEFAULT Microchip Technology Inc DSGpage LAN USB AFE UPSTREAM CONTROL REGISTER USBAFECTRL Note The default value field determined value Squelch Threshold CFGSQUTHR field Configuration Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Offset Ch Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO HS Termination Control USBHSTERMEN Enable Kohm termination DP DM active RW b AFE High Speed Squelch USBHSSQUELCHB Indicates HS oversampled data valid Active low Data valid Data invalid RO b AFE High Speed Disconnect USBHSDISC Indicates line disconnected HS mode This signal strobed HS EOP nd bit time Normal condition Disconnect condition RO b Squelch Tune USBSQUTUNE Nominal mV Trip Point Decrease mV Decrease mV Decrease mV Decrease mV Decrease mV Increase mV Increase mV Note This field protected Reset Protection RSTPROTECT RW Note RESERVED RO DSGpage Microchip Technology Inc LAN Ethernet PHY Control Status Registers The Ethernet PHY registers memory mapped These registers accessed indirectly Ethernet MAC via MII Access Register MIIACCESS MII Data Register MIIDATA The Ethernet PHY provides access following main categories registers Ethernet PHY Main Page Registers Ethernet PHY Extended Page Registers Ethernet PHY Extended Page Registers Note Access PHY register pages controlled via Ethernet PHY Extended Page Access Register When extended page register access enabled reads writes registers affect extended registers corresponding page instead main page registers IEEEspecified register space Registers affected state extended page register access Writing h Ethernet PHY Extended Page Access Register restores main page register access Note All unlisted register index values supported addressed TABLE ETHERNET PHY MAIN PAGE REGISTERS INDEX IN DECIMAL REGISTER NAME Ethernet PHY Mode Control Register Ethernet PHY Mode Status Register Ethernet PHY Device Identifier Register Ethernet PHY Device Identifier Register Ethernet PHY Device AutoNegotiation Advertisement Register Ethernet PHY AutoNegotiation Link Partner Ability Register Ethernet PHY AutoNegotiation Expansion Register Ethernet PHY AutoNegotiation Next Page TX Register Ethernet PHY AutoNegotiation Link Partner Next Page RX Register Ethernet PHY BASET Control Register Ethernet PHY BASET Status Register RESERVED Ethernet PHY MMD Access Control Register Ethernet PHY MMD Access AddressData Register Ethernet PHY BASET Status Extension Register Ethernet PHY BASETX Status Extension Register Ethernet PHY BASET Status Extension Register Ethernet PHY Bypass Control Register BASETXBASET Receive Error Counter Register Microchip Technology Inc DSGpage LAN BASETXBASET False Carrier Error Counter Register BASETBASETXBASET Link Disconnect Counter Register Ethernet PHY Extended BASET Control Status Register Ethernet PHY Extended PHY Control Register Ethernet PHY Extended PHY Control Register Ethernet PHY Interrupt Mask Register Ethernet PHY Interrupt Status Register RESERVED Ethernet PHY Auxiliary Control Status Register Ethernet PHY LED Mode Select Register Ethernet PHY LED Behavior Register Ethernet PHY Extended Page Access Register TABLE ETHERNET PHY MAIN PAGE REGISTERS CONTINUED INDEX IN DECIMAL REGISTER NAME DSGpage Microchip Technology Inc LAN ETHERNET PHY MAIN PAGE REGISTERS This section details Ethernet PHY main page register descriptions Ethernet PHY Mode Control Register Note Ethernet PHY main page registers may accessed following pages Page The pages particular register accessible also listed individual register description Access PHY register pages controlled via Ethernet PHY Extended Page Access Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT PHY Soft Reset RESET PHY software reset Bit selfclearing RW SC b Digital Loopback normal operation Digital loopback mode RW b Speed Select Together Speed Select sets speed per following table Speed SelectSpeed Select Mbps Mbps Mbps Reserved Note Ignored AutoNegotiation Enable bit register RW b AutoNegotiation Enable disable autonegotiate process enable autonegotiate process overrides Speed Select Speed Select Duplex Mode bits register RW b Power Down normal operation General power mode Note The AutoNegotiation Enable must cleared setting Power Down bit RW b RESERVED RO Restart AutoNegotiate normal operation restart autonegotiate process Note Bit selfclearing RW SC b Duplex Mode half duplex full duplex Note Ignored AutoNegotiation Enable bit register RW b RESERVED RO Speed Select See description Speed Select details RO b RESERVED RO Microchip Technology Inc DSGpage LAN Ethernet PHY Mode Status Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT BASET T ability T able RO b BASETX Full Duplex TX full duplex ability TX full duplex RO b BASETX Half Duplex TX half duplex ability TX half duplex RO b BASET Full Duplex Mbps full duplex ability Mbps full duplex RO b BASET Half Duplex Mbps half duplex ability Mbps half duplex RO b BASET Full Duplex PHY able perform full duplex BASET PHY able perform full duplex BASET RO b BASET Half Duplex PHY able perform half duplex BASET PHY able perform half duplex BASET RO b Extended Status extended status information register extended status information register RO b RESERVED RO AutoNegotiate Complete autonegotiate process completed autonegotiate process completed RO b Remote Fault remote fault remote fault condition detected RO b AutoNegotiate Ability unable perform autonegotiation function able perform autonegotiation function RO b Link Status link link ROLL b Jabber Detect BASET jabber condition detected BASET jabber condition detected RO b Extended Capabilities support extended capabilities registers supports extended capabilities registers RO b DSGpage Microchip Technology Inc LAN Ethernet PHY Device Identifier Register Ethernet PHY Device Identifier Register Note The default value field vary depending silicon revision number Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT PHY ID Number Assigned rd th bits Organizationally Unique Identifier OUI respectively RO h Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT PHY ID Number Assigned th th bits OUI RO b Model Number Sixbit manufacturers model number RW b Revision Number Fourbit manufacturers revision number RW Note Microchip Technology Inc DSGpage LAN Ethernet PHY Device AutoNegotiation Advertisement Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Next Page next page ability next page capable Note RW b RESERVED RO Remote Fault remote fault remote fault detected RW b RESERVED RO Asymmetric Pause Asymmetrical pause direction advertised Asymmetrical pause direction advertised RW b Pause Operation Pause operation advertised Pause operation advertised RW b RESERVED RO BASETX Full Duplex TX full duplex ability TX full duplex RW b BASETX TX ability TX able RW b BASET Full Duplex Mbps full duplex ability Mbps full duplex RW b BASET Mbps ability Mbps able RW b Selector Field IEEE RW b DSGpage Microchip Technology Inc LAN Ethernet PHY AutoNegotiation Link Partner Ability Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Link Partner Next Page next page ability next page capable RO b Link Partner Acknowledge link code word yet received link code word received partner RO b Link Partner Remote Fault remote fault remote fault detected RO b RESERVED RO Link Partner Asymmetric Pause Asymmetrical pause direction advertised Asymmetrical pause direction advertised RW b Link Partner Pause Operation Symmetrical pause operation advertised Symmetrical pause operation advertised RO b Link Partner BASET T ability T able Note This PHY support T ability RO b Link Partner BASETX Full Duplex TX full duplex ability TX full duplex RO b Link Partner BASETX Half Duplex TX half duplex ability TX half duplex able RO b Link Partner BASET Full Duplex Mbps full duplex ability Mbps full duplex RO b Link Partner BASET Half Duplex Mbps half duplex ability Mbps half duplex able RO b Link Partner Selector Field IEEE RO b Microchip Technology Inc DSGpage LAN Ethernet PHY AutoNegotiation Expansion Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Parallel Detection Fault fault detected parallel detection logic fault detected parallel detection logic ROLH b Link Partner Next Page Able link partner next page ability link partner next page ability RO b Next Page Able local device next page ability local device next page ability RO b Page Received new page yet received new page received ROLH b Link Partner AutoNegotiation Able link partner autonegotiation ability link partner autonegotiation ability RO b DSGpage Microchip Technology Inc LAN Ethernet PHY AutoNegotiation Next Page TX Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Software Next Page Last page More pages follow RW b RESERVED RO Software Message Page unformatted page message page RW b Acknowledge device comply message device comply message RW b Toggle previous transmitted LCW previous transmitted LCW RO b Message Code MessageUnformatted Code Field RW b Microchip Technology Inc DSGpage LAN Ethernet PHY AutoNegotiation Link Partner Next Page RX Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Link Partner Software Next Page Last page More pages follow RO b Link Partner Acknowledge Link code word yet received partner Link code word received partner RO b Link Partner Software Message Page unformatted page message page RO b Acknowledge Link Partner device comply message device comply message RO b Link Partner Toggle previous transmitted LCW previous transmitted LCW RO b Link Partner Message Code MessageUnformatted Code Field RO b DSGpage Microchip Technology Inc LAN Ethernet PHY BASET Control Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Test Mode IEEE clause transmitter test mode Normal mode Test Mode Transmit waveform test Test Mode Transmit jitter test Master mode Test Mode Transmit jitter test Slave mode Test Mode Transmitter distortion test Reserved Reserved Reserved RW b MasterSlave Manual Configuration Enable disable MASTERSLAVE manual configuration value enable MASTERSLAVE manual configuration value RW b MasterSlave Manual Configuration Value Active MasterSlave Manual Configuration Enable bit register Configure PHY slave Configure PHY master RW b Port Type singleport device multiport device RW b BASET Full Duplex advertise PHY BASET full duplex capable advertise PHY BASET full duplex capable RW b BASET Half Duplex advertise PHY BASET half duplex capable advertise PHY BASET half duplex capable RW b RESERVED RO Microchip Technology Inc DSGpage LAN Ethernet PHY BASET Status Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT MasterSlave Configuration Fault No MASTERSLAVE configuration fault detected MASTERSLAVE configuration fault detected ROLH b MasterSlave Configuration Resolution Local PHY configuration resolved SLAVE Local PHY configuration resolved MASTER RO b Local BASET Receiver Status Local Receiver OK Local Receiver OK RO b Remote Link Partner Receiver Status Remote Receiver OK Remote Receiver OK RO b Link Partner Advertised BASET Full Duplex Capability Link Partner capable BASET full duplex Link Partner capable BASET full duplex RO b Link Partner Advertised BASET Half Duplex Capability Link Partner capable BASET half duplex Link Partner capable BASET half duplex RO b RESERVED RO BASET Idle Error Count Cumulative count errors detected receiver receiving idles ROSC h DSGpage Microchip Technology Inc LAN Ethernet PHY MMD Access Control Register Ethernet PHY MMD Access AddressData Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT MMD Access Function Address Data postincrement Data postincrement reads writes Data postincrement writes RW b RESERVED RO MMD Access Device Address RW b Note Autoaddress incrementing write supported Note Refer Section MDIO Manageable Device MMD Control Status Registers page details available MMD registers Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT MMD AddressData If MMD Access Device Address b field MMD address Otherwise field MMD data RW h Note Refer Section MDIO Manageable Device MMD Control Status Registers page details available MMD registers Microchip Technology Inc DSGpage LAN Ethernet PHY BASET Status Extension Register Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT BASEX Full Duplex PHY able perform full duplex BASEX PHY able perform full duplex BASEX RO b BASEX Half Duplex PHY able perform half duplex BASEX PHY able perform half duplex BASEX RO b BASET Full Duplex PHY able perform full duplex BASET PHY able perform full duplex BASET RO b BASET Half Duplex PHY able perform half duplex BASET PHY able perform half duplex BASET RO b RESERVED RO DSGpage Microchip Technology Inc LAN Ethernet PHY BASETX Status Extension Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT BASETX Descrambler Locked RO b BASETX Descrambler Lock Error Detected ROSC b BASETX LinkDisconnect State ROSC b BASETX Current Link Status RO b BASETX Receive Error Detected ROSC b BASETX Transmit Error Detected ROSC b BASETX Startofstream Delimiter Error Detected ROSC b BASETX Endofstream Delimiter Error Detected ROSC b RESERVED RO Microchip Technology Inc DSGpage LAN Ethernet PHY BASET Status Extension Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT BASET Descrambler Locked RO b BASET Descrambler Lock Error Detected ROSC b BASET LinkDisconnect State ROSC b BASET Current Link Status RO b BASET Receive Error Detected ROSC b BASET Transmit Error Detected ROSC b BASET Startofstream Delimiter Error Detected ROSC b BASET Endofstream Delimiter Error Detected ROSC b BASET Carrier Extension Error Detected ROSC b Noncompliant BASET BCM Detected RO b MDI Crossover Error Detected RO b RESERVED RO DSGpage Microchip Technology Inc LAN Ethernet PHY Bypass Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Disabled Transmitter Output Media RW b Bypass BB EncoderDecoder RW b Bypass Scrambler RW b Bypass Descrambler RW b Bypass PCS Receive RW b Bypass PCS Transmit RW b Bypass Link Fail Inhibit Timer RW b RESERVED RO Disable AutoMDIMDIX Forced Mode RW b Noncompliant BCM Detect Disable RW b Disable AutoMDIMDIX Correction RW b Disable Polarity Inversion Correction RW b Ignore Advertised Ability Ignore advertised ability parallel detect enable Do ignore advertised ability RW b Pulse Shape Filter Disable Disables z pulse shaping filter BASET transmitter RW b Automatic BASET Nextpage Exchange Disable Disables automatic BASET nextpage exchanges RW b RESERVED RO Microchip Technology Inc DSGpage LAN BASETXBASET Receive Error Counter Register BASETXBASET False Carrier Error Counter Register BASETBASETXBASET Link Disconnect Counter Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASETXBASET Receive Error Counter This single counter counts BASETX BASET events respective link The counter saturates clears upon read ROSC h Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASETXBASET False Carrier Error Counter This single counter counts BASETX BASET events respective link The counter saturates clears upon read ROSC h Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASETBASETXBASET Link Disconnect Counter This counter counts copper PHY link drops The counter saturates clears upon read ROSC h DSGpage Microchip Technology Inc LAN Ethernet PHY Extended BASET Control Status Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Disable BASET Linkintegrity State Machine RW b Disable BASET Jabber Detect RW b Disable BASET Echo Mode RW b Disable BASET Signal Quality Error Test RW b BASET Squelch Threshold Control Nominal squelch threshold mV Reduced squelch threshold mV Raised squelch threshold mV RESERVED RW b Sticky Reset Enable RW b EOF Error Detected ROSC b BASET Disconnected ROSC b BASET Link Status RO b RESERVED RO CarrierSense Control CRS equals receiving transmitting FDX CRS equals receiving transmitting FDX CRS equals receiving CRS equals receiving FDX Where FDX fullduplex mode RW b RESERVED RO Microchip Technology Inc DSGpage LAN Ethernet PHY Extended PHY Control Register Ethernet PHY Extended PHY Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO FarEnd Loopback Enable RW b RESERVED RO Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT BASETX Edge Rate Control edge rate slowest edge rate Default edge rate Default edge rate edge rate edge rate edge rate edge rate fastest RW b RESERVED RO Jumbo Packet FIFO Configuration Normal IEEE byte packet length byte jumbo packet length byte jumbo packet length RESERVED RW b RESERVED RO Cable Loopback Mode Enable RW b DSGpage Microchip Technology Inc LAN Ethernet PHY Interrupt Mask Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Interrupt Enable RW b Speed StateChange Interrupt Mask RW b Link StateChange Interrupt Mask RW b Full Duplex StateChange Interrupt Mask RW b AutoNegotiation Error Interrupt Mask RW b AutoNegotiation Complete Interrupt Mask RW b Inline Powered Device PoE Detected Interrupt Mask RW b Symbol Error Interrupt Mask RW b Fast Link Failure Interrupt Mask RW b RESERVED RO Extended Interrupt Mask RW b Wake LAN WoL Interrupt Mask RW b Falsecarrier Interrupt Mask RW b Link Speed Downshift Detected Interrupt Mask RW b MasterSlave Resolution Error Interrupt Mask RW b RXER Interrupt Mask RW b Note No status bit set Ethernet PHY Interrupt Status Register corresponding interrupt mask bit Ethernet PHY Interrupt Mask Register clear When interrupt mask clear actual correspond ing interrupt condition may still set internally ie pending reflected corre sponding Ethernet PHY Interrupt Status Register bit In latter case pending internal interrupt condition reflected corresponding Ethernet PHY Interrupt Status Register bit corre sponding bit set Ethernet PHY Interrupt Mask Register The actual interrupt condition cleared Ethernet PHY Interrupt Status Register read corresponding interrupt mask bit set time Ethernet PHY Interrupt Status Register read Therefore following sequence enabling interrupts recommended Write Ethernet PHY Interrupt Mask Register enable desired interrupts setting individual bits DO NOT set Interrupt Enable bit This prevents pending interrupts reflected Interrupt Status bit Ethernet PHY Interrupt Status Register therefore interrupt pin assert Read Ethernet PHY Interrupt Status Register clear pending interrupts enabled interrupt sources If necessary service actions required Write Ethernet PHY Interrupt Mask Register enable desired interrupts set individual bits AND Interrupt Enable bit concurrently Now desired NEW interrupts received risk previ ously generated interrupts reflected Microchip Technology Inc DSGpage LAN Ethernet PHY Interrupt Status Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Interrupt Status RW b Speed StateChange Interrupt Status RW b Link StateChange Interrupt Status RW b Full Duplex StateChange Interrupt Status RW b AutoNegotiation Error Interrupt Status RW b AutoNegotiation Complete Interrupt Status RW b Inline Powered Device PoE Detected Interrupt Status RW b Symbol Error Interrupt Status RW b Fast Link Failure Interrupt Status RW b RESERVED RO Extended Interrupt Status RW b Wake LAN WoL Interrupt Status RW b Falsecarrier Interrupt Status RW b Link Speed Downshift Interrupt Status RW b MasterSlave Resolution Error Interrupt Status RW b RXER Interrupt Status RW b Note No status bit set Ethernet PHY Interrupt Status Register corresponding interrupt mask bit Ethernet PHY Interrupt Mask Register clear When interrupt mask clear actual correspond ing interrupt condition may still set internally ie pending reflected corre sponding Ethernet PHY Interrupt Status Register bit In latter case pending internal interrupt condition reflected corresponding Ethernet PHY Interrupt Status Register bit corre sponding bit set Ethernet PHY Interrupt Mask Register The actual interrupt condition cleared Ethernet PHY Interrupt Status Register read corresponding interrupt mask bit set time Ethernet PHY Interrupt Status Register read Therefore following sequence enabling interrupts recommended Write Ethernet PHY Interrupt Mask Register enable desired interrupts setting individual bits DO NOT set Interrupt Enable bit This prevents pending interrupts reflected Interrupt Status bit Ethernet PHY Interrupt Status Register therefore interrupt pin assert Read Ethernet PHY Interrupt Status Register clear pending interrupts enabled interrupt sources If necessary service actions required Write Ethernet PHY Interrupt Mask Register enable desired interrupts set individual bits AND Interrupt Enable bit concurrently Now desired NEW interrupts received risk previ ously generated interrupts reflected DSGpage Microchip Technology Inc LAN Ethernet PHY Auxiliary Control Status Register Note The default value field determined value Link Time Out Control LINKTIMEOUTCTRL field Configuration Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Note The default value field determined value Enhanced PHY Enable ACTPHYEN field Configuration Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Interrupt Autonegotiation Complete RO b Autonegotiation Disabled RO b MDIMDIX Crossover Indication RO b CD Pair Swap Indication RO b Pairs A B C D Polarity Inversion Indication RO b Link Status Timeout Control Together Link Status Timeout Control sets link status timeout per following table second seconds seconds seconds RW Note Enhanced PHY Enable RW Note Duplex Status Half duplex Full duplex RO b Link Speed Status BASET BASETX BASET RESERVED RO Link Status Timeout Control See description Link Status Timeout Control details RW Note RESERVED RO Microchip Technology Inc DSGpage LAN Ethernet PHY LED Mode Select Register Table details various LED configuration functions For additional information refer Section LED Inter face page Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT LED Configuration This field configures LED pin function Refer Table definitions RW b LED Configuration This field configures LED pin function Refer Table definitions RW b LED Configuration This field configures LED pin function Refer Table definitions RW b LED Configuration This field configures LED pin function Refer Table definitions RW b TABLE LEDX PIN FUNCTION CONFIGURATION LED Configuration Description LinkActivity default LED LinkActivity default LED LinkActivity default LED LinkActivity LinkActivity LinkActivity LinkActivity RESERVED DuplexCollision default LED Collision Activity RESERVED Autonegotiation Fault RESERVED Force LED Off suppresses LED blink resetcoma Force LED On suppresses LED blink resetcoma Others RESERVED DSGpage Microchip Technology Inc LAN Ethernet PHY LED Behavior Register Ethernet PHY Extended Page Access Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO LED Activity Output Select RW b RESERVED RO LED Pulsing Enable RW b LED Blink PulseStretch Rate Hz Blink Rate ms pulsestretch Hz Blink Rate ms pulsestretch Hz Blink Rate ms pulsestretch Hz Blink Rate ms pulsestretch RW b RESERVED RO LED Pulse Stretch Enables Configures LED bit LED bit LED bit LED bit either pulsestretch blink RW b RESERVED RO LED Combination Disables Configures LED bit LED bit LED bit LED bit either combine linkactivity duplexcollision disable combination providing linkonly duplexonly RW b Index In Decimal Pages Size bits BITS DESCRIPTION TYPE DEFAULT Ethernet PHY Register Page Select This field selects Ethernet PHY register page access h Ethernet PHY Main Page Registers h Ethernet PHY Extended Page Registers h Ethernet PHY Extended Page Registers Note All configurations reserved RW h Microchip Technology Inc DSGpage LAN ETHERNET PHY EXTENDED PAGE REGISTERS This section details Ethernet PHY extended page register descriptions To access extended page registers E E enable extended register page access writing h Ethernet PHY Extended Page Access Register When extended page register access enabled reads writes registers affect extended registers corresponding page instead main page registers IEEEspecified register space Registers affected state extended page register access Note Writing h Ethernet PHY Extended Page Access Register restores main page register access TABLE ETHERNET PHY EXTENDED PAGE REGISTERS INDEX IN DECIMAL REGISTER NAME Refer Ethernet PHY Main Page Registers EE RESERVED E Ethernet PHY Page Receive Good Counter Register E Ethernet PHY Page LED Crossover Control Register E Ethernet PHY Page Extended PHY Control Register EE RESERVED E Ethernet PHY Page Extended PHY Control Register EE RESERVED E Ethernet PHY Page Ethernet Packet Generator EPG Control Register E Ethernet PHY Page Ethernet Packet Generator EPG Control Register E Ethernet PHY Extended Page Access Register main page Note In Table extended page registers indicated E index number DSGpage Microchip Technology Inc LAN Ethernet PHY Page Receive Good Counter Register Ethernet PHY Page LED Crossover Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Packet Counter Active This bit indicates least packet received good CRC since last read This bit clears upon read ROSC b RESERVED RO Packet Counter This field indicates number packets received good CRC since last read This bit clears upon read ROSC h Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Fast Link Failure Enable Disabled Enabled RW b MDIMDIX Force Enable Normal HP AutoMDIX operation Reserved Copper media forced MDI Copper media forced MDIX RW b RESERVED Note To ensure proper operation value read field must written back write RW Microchip Technology Inc DSGpage LAN Ethernet PHY Page Extended PHY Control Register Note The default value field determined value Enhanced PHY Sleep Timer PHYSLEEPTIMER field Configuration Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Note The default value field determined value Enhanced PHY Wake Timer PHYWAKETIMER field Configuration Flags contained within EEPROM present If EEPROM present value programmed OTP used If OTP configured b default A USB Reset Lite Reset LRST cause field restored image value last loaded EEPROM OTP set b neither present Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO Enhanced PHY Sleep Timer Sets time wake events second seconds seconds seconds RW Note Enhanced PHY Wake Timer Sets duration wake attempts sending link pulses ms ms ms seconds RW Note RESERVED RO Enable BASET No Preamble When BASET assert internal receive data valid signal data presented receiver even without preamble preceding RW b Enable Cable Impairment AutoDownshift When enables cable impairment autodownshift cases problems pairs C D prevents link coming BASET RW b Link Speed AutoDownshift Control Downshift failed BASET autonegotiation attempts Downshift failed BASET autonegotiation attempts Downshift failed BASET autonegotiation attempts Downshift failed BASET autonegotiation attempts RW b Apply Downshift indicates downshift required occurred RO b Link Quality indicates good link quality always BASET link RO b DSGpage Microchip Technology Inc LAN Ethernet PHY Page Extended PHY Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT PHY Address RO b Enable Inline Powered Device Detection RW b Inline Power Capable Device Detection Status RO b Receive Packet CRC Error Counter ROSC h Microchip Technology Inc DSGpage LAN Ethernet PHY Page Ethernet Packet Generator EPG Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT EPG Enable RW b EPG RunStop Stop EPG EPG stop completing integral multiple packets Run EPG RW b Transmission Duration Send packets BASETBASE TXBASET Continuously send RW b Packet Length bytes bytes bytes byte jumbo packet RW b Interpacket Gap bit times bit times RW b Lowest Nibble byte Destination Address Note All upper nibbles Fh RW b Lowest Nibble byte Source Address Note All upper nibbles Fh RW b Payload Type Fixed payload pattern Randomly generated payload pattern RW b Bad FCS Generation Generate packets good CRC Generate packets bad CRC RW b DSGpage Microchip Technology Inc LAN Ethernet PHY Page Ethernet Packet Generator EPG Control Register ETHERNET PHY EXTENDED PAGE REGISTERS This section details Ethernet PHY extended page register descriptions To access extended page registers E E enable extended register page access writing h Ethernet PHY Extended Page Access Register When extended page register access enabled reads writes registers affect extended registers corresponding page instead main page registers IEEEspecified register space Registers affected state extended page register access Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT EPG Packet Payload Data Pattern bit repeated data pattern RW h Note Writing h Ethernet PHY Extended Page Access Register restores main page register access TABLE ETHERNET PHY EXTENDED PAGE REGISTERS INDEX IN DECIMAL REGISTER NAME Refer Ethernet PHY Main Page Registers E Ethernet PHY Page Copper Physical Medium Dependent PMD TX Control Register E Ethernet PHY Page EEE Control Register EE RESERVED E Ethernet PHY Page Extended Interrupt Mask Register E Ethernet PHY Page Extended Interrupt Status Register E RESERVED E Ethernet PHY Extended Page Access Register main page Note In Table extended page registers indicated E index number Microchip Technology Inc DSGpage LAN Ethernet PHY Page Copper Physical Medium Dependent PMD TX Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT BASET Transmit Signal Amplitude Trim RW b BASETX Transmit Signal Amplitude Trim RW b BASET Transmit Signal Amplitude Trim RW b BASETe Transmit Signal Amplitude Trim RW b Note This register provides control amplitude settings transmit side copper PMD interface These bits provide ability make small adjustments signal amplitude compensate minor variations magnetic different vendors Extreme caution must exercised changing settings default values direct impact signal quality Changing settings also affect linearity harmonic distortion transmitted signals DSGpage Microchip Technology Inc LAN Ethernet PHY Page EEE Control Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT Enable Energy Efficient az BASETe Operating Mode RW b RESERVED RO Invert LED Polarity Invert polarity LED signals default drives active low signal corresponding LEDx pin drives active high signal corresponding LEDx pin RW b RESERVED RO Current Link Status PHY link currently PHY link currently RO b BASET EEE Enable Status Autonegotiation resolve link BASET EEE Autonegotiation resolved link BASET EEE RO b BASETX EEE Enable Status Autonegotiation resolve link BASETX EEE Autonegotiation resolved link BASETX EEE RO b Enable BASET Force Mode When enables BASET force mode allow PHY link BASET mode without forcing masterslave Speed Select Speed Select bits Ethernet PHY Mode Control Register set b RW b Force Transmit LPI Transmit idles received MAC Enable transmission LPI MDI instead normal idles receiving normal idles MAC RW b Inhibit BASETX Transmit EEE LPI When disables transmission EEE LPI transmit path MDI BASETX mode receiving LPI MAC RW b Inhibit BASETX Receive EEE LPI When disables transmission EEE LPI receive path MAC interface BASETX mode receiving LPI MDI RW b Inhibit BASET Transmit EEE LPI When disables transmission EEE LPI transmit path MDI BASET mode receiving LPI MAC RW b Inhibit BASET Receive EEE LPI When disables transmission EEE LPI receive path MAC interface BASET mode receiving LPI MDI RW b Microchip Technology Inc DSGpage LAN Ethernet PHY Page Extended Interrupt Mask Register Ethernet PHY Page Extended Interrupt Status Register Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO EEE Link Fail Interrupt Mask RW b EEE RX TQ Timer Interrupt Mask RW b EEE Wait QuietRX TS Timer Interrupt Mask RW b EEE Wake Error Interrupt Mask RW b Index In Decimal Page Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO EEE Link Fail Interrupt Status RW SC b EEE RX TQ Timer Interrupt Status RW SC b EEE Wait QuietRX TS Timer Interrupt Status RW SC b EEE Wake Error Interrupt Status RW SC b DSGpage Microchip Technology Inc LAN MDIO Manageable Device MMD Control Status Registers The device MMD registers adhere IEEE MDIO Interface Registers specification The MMD reg isters memory mapped These registers accessed indirectly via Ethernet PHY MMD Access Control Reg ister Ethernet PHY MMD Access AddressData Register Table lists available MMD control status registers PCS STATUS PCSSTATUS This register provides status EEE operation PCS currently active link TABLE MMD CONTROL AND STATUS REGISTERS MAP MMD Device Address Index Register Name PCS Status PCSSTATUS EEE Capability EEECAPABILITY EEE Wake Error Counter EEEWakeERRORCOUNTER EEE Advertisement EEEADVERTISEMENT EEE Link Partner Advertisement EEELPADVERTISEMENT DeviceRegister Address decimal hexadecimal Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO TX LPI Received TX PCS received LPI TX LPI received ROLH b RX LPI Received RX PCS received LPI RX LPI received ROLH b TX LPI Indication TX PCS currently receiving LPI TX PCS currently receiving RO b RX LPI Indication RX PCS currently receiving LPI RX PCS currently receiving RO b RESERVED RO PCS Receive Link Status PCS receive link PCS receive link RO b RESERVED RO Microchip Technology Inc DSGpage LAN EEE CAPABILITY EEECAPABILITY This register used indicate capability PCS support EEE functions PHY type EEE WAKE ERROR COUNTER EEEWAKEERRORCOUNTER This register used PHY count wake time faults PHY fails complete normal wake sequence within time required This bit counter reset zeros EE wake error counter read PHY undergoes hardware software reset DeviceRegister Address decimal hexadecimal Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASET EEE EEE supported BASET EEE supported BASET RO b BASETX EEE EEE supported BASETX EEE supported BASETX RO b RESERVED RO DeviceRegister Address decimal hexadecimal Size bits BITS DESCRIPTION TYPE DEFAULT Wake Error Counter RO h DSGpage Microchip Technology Inc LAN EEE ADVERTISEMENT EEEADVERTISEMENT This register defines EEE advertisement sent unformatted next page following EEE technology mes sage code EEE LINK PARTNER ADVERTISEMENT EEELPADVERTISEMENT When autonegotiation process completed register reflects contents link partners EEE advertise ment register DeviceRegister Address Decimal C Hexadecimal Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASET EEE Advertisement Do advertise BASET EEE capability Advertise BASET EEE capability RW b BASETX EEE Advertisement Do advertise BASETX EEE capability Advertise BASETX EEE capability RW b RESERVED RO DeviceRegister Address Decimal D Hexadecimal Size bits BITS DESCRIPTION TYPE DEFAULT RESERVED RO BASET EEE Link Partner Advertisement Link partner advertising BASET EEE capability Link partner advertising BASET EEE capability RW b BASETX EEE Link Partner Advertisement Link partner advertising BASETX EEE capability Link partner advertising BASETX EEE capability RW b RESERVED RO Microchip Technology Inc DSGpage LAN OPERATIONAL CHARACTERISTICS Absolute Maximum Ratings Supply Voltage VDDVARIO VDDSWIN VDDREGIN Note V V V Analog Supply Voltage VDDA Note V V V Analog Supply Voltage VDDA Note V V V Analog Supply Voltage VDDA Note V V Digital Supply Voltage VDDCORE Note V V Positive voltage input signal pins respect ground V Negative voltage input signal pins respect ground V Storage Temperature oC oC Lead Temperature Range Refer JEDEC Spec JSTD HBM ESD Performance kV Note When powering device laboratory system power supplies important absolute maximum ratings exceeded device failure result Some power supplies exhibit voltage spikes outputs AC power switched In addition voltage transients AC power line may appear DC output If possibility exists suggested use clamp circuit Stresses exceeding listed section could cause permanent damage device This stress rating Exposure absolute maximum rating conditions extended periods may affect device reliability Functional operation device condition exceeding indicated Section Operating Conditions Section DC Specifications applicable section specification implied Operating Conditions Supply Voltage VDDREGIN Note V V Supply Voltage VDDSWIN Note V V Supply Voltage VDDVARIO Note V V V Analog Supply Voltage VDDA Note V V V Analog Supply Voltage VDDA Note V V V Analog Supply Voltage VDDA Note V V Digital Supply Voltage VDDCORE Note V V Positive voltage input signal pins respect ground V Negative voltage input signal pins respect ground V Ambient Operating Temperature Still Air TA Note Note oC oC commercial version oC oC industrial version Proper operation device guaranteed within ranges specified section After device com pleted powerup VDDVARIO VDDSWIN must maintain voltage level Varying voltage greater device completed powerup cause errors device operation DSGpage Microchip Technology Inc LAN Package Thermal Specifications Note CW xmm pin SQFN package CW xmm pin SQFN package Note CW xmm pin SQFN package CW xmm pin SQFN package Current Consumption Power Dissipation This section details power consumption device measured various modes operation Power dis sipation determined temperature supply voltage external sourcesink requirements SUSPEND SUSPEND SUSPEND TABLE PACKAGE THERMAL PARAMETERS Parameter Symbol CW Velocity meterss Thermal Resistance Junction Ambient JA Note Thermal Resistance Junction Top Case JC Thermal Resistance Junction Board JB Note Thermal Resistance Junction Bottom Case JT Note Thermal parameters measured estimated devices multilayer SP PCB per JESDN TABLE SUSPEND CURRENT POWER Parameter Typical Unit V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW TABLE SUSPEND CURRENT POWER Parameter Typical Unit V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW TABLE SUSPEND CURRENT POWER Parameter Typical Unit V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW Microchip Technology Inc DSGpage LAN SUSPEND OPERATIONAL SuperSpeed HiSpeed TABLE SUSPEND CURRENT POWER Parameter Typical Unit V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW TABLE SUPERSPEED CURRENT POWER Parameter Typical Unit BASET Full Duplex USB SuperSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW BASETX Full Duplex USB SuperSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW BASET Full Duplex USB SuperSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW TABLE HISPEED CURRENT POWER Parameter Typical Unit BASET Full Duplex USB HiSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW BASETX Full Duplex USB HiSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW BASET Full Duplex USB HiSpeed V Supply Current VDDVARIO VDDA VDDREGIN VDDSWIN V mA Power Dissipation mW DSGpage Microchip Technology Inc LAN Absolute Max Power Dissipation DC Specifications Note This specification applies inputs tristated bidirectional pins Internal pulldown pullup resistors add uA perpin typical Note XI optionally driven MHz singledended clock oscillator TABLE ABSOLUTE MAX POWER DISSIPATION Parameter Typical Unit Absolute Max Power Dissipation mW TABLE IO BUFFER CHARACTERISTICS Parameter Symbol Min V Typ V Typ V Typ Max Unit Notes VIS Type Input Buffer Low Input Level High Input Level NegativeGoing Threshold PositiveGoing Threshold Schmitt Trigger Hysteresis VIHT VILT Input Leakage VIN VSS VDDVARIO Input Capacitance VILI VIHI VILT VIHT VHYS IIH CIN VDDVARIO VDDVARIO V V V V mV A pF Schmitt trigger Schmitt trigger Note O Type Input Buffer Low Output Level High Output Level VOL VOH VDDVARIO V V IOL mA IOH mA OD Type Input Buffer Low Output Level VOL V IOL mA O Type Input Buffer Low Output Level High Output Level VOL VOH VDDVARIO V V IOL mA IOH mA OD Type Input Buffer Low Output Level VOL V IOL mA ICLK Type Input Buffer XI Input Low Input Level High Input Level VILI VIHI VDD V V Note Microchip Technology Inc DSGpage LAN AC Specifications This section details various AC timing specifications device EQUIVALENT TEST LOAD Output timing specifications assume pF equivalent test load unless otherwise noted illustrated Figure RESETN TIMING Figure illustrates RESETN timing requirements Assertion RESETN requirement However used must asserted minimum period specified Note The Ethernet TXRX pin timing adheres IEEE specification Refer IEEE specifi cation detailed Ethernet timing information FIGURE OUTPUT EQUIVALENT TEST LOAD FIGURE RESETN TIMING TABLE RESETN TIMING VALUES Symbol Description Min Typ Max Units trstia RESETN input assertion time pF OUTPUT RESETN trstia DSGpage Microchip Technology Inc LAN EEPROM TIMING This section specifies EEPROM timing requirements device FIGURE EEPROM TIMING TABLE EEPROM TIMING VALUES Symbol Description Min Typ Max Units tckcyc EECLK Cycle time ns tckh EECLK High time ns tckl EECLK Low time ns tcshckh EECS high rising edge EECLK ns tcklcsl EECLK falling edge EECS low ns tdvckh EEDO valid rising edge EECLK ns tckhinvld EEDO invalid rising edge EECLK ns tdsckh EEDI setup rising edge EECLK ns tdhckh EEDI hold rising edge EECLK ns tckldis EECLK low data disable OUTPUT ns tcshdv EEDIO valid EECS high VERIFY ns tdhcsl EEDIO hold EECS low VERIFY ns tcsl EECS low ns EECLK EEDO EEDI EECS tckldis tcshckh EEDI VERIFY tckh tckl tckcyc tcklcsl tcsl tdvckh tckhinvld tdsckh tdhckh tdhcsltcshdv Microchip Technology Inc DSGpage LAN Clock Circuit The device accept either MHz crystal preferred MHz singleended clock oscillator ppm input If singleended clock oscillator method implemented XO left unconnected XI driven nominal V clock signal The input clock duty cycle minimum typical maximum It recommended crystal utilizing matching parallel load capacitors used crystal inputoutput signals XIXO See Table recommended crystal specifications Note The maximum allowable values Frequency Tolerance Frequency Stability application dependent Since particular application must meet IEEE PPM Total PPM Budget combination two values must approximately PPM allowing aging Note Frequency Deviation Over Time also referred Aging Note The total deviation Transmitter Clock Frequency specified IEEE u PPM Note oC commercial version oC industrial version Note oC commercial version oC industrial version Note This number includes pad bond wire lead frame PCB capacitance included value The XIXO pin PCB capacitance values required accurately calculate value two external load capacitors These two external load capacitors determine accuracy MHz frequency TABLE CRYSTAL SPECIFICATIONS Parameter Symbol Min Nom Max Units Notes Crystal Cut AT typ Crystal Oscillation Mode Fundamental Mode Crystal Calibration Mode Parallel Resonant Mode Frequency Ffund MHz Frequency Tolerance oC Ftol PPM Note Frequency Stability Over Temp Ftemp PPM Note Frequency Deviation Over Time Fage PPM Note Total Allowable PPM Budget PPM Note Shunt Capacitance CO pF Load Capacitance CL pF Motional Inductance LM mH Drive Level PW uW Equivalent Series Resistance R Ohm Operating Temperature Range Note Note oC XI Pin Capacitance typ pF Note XO Pin Capacitance typ pF Note DSGpage Microchip Technology Inc LAN PACKAGE INFORMATION Package Marking Information Legend LAN Product part number Temperature range designator Blank commercial industrial R Major product revision XXX Internal engineering code e Pbfree JEDEC designator Matte Tin Sn V Plant assembly COO Country origin YYWWNNN Traceability code Example PIN LANi RXXX e VCOO YYWWNNN e PIN LAN A e ASETW e Lead SQFN xx mm Microchip Technology Inc DSGpage LAN Package Details Note For current package drawings please see Microchip Packaging Specification located httpwwwmicrochipcompackaging FIGURE SQFN PACKAGE X MM DSGpage Microchip Technology Inc LAN Note For current package drawings please see Microchip Packaging Specification located httpwwwmicrochipcompackaging FIGURE SQFN PACKAGE X MM S TD C O M P LI A N C E IN TE R P R E T D IM A N D T O L P E R A S M E Y M D W G N U M B E R P R IN T W IT H S C A LE T O F IT D O N O T S C A LE D R A W IN G M A TE R IA L FI N IS H A P P R O V E D C H E C K E D D R A W N S C A LE S H E E T R E V A N G U LA R U N LE S S O TH E R W IS E S P E C IF IE D D IM E N S IO N S A R E IN M IL LI M E TE R S A N D T O LE R A N C E S A R E D E C IM A L X X X X X X X X X TH IR D A N G LE P R O JE C TI O N N A M E D A TE TI TL E R E V IS IO N D A TE D E S C R IP TI O N R E V IS IO N H IS TO R Y R E LE A S E D B Y A R K A Y D R IV E H A U P P A U G E N Y U S A w w w ic ro ch ip c om S K I JE D E C M O O F B S Q FN x B A IN IT IA L R E LE A S E S K I C O M M O N D IM E N S IO N S S Y M B O L M IN N O M M A X N O TE R E M A R K A O V E R A LL P A C K A G E H E IG H T A S TA N D O FF D E X Y B O D Y S IZ E D E X Y E X P O S E D P A D S IZ E L TE R M IN A L LE N G TH b TE R M IN A L W ID TH K C E N TE R P A D T O P IN C LE A R A N C E cc c C O P LA N A R IT Y e B S C TE R M IN A L P IT C H S ID E V IE W D V IE W S TO P V IE W B O TT O M V IE W N O T E S A LL D IM E N S IO N S A R E IN M IL LI M E TE R D IM E N S IO N S b A P P LI E S T O P LA TE D T E R M IN A LS A N D IT IS M E A S U R E D B E TW E E N A N D F R O M T H E T E R M IN A L TI P D E TA IL S O F TE R M IN A L ID E N TI FI E R A R E O P TI O N A L B U T M U S T B E L O C A TE D W IT H IN T H E A R E A IN D IC A TE D C O P LA N A R IT Y Z O N E A P P LI E S T O E X P O S E D P A D A N D T E R M IN A LS E E D X b X L TE R M IN A L ID E N TI FI E R A R E A D X E D e E X P O S E D P A D A A D G D E G E e TE R M IN A L ID E N TI FI E R A R E A D X E cc c C B A C A B C C A B CAB X K C P A C K A G E O U TL IN E S Q FN x B O D Y P IT C H x E X P O S E D P A D L E A D L E N G TH C X Y FU LL R A D IU S IS O P TI O N A L P C B L A N D P A TT E R NLA N D P A TT E R N D IM E N S IO N S S Y M B O L M IN N O M M A X G D G E D E X Y e TH E U S E R M A Y M O D IF Y T H E P C B LA N D P A TT E R N D IM E N S IO N S B A S E D O N T H E IR E X P E R IE N C E A N D O R P R O C E S S C A P A B IL IT Y B D E fr om b e U S E M C H P L O G O S K I Microchip Technology Inc DSGpage LAN DSGpage Microchip Technology Inc DATA SHEET REVISION HISTORY TABLE REVISION HISTORY Revision Level Date SectionFigureEntry Correction DSG Cover Section Gigabit Ethernet PHY GPHY page Section Category Twisted Pair Media Interface page Section Ethernet PHY Extended Page Registers page Removed references cable diagnostic functions DSF Figure Power Connection Dia gram Modified note Figure DSE Table Pin Assignments Removed V Switcher Input Voltage description Figure Power Connection Dia gram Changed V V Section Package Thermal Specifications Added package thermal information xmm pin SQFN package DSD Section USB Configuration Register USBCFG Updated bits descriptions DSC Cover Package Information Product Identification System Added new xmm SQFN package option Updated ordering codes DSB All Initial Release Microchip Technology Inc DSGpage LAN THE MICROCHIP WEB SITE Microchip provides online support via WWW site wwwmicrochipcom This web site used means make files information easily available customers Accessible using favorite Internet browser web site con tains following information Product Support Data sheets errata application notes sample programs design resources users guides hardware support documents latest software releases archived software General Technical Support Frequently Asked Questions FAQ technical support requests online discussion groups Microchip consultant program member listing Business Microchip Product selector ordering guides latest Microchip press releases listing semi nars events listings Microchip sales offices distributors factory representatives CUSTOMER CHANGE NOTIFICATION SERVICE Microchips customer notification service helps keep customers current Microchip products Subscribers receive email notification whenever changes updates revisions errata related specified product family development tool interest To register access Microchip web site wwwmicrochipcom Under Support click Customer Change Notifi cation follow registration instructions CUSTOMER SUPPORT Users Microchip products receive assistance several channels Distributor Representative Local Sales Office Field Application Engineer FAE Technical Support Customers contact distributor representative field application engineer FAE support Local sales offices also available help customers A listing sales offices locations included back docu ment Technical support available web site httpmicrochipcomsupport httpwwwmicrochipcom httpwwwmicrochipcom httpwwwmicrochipcom LAN DSGpage Microchip Technology Inc PRODUCT IDENTIFICATION SYSTEM To order obtain information eg pricing delivery refer factory listed sales office Device LAN Tape Reel Option Blank Standard packaging tray T Tape ReelNote Temperature Range Blank C C Commercial I C C Industrial Package VSX pin SQFN xmm YX pin SQFN xmm Examples LANYX Tray Commercial temp pin SQFN x mm b LANTIVSX Tape reel Industrial temp pin SQFN x mm Note Tape Reel identifier appears catalog part number description This identifier used ordering purposes printed device package Check Microchip Sales Office package availability Tape Reel option PART NO Device Tape Reel Option Temperature Range XXXX X Package LAN Note following details code protection feature Microchip devices Microchip products meet specification contained particular Microchip Data Sheet Microchip believes family products one secure families kind market today used intended manner normal conditions There dishonest possibly illegal methods used breach code protection feature All methods knowledge require using Microchip products manner outside operating specifications contained Microchips Data Sheets Most likely person engaged theft intellectual property Microchip willing work customer concerned integrity code Neither Microchip semiconductor manufacturer guarantee security code Code protection mean guaranteeing product unbreakable Code protection constantly evolving We Microchip committed continuously improving code protection features products Attempts break Microchips code protection feature may violation Digital Millennium Copyright Act If acts allow unauthorized access software copyrighted work may right sue relief Act Information contained publication regarding device applications like provided convenience may superseded updates It responsibility ensure application meets specifications MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED WRITTEN OR ORAL STATUTORY OR OTHERWISE RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ITS CONDITION QUALITY PERFORMANCE MERCHANTABILITY OR FITNESS FOR PURPOSE Microchip disclaims liability arising information use Use Micro chip devices life support andor safety applications entirely buyers risk buyer agrees defend indemnify hold harmless Microchip damages claims suits expenses resulting use No licenses conveyed implicitly otherwise Microchip intellectual property rights unless otherwise stated Trademarks The Microchip name logo Microchip logo AnyRate AVR AVR logo AVR Freaks BitCloud chipKIT chipKIT logo CryptoMemory CryptoRF dsPIC FlashFlex flexPWR Heldo JukeBlox KeeLoq Kleer LANCheck LINK MD maXStylus maXTouch MediaLB megaAVR MOST MOST logo MPLAB OptoLyzer PIC picoPower PICSTART PIC logo Prochip Designer QTouch SAMBA SpyNIC SST SST Logo SuperFlash tinyAVR UNIO XMEGA registered trademarks Microchip Technology Incorporated USA countries ClockWorks The Embedded Control Solutions Company EtherSynch Hyper Speed Control HyperLight Load IntelliMOS mTouch Precision Edge QuietWire registered trademarks Microchip Technology Incorporated USA Adjacent Key Suppression AKS AnalogfortheDigital Age Any Capacitor AnyIn AnyOut BodyCom CodeGuard CryptoAuthentication CryptoAutomotive CryptoCompanion CryptoController dsPICDEM dsPICDEMnet Dynamic Average Matching DAM ECAN EtherGREEN InCircuit Serial Programming ICSP INICnet InterChip Connectivity JitterBlocker KleerNet KleerNet logo memBrain Mindi MiWi motorBench MPASM MPF MPLAB Certified logo MPLIB MPLINK MultiTRAK NetDetach Omniscient Code Generation PICDEM PICDEMnet PICkit PICtail PowerSmart PureSilicon QMatrix REAL ICE Ripple Blocker SAMICE Serial Quad IO SMARTIS SQI SuperSwitcher SuperSwitcher II Total Endurance TSHARC USBCheck VariSense ViewSpan WiperLock Wireless DNA ZENA trademarks Microchip Technology Incorporated USA countries SQTP service mark Microchip Technology Incorporated USA Silicon Storage Technology registered trademark Microchip Technology Inc countries GestIC registered trademark Microchip Technology Germany II GmbH Co KG subsidiary Microchip Technology Inc countries All trademarks mentioned herein property respective companies Microchip Technology Incorporated All Rights Reserved ISBN Microchip Technology Inc DSGpage Microchip received ISOTS certification worldwide headquarters design wafer fabrication facilities Chandler Tempe Arizona Gresham Oregon design centers California India The Companys quality system processes procedures PIC MCUs dsPIC DSCs KEELOQ code hopping devices Serial EEPROMs microperipherals nonvolatile memory analog products In addition Microchips quality system design manufacture development systems ISO certified QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISOTS Microchip Technology Inc DSGpage AMERICAS Corporate Office West Chandler Blvd Chandler AZ Tel Fax Technical Support httpwwwmicrochipcom support Web Address wwwmicrochipcom Atlanta Duluth GA Tel Fax Austin TX Tel Boston Westborough MA Tel Fax Chicago Itasca IL Tel Fax Dallas Addison TX Tel Fax Detroit Novi MI Tel Houston TX Tel Indianapolis Noblesville IN Tel Fax Tel Los Angeles Mission Viejo CA Tel Fax Tel Raleigh NC Tel New York NY Tel San Jose CA Tel Tel Canada Toronto Tel Fax ASIAPACIFIC Australia Sydney Tel China Beijing Tel China Chengdu Tel China Chongqing Tel China Dongguan Tel China Guangzhou Tel China Hangzhou Tel China Hong Kong SAR Tel China Nanjing Tel China Qingdao Tel China Shanghai Tel China Shenyang Tel China Shenzhen Tel China Suzhou Tel China Wuhan Tel China Xian Tel China Xiamen Tel China Zhuhai Tel ASIAPACIFIC India Bangalore Tel India New Delhi Tel India Pune Tel Japan Osaka Tel Japan Tokyo Tel Korea Daegu Tel Korea Seoul Tel Malaysia Kuala Lumpur Tel Malaysia Penang Tel Philippines Manila Tel Singapore Tel Taiwan Hsin Chu Tel Taiwan Kaohsiung Tel Taiwan Taipei Tel Thailand Bangkok Tel Vietnam Ho Chi Minh Tel EUROPE Austria Wels Tel Fax Denmark Copenhagen Tel Fax Finland Espoo Tel France Paris Tel Fax Germany Garching Tel Germany Haan Tel Germany Heilbronn Tel Germany Karlsruhe Tel Germany Munich Tel Fax Germany Rosenheim Tel Israel Raanana Tel Italy Milan Tel Fax Italy Padova Tel Netherlands Drunen Tel Fax Norway Trondheim Tel Poland Warsaw Tel Romania Bucharest Tel Spain Madrid Tel Fax Sweden Gothenberg Tel Sweden Stockholm Tel UK Wokingham Tel Fax Worldwide Sales Service httpsupportmicrochipcom httpwwwmicrochipcom Preface General Terms TABLE General Terms Buffer Types TABLE Buffer Types Register Nomenclature TABLE Register Nomenclature Introduction General Description FIGURE Internal Block Diagram Pin Descriptions Configuration Pin Assignments FIGURE Pin Assignments Top View TABLE Pin Assignments Pin Descriptions TABLE Pin Descriptions Power Connections FIGURE Power Connection Diagram USB Device Controller Overview TABLE Device UDC Endpoint Mapping Control Endpoint USB Standard Command Processing TABLE String Descriptor Index Mappings USB Vendor Commands TABLE Format Write Setup Stage TABLE Format Write Data Stage TABLE Format Read Setup Stage TABLE Format Read Data Stage TABLE Format Get Statistics Setup Stage TABLE Format Get Statistics Data Stage TABLE Statistics Counter Definitions Descriptor RAM Bulk In Endpoint USB TX Data FIFO USB TX Command FIFO MEFSEF Operation FIGURE MEF USB Encapsulation USB ACKS Retries Bulk Out Endpoint USB RX Data FIFO Retries Errors Interrupt Endpoint Interrupt Packet Format TABLE Interrupt Packet Format USB Status U U Support U Support Function Suspend Remote Wakeup Function Suspend Function Remote Wakeup FIGURE Function Suspend Device Remote Wakeup LTM Support LTMIDLE State LTMACTIVE State Usage LPM Support LPM L LPM L USB Descriptors Device Descriptor TABLE Device Descriptor Configuration Descriptor TABLE Configuration Descriptor Interface Descriptor Default TABLE Interface Descriptor Endpoint Descriptor BulkIn TABLE Endpoint Descriptor Endpoint Descriptor BulkOut TABLE Endpoint Descriptor Endpoint Descriptor Interrupt TABLE Endpoint Descriptor Other Speed Configuration Descriptor TABLE Other Speed Configuration Descriptor Device Qualifier Descriptor TABLE Device Qualifier Descriptor String Descriptors TABLE LANGID String Descriptor TABLE String Descriptor Indices BulkIn SuperSpeed Endpoint Companion Descriptor TABLE SuperSpeed Endpoint Companion Descriptor Bulk In Endpoint BulkOut SuperSpeed Endpoint Companion Descriptor TABLE SuperSpeed Endpoint Companion Descriptor Bulk Out Endpoint Interrupt Endpoint SuperSpeed Endpoint Companion Descriptor TABLE SuperSpeed Endpoint Companion Descriptor Interrupt Endpoint Binary Device Object Store Descriptor TABLE Binary Device Object Store Descriptor USB Extension Descriptor TABLE USB Extension Descriptor SuperSpeed USB Device Capabilities Descriptor TABLE SuperSpeed USB Device Capabilities Descriptor FIFO Controller FCT RX Path Ethernet USB FIGURE RX FIFO Storage RX Error Detection RX Command Format TABLE RX Command A TABLE RX Command B TABLE RX Command C Flushing RX FIFO TX Path USB Ethernet FIGURE URX FIFO RAM FIGURE FCT TX FIFO RAM TX Command Format TABLE TX Command A TABLE TX Command B TX Data Format FCT Actions On TX FIFO Read TX Error Detection VLAN Support FCS Generation Transmit Checksum Offload TABLE Checksum Offload Capability Summary Large Send Offload LSO FIGURE TCP Segmentation FIGURE LSO TX FIFO Frame Storage Flushing TX FIFO Stopping Starting Transmitter Receive Filtering Engine RFE Frame Filtering Perfect Address Filtering TABLE Perfect Address Entry Format Hash Address Filtering FIGURE Hash Filter Decoding VLAN Filtering FIGURE VLAN ID Filter Decoding VHF Organization FIGURE VHF RAM LAYOUT Detailed Filtering Rules FIGURE Detailed Filtering Rules Checksum Offload IP Checksum Layer Checksum FIGURE Layer Checksum Type II Ethernet FIGURE Layer Checksum Frame TCP Checksum FIGURE TCP Checksum IPv FIGURE TCP Checksum IPv UDP Checksum FIGURE UDP Checksum IPv FIGURE UDP Checksum IPv ICMP Checksum IGMP Checksum TABLE Checksum Offload Capability Summary Ethernet MAC Collision Handling Flow Control FullDuplex Flow Control Wake On LAN WOL Event Detection Overview Detection WOL Events TABLE Wakeup Generation Cases TCP SYN Detection IPv TCP SYN Detection Always Always Connected AOAC Neighbor Solicitation NS Offload ARP Offload Automatic Speed Duplex Detection Loopback Operation FIGURE Loopback Operational Modes az EEE Support TX LPI Generation FIGURE Client LPI Request Generation FIGURE TX LPI Wake Timer RX LPI Detection MAC Reset Watchdog Timer Gigabit Ethernet PHY GPHY Category Twisted Pair Media Interface VoltageMode Line Driver Category AutoNegotiation Parallel Detection BASET Forced Mode Support Automatic Crossover Polarity Detection TABLE Supported MDI Pair Combinations Manual MDIMDIX Setting Link Speed Downshift Energy Efficient Ethernet Ethernet PHY Power Management PHY Power Down Enhanced PHY Power Management LED Interface TABLE LED Mode Function Summary LED Behavior Test Features Ethernet Packet Generator CRC Counters FarEnd Loopback FIGURE FarEnd Loopback Diagram NearEnd Loopback FIGURE NearEnd Loopback Diagram Connector Loopback FIGURE Connector Loopback Diagram EEPROM Controller EEP EEPROM OTP Relationship EEPROM AutoLoad EEPROM Host Operations FIGURE EEPROM Access Flow Diagram Supported EEPROM Operations FIGURE EEPROM ERASE Cycle FIGURE EEPROM ERAL Cycle FIGURE EEPROM EWDS Cycle FIGURE EEPROM EWEN Cycle FIGURE EEPROM READ Cycle FIGURE EEPROM WRITE Cycle FIGURE EEPROM WRAL Cycle TABLE Required EECLK Cycles Host Initiated EEPROM Reload EEPROM Command Data Registers EEPROM Timing EEPROM Format TABLE EEPROM Format GPIO PME Flags TABLE GPIO PME Flags GPIO PME Flags TABLE GPIO PME Flags LED Configuration TABLE LED Configuration LED Configuration TABLE LED Configuration LED Configuration TABLE LED Configuration LED Configuration TABLE LED Configuration LED Configuration TABLE LED Configuration Configuration Flags TABLE Configuration Flags Configuration Flags TABLE Configuration Flags Configuration Flags TABLE Configuration Flags Configuration Flags TABLE Configuration Flags GPIO Configuration TABLE GPIO Configuration EEPROM Defaults Customized Operation Without EEPROM Initialization SCSR Elements Lieu EEPROM Load Attribute Register Initialization Descriptor RAM Initialization FIGURE Descriptor RAM Example Enable Descriptor RAM Attribute Registers Source Inhibit Reset Select SCSR Elements One Time Programmable OTP Memory OTP Format OTP Interrupt OTP System Reset Resets PowerOn Reset POR TABLE POR Thresholds External Chip Reset RESETN Lite Reset LRST Soft Reset SRST USB Reset VBUSDET Ethernet PHY Software Reset Clocks Power Management CPM Device Clocking Power States FIGURE Power States UNPOWERED State NORMAL State Suspend States Reset Suspend SUSPEND SUSPEND SUSPEND SUSPEND NetDetach Wake Events TABLE Power StatusWake Event Mapping Detecting Wakeup Events FIGURE Wake Event Detection Block Diagram Enabling Wake Events Power Management Event PME Operation FIGURE Typical Application FIGURE PME Operation Register Descriptions TABLE Memory Map System Control Status Registers TABLE System Control Status Registers Map Device ID Revision Register IDREV Interrupt Status Register INTSTS Hardware Configuration Register HWCFG Power Management Control Register PMTCTL TABLE Device Ready Bit Behavior General Purpose IO Configuration Register GPIOCFG General Purpose IO Configuration Register GPIOCFG General Purpose IO Wake Enable Polarity Register GPIOWAKE Data Port Select Register DPSEL Data Port Command Register DPCMD Data Port Address Register DPADDR Data Port Data Register DPDATA EEPROM Command Register EPCMD EEPROM Data Register EPDATA BOS Descriptor Attributes Register BOSATTR SS Descriptor Attributes Register SSATTR HS Descriptor Attributes Register HSATTR FS Descriptor Attributes Register FSATTR String Attributes Register STRNGATTR String Attributes Register STRNGATTR Flag Attributes Register FLAGATTR Software General Purpose Register x SWGPx USB Configuration Register USBCFG USB Configuration Register USBCFG USB Configuration Register USBCFG Burst Cap Register BURSTCAP BulkIn Delay Register BULKINDLY Interrupt Endpoint Control Register INTEPCTL PIPE Control Register PIPECTL U Exit Latency Register ULATENCY U Exit Latency Register ULATENCY USB Status Register USBSTATUS Receive Filtering Engine Control Register RFECTL VLAN Type Register VLANTYPE FIFO Controller RX FIFO Control Register FCTRXCTL FIFO Controller TX FIFO Control Register FCTTXCTL FCT RX FIFO End Register FCTRXFIFOEND FCT TX FIFO End Register FCTTXFIFOEND FCT Flow Control Threshold Register FCTFLOW RX Datapath Storage RXDPSTOR TX Datapath Storage TXDPSTOR LTM BELT Idle Register LTMBELTIDLE LTM BELT Idle Register LTMBELTIDLE LTM BELT Active Register LTMBELTACT LTM BELT Active Register LTMBELTACT LTM Inactivity Timer Register LTMINACTIVE LTM Inactivity Timer Register LTMINACTIVE MAC Control Register MACCR MAC Receive Register MACRX MAC Transmit Register MACTX Flow Control Register FLOW Random Number Seed Value Register RANDSEED Error Status Register ERRSTS MAC Receive Address High Register RXADDRH MAC Receive Address Low Register RXADDRL TABLE RXADDRL RXADDRH Byte Ordering MII Access Register MIIACCESS MII Data Register MIIDATA EEE TX LPI Request Delay Count Register EEETXLPIREQUESTDELAYCNT EEE Time Wait TX System Register EEETWTXSYS EEE TX LPI Automatic Removal Delay Register EEETXLPIAUTOREMOVALDELAY Wakeup Control Status Register WUCSR Wakeup Source Register WKSRC Wakeup Filter x Configuration Register WUFCFGx Wakeup Filter x Byte Mask Registers WUFMASKx MAC Address Perfect Filter Registers ADDRFILTx Wakeup Control Status Register WUCSR NSx IPv Destination Address Register NSxIPVADDRDEST TABLE IPv Address Transmission Byte Ordering NSx IPv Source Address Register NSxIPVADDRSRC NSx ICMPv Address Register NSxICMPVADDR NSx ICMPv Address Register NSxICMPVADDR SYN IPv Source Address Register SYNIPVADDRSRC TABLE IPv Address Transmission Byte Ordering SYN IPv Destination Address Register SYNIPVADDRDEST SYN IPv TCP Ports Register SYNIPVTCPPORTS SYN IPv Source Address Register SYNIPVADDRSRC SYN IPv Destination Address Register SYNIPVADDRDEST SYN IPv TCP Ports Register SYNIPVTCPPORTS ARP Sender Protocol Address Register ARPSPA ARP Target Protocol Address Register ARPTPA PHY Device Identifier PHYDEVID USB PHY Control Status Registers TABLE USB PHY Control Status Registers Map Common Block Test Register COMTEST USB AFE Test Register USBTEST USB AFE Upstream Control Register USBAFECTRL Ethernet PHY Control Status Registers TABLE Ethernet PHY Main Page Registers Ethernet PHY Main Page Registers TABLE LEDX Pin Function Configuration Ethernet PHY Extended Page Registers TABLE Ethernet PHY Extended Page Registers Ethernet PHY Extended Page Registers TABLE Ethernet PHY Extended Page Registers MDIO Manageable Device MMD Control Status Registers TABLE MMD Control Status Registers Map PCS Status PCSSTATUS EEE Capability EEECAPABILITY EEE Wake Error Counter EEEWakeERRORCOUNTER EEE Advertisement EEEADVERTISEMENT EEE Link Partner Advertisement EEELPADVERTISEMENT Operational Characteristics Absolute Maximum Ratings Operating Conditions Package Thermal Specifications TABLE Package Thermal Parameters Current Consumption Power Dissipation SUSPEND TABLE SUSPEND Current Power SUSPEND TABLE SUSPEND Current Power SUSPEND TABLE SUSPEND Current Power SUSPEND TABLE SUSPEND Current Power Operational TABLE SuperSpeed Current Power TABLE HiSpeed Current Power TABLE Absolute Max Power Dissipation DC Specifications TABLE IO Buffer Characteristics AC Specifications Equivalent Test Load FIGURE Output Equivalent Test Load RESETN Timing FIGURE RESETN Timing TABLE RESETN Timing Values EEPROM Timing FIGURE EEPROM Timing TABLE EEPROM Timing Values Clock Circuit TABLE Crystal Specifications Package Information Package Marking Information Package Details FIGURE SQFN Package x mm FIGURE SQFN Package x mm Data Sheet Revision History TABLE revision history The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Worldwide Sales Service\n",
      "1466    65095\n",
      "1347    43243\n",
      "2       39475\n",
      "4032    35761\n",
      "4030    35761\n",
      "Name: raw_length, dtype: int64\n"
     ]
    }
   ],
   "source": [
    "print(products_df.head(5)[\"raw_data\"].values[0])\n",
    "print(products_df.head(5)[\"raw_length\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'{\\n    \"name\": \"LAN SuperSpeed USB Gen Ethernet Controller\",\\n    \"size\": \"Not available\",\\n    \"form\": \"Not available\",\\n    \"processor\": \"Not available\",\\n    \"core\": \"Not available\",\\n    \"frequency\": \"Not available\",\\n    \"memory\": \"Not available\",\\n    \"voltage\": \"Not available\",\\n    \"io\": \"Not available\",\\n    \"thermal\": \"Not available\",\\n    \"feature\": \"Single Chip SuperSpeed SS USB Gen Ethernet Controller, Integrated Gigabit PHY, HP Auto-MDIX, Integrated Ethernet MAC, Full-Duplex Support, Integrated USB Gen SS Device Controller PHY, Low Power Consumption, Compliant with Energy Efficient Ethernet IEEE 802.3az, Wake on LAN support (WoL), Configuration via One Time Programmable (OTP) Memory, NetDetach provides automatic USB attach/detach when Ethernet cable is connected/removed\",\\n    \"type\": \"Ethernet Controller\",\\n    \"specification\": \"Not available\",\\n    \"manufacturer\": \"Microchip Technology Inc.\",\\n    \"location\": \"Not available\",\\n    \"description\": \"The LAN SuperSpeed USB Gen Ethernet Controller is a high-performance, cost-effective solution for USB Ethernet connectivity. It integrates a Gigabit PHY, Ethernet MAC, and USB Gen SS Device Controller PHY, supporting low power consumption and compliant with Energy Efficient Ethernet IEEE 802.3az. It also features HP Auto-MDIX, full-duplex support, and wake on LAN (WoL) capabilities.\",\\n    \"summary\": \"High-performance SuperSpeed USB Gen Ethernet controller with integrated Gigabit PHY, low power consumption, and Energy Efficient Ethernet compliance.\"\\n}'"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "result = client.extract_data(products_df.head(5)[\"raw_data\"].values[0])\n",
    "result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'{    \"name\": \"LAN SuperSpeed USB Gen Ethernet Controller\",    \"size\": \"Not available\",    \"form\": \"Not available\",    \"processor\": \"Not available\",    \"core\": \"Not available\",    \"frequency\": \"Not available\",    \"memory\": \"Not available\",    \"voltage\": \"Not available\",    \"io\": \"Not available\",    \"thermal\": \"Not available\",    \"feature\": \"Single Chip SuperSpeed SS USB Gen Ethernet Controller, Integrated Gigabit PHY, HP Auto-MDIX, Integrated Ethernet MAC, Full-Duplex Support, Integrated USB Gen SS Device Controller PHY, Low Power Consumption, Compliant with Energy Efficient Ethernet IEEE 802.3az, Wake on LAN support (WoL), Configuration via One Time Programmable (OTP) Memory, NetDetach provides automatic USB attach/detach when Ethernet cable is connected/removed\",    \"type\": \"Ethernet Controller\",    \"specification\": \"Not available\",    \"manufacturer\": \"Microchip Technology Inc.\",    \"location\": \"Not available\",    \"description\": \"The LAN SuperSpeed USB Gen Ethernet Controller is a high-performance, cost-effective solution for USB Ethernet connectivity. It integrates a Gigabit PHY, Ethernet MAC, and USB Gen SS Device Controller PHY, supporting low power consumption and compliant with Energy Efficient Ethernet IEEE 802.3az. It also features HP Auto-MDIX, full-duplex support, and wake on LAN (WoL) capabilities.\",    \"summary\": \"High-performance SuperSpeed USB Gen Ethernet controller with integrated Gigabit PHY, low power consumption, and Energy Efficient Ethernet compliance.\"}'"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x = result.replace(\"```\", \"\").replace(\"json\", \"\").replace(\"\\n\", \"\").strip()\n",
    "x"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'name': 'LAN SuperSpeed USB Gen Ethernet Controller',\n",
       " 'size': 'Not available',\n",
       " 'form': 'Not available',\n",
       " 'processor': 'Not available',\n",
       " 'core': 'Not available',\n",
       " 'frequency': 'Not available',\n",
       " 'memory': 'Not available',\n",
       " 'voltage': 'Not available',\n",
       " 'io': 'Not available',\n",
       " 'thermal': 'Not available',\n",
       " 'feature': 'Single Chip SuperSpeed SS USB Gen Ethernet Controller, Integrated Gigabit PHY, HP Auto-MDIX, Integrated Ethernet MAC, Full-Duplex Support, Integrated USB Gen SS Device Controller PHY, Low Power Consumption, Compliant with Energy Efficient Ethernet IEEE 802.3az, Wake on LAN support (WoL), Configuration via One Time Programmable (OTP) Memory, NetDetach provides automatic USB attach/detach when Ethernet cable is connected/removed',\n",
       " 'type': 'Ethernet Controller',\n",
       " 'specification': 'Not available',\n",
       " 'manufacturer': 'Microchip Technology Inc.',\n",
       " 'location': 'Not available',\n",
       " 'description': 'The LAN SuperSpeed USB Gen Ethernet Controller is a high-performance, cost-effective solution for USB Ethernet connectivity. It integrates a Gigabit PHY, Ethernet MAC, and USB Gen SS Device Controller PHY, supporting low power consumption and compliant with Energy Efficient Ethernet IEEE 802.3az. It also features HP Auto-MDIX, full-duplex support, and wake on LAN (WoL) capabilities.',\n",
       " 'summary': 'High-performance SuperSpeed USB Gen Ethernet controller with integrated Gigabit PHY, low power consumption, and Energy Efficient Ethernet compliance.'}"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parsed_result = json.loads(x)\n",
    "parsed_result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>214</th>\n",
       "      <td>51017-0832-R2-4</td>\n",
       "      <td>SMARCsXEL E Latest Generation Intel Atom Pentium Celeron Processor Series Up GByte LPDDR memory inband ECC support x USB x USB x SATA eMMC onboard x LAN onmodule optional via SERDES TSN support Industrial grade temperature TECHNICAL INFORMATION COMPLIANCE SMARC module DIMENSIONS H X W X D x mm CPU CHIPSET MAIN MEMORY Intel Atom Pentium Celeron series For details see table CPU Variants given Up GByte LPDDR memory inband ECC support GRAPHICS CONTROLLER Intel UHD Gfx Gen ETHERNET STORAGE Up x Gbit LAN x GBE x optional SGMII via SERDES x SATA Gb FLASH ONBOARD GByte eMMC MLC PCI EXPRESS PANEL SIGNAL USB SERIAL OTHERS FEATURES SPECIAL FEATURES FEATURES ON REQUEST x PCIe x x HDMI request DP x DP x LVDS dual channel request eDP x USB incl USB x USB alternatively USB OTG x serial interfaces x RX TX HD Audio IS x IC x SPI x GPIOs Trusted Platform Module TPM Industrial Temperature Grade versions x PCI vs x PCIe x SERDES eMMC GByte pSLC RAM GByte GByte LPDDR BIOS AMI Aptio V OPERATING SYSTEM Windows Enterprise Windows IoT Linux POWER SUPPLY TEMPERATURE V widerange input SMARCsXEL Commercial temperature C C operating C C nonoperating SMARCsXEL E Industrial temperature C C operating C C nonoperating HUMIDITY relative Humidity C noncondensing according IEC wwwkontroncom CPU VARIANTS BRAND PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ GRAPHICS GEN ECC PREMIUM IO FUNC TIONAL SAFETY CERTIFIED USE CONDI TION Intel Celeron Processor Intel Pentium Processor Intel Celeron Processor Intel Pentium Processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor J W J W N W N W xE W xE W xE W xRE W xRE W xRE W MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU MByte GHz GHz EU MByte GHz GHz EU MByte GHz na EU MByte GHz na EU MByte GHz na EU Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Intel PSE Intel PSE Intel PSE Intel PSE Intel TCC Intel PSE Intel TCC Intel PSE Intel TCC Embedded Embedded Embedded Industrial Industrial Industrial BLOCK DIAGRAM Level shifter DP eDPLVDS eDPMIPIDSI DP DDI HDMI DDI LVDS CPU FAN USB USB HWM USB USB Intel Gen iGFX Intel AtomEmbedded ElkhardLake Intel AtomIndustrial ElkhardLake LPDDR memory GB IBECC USB Host USB Host OTG Intel Celeron ElkhardLake eSPI TPM GPIO UART Ctrl Mgmt IC eMMC eMMC GB GI GI Opt SGMII PCIe MDIO PCIe optional SGMII PHY SATA CAN SDIO IS SPI HDA SPI SER SMB EEPROM PWM FAN IC IC eSPIIC Watchdog GPIO Buffer UART Embedded Controller CPLD EPM newer generation Power sequencing SPI BIOS Flash TPM SLB PHY ETH HWM ETH LID Sleep PwrCtrl SysMgmt x GPIO SER SER T A B V C C V SMARC pinout connector Standard component Connector Option wwwkontroncom VARIANTS PART NO J N R R R CPU J N xRE xRE xRE CARRIER MEMORY FLASH ETH PHY DISPLAY SERDES OP TEMPERATURE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte x GByte x GByte x GByte x GByte x GByte LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP No No No No No C C C C C C C C C C ARTICLE PART NO DESCRIPTION SMARC EVALUATION CARRIER SMARC Evaluation Carrier SMARC modules according SMARC standard without SMARC module COOLING ARTICLE PART NO DESCRIPTION HSP SMARCsXEL HSP SMARCsXEL E SMARC PASSIVE UNI COOLER WO HSP Heatspreader SMARCsXEL XXXXXXXX Heatspreader SMARCsXEL XXXXXXXX SMARC Passive Uni Cooler ACCESSORIES ARTICLE PART NO DESCRIPTION SMARC MOUNTING KIT Mounting Kit SMARC modules e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W L E X C R A M S e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron N J R R R</td>\n",
       "      <td>885</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                  id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       raw_data  raw_length\n",
       "214  51017-0832-R2-4  SMARCsXEL E Latest Generation Intel Atom Pentium Celeron Processor Series Up GByte LPDDR memory inband ECC support x USB x USB x SATA eMMC onboard x LAN onmodule optional via SERDES TSN support Industrial grade temperature TECHNICAL INFORMATION COMPLIANCE SMARC module DIMENSIONS H X W X D x mm CPU CHIPSET MAIN MEMORY Intel Atom Pentium Celeron series For details see table CPU Variants given Up GByte LPDDR memory inband ECC support GRAPHICS CONTROLLER Intel UHD Gfx Gen ETHERNET STORAGE Up x Gbit LAN x GBE x optional SGMII via SERDES x SATA Gb FLASH ONBOARD GByte eMMC MLC PCI EXPRESS PANEL SIGNAL USB SERIAL OTHERS FEATURES SPECIAL FEATURES FEATURES ON REQUEST x PCIe x x HDMI request DP x DP x LVDS dual channel request eDP x USB incl USB x USB alternatively USB OTG x serial interfaces x RX TX HD Audio IS x IC x SPI x GPIOs Trusted Platform Module TPM Industrial Temperature Grade versions x PCI vs x PCIe x SERDES eMMC GByte pSLC RAM GByte GByte LPDDR BIOS AMI Aptio V OPERATING SYSTEM Windows Enterprise Windows IoT Linux POWER SUPPLY TEMPERATURE V widerange input SMARCsXEL Commercial temperature C C operating C C nonoperating SMARCsXEL E Industrial temperature C C operating C C nonoperating HUMIDITY relative Humidity C noncondensing according IEC wwwkontroncom CPU VARIANTS BRAND PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ GRAPHICS GEN ECC PREMIUM IO FUNC TIONAL SAFETY CERTIFIED USE CONDI TION Intel Celeron Processor Intel Pentium Processor Intel Celeron Processor Intel Pentium Processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor J W J W N W N W xE W xE W xE W xRE W xRE W xRE W MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU MByte GHz GHz EU MByte GHz GHz EU MByte GHz na EU MByte GHz na EU MByte GHz na EU Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Intel PSE Intel PSE Intel PSE Intel PSE Intel TCC Intel PSE Intel TCC Intel PSE Intel TCC Embedded Embedded Embedded Industrial Industrial Industrial BLOCK DIAGRAM Level shifter DP eDPLVDS eDPMIPIDSI DP DDI HDMI DDI LVDS CPU FAN USB USB HWM USB USB Intel Gen iGFX Intel AtomEmbedded ElkhardLake Intel AtomIndustrial ElkhardLake LPDDR memory GB IBECC USB Host USB Host OTG Intel Celeron ElkhardLake eSPI TPM GPIO UART Ctrl Mgmt IC eMMC eMMC GB GI GI Opt SGMII PCIe MDIO PCIe optional SGMII PHY SATA CAN SDIO IS SPI HDA SPI SER SMB EEPROM PWM FAN IC IC eSPIIC Watchdog GPIO Buffer UART Embedded Controller CPLD EPM newer generation Power sequencing SPI BIOS Flash TPM SLB PHY ETH HWM ETH LID Sleep PwrCtrl SysMgmt x GPIO SER SER T A B V C C V SMARC pinout connector Standard component Connector Option wwwkontroncom VARIANTS PART NO J N R R R CPU J N xRE xRE xRE CARRIER MEMORY FLASH ETH PHY DISPLAY SERDES OP TEMPERATURE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte x GByte x GByte x GByte x GByte x GByte LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP No No No No No C C C C C C C C C C ARTICLE PART NO DESCRIPTION SMARC EVALUATION CARRIER SMARC Evaluation Carrier SMARC modules according SMARC standard without SMARC module COOLING ARTICLE PART NO DESCRIPTION HSP SMARCsXEL HSP SMARCsXEL E SMARC PASSIVE UNI COOLER WO HSP Heatspreader SMARCsXEL XXXXXXXX Heatspreader SMARCsXEL XXXXXXXX SMARC Passive Uni Cooler ACCESSORIES ARTICLE PART NO DESCRIPTION SMARC MOUNTING KIT Mounting Kit SMARC modules e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W L E X C R A M S e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron N J R R R         885"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# randomly select 100 products from products_df\n",
    "products = products_df.sample(100, random_state=42)\n",
    "products.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<seaborn.axisgrid.FacetGrid at 0x150300b50>"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAeQAAAHjCAYAAADyq2xBAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjkuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy80BEi2AAAACXBIWXMAAA9hAAAPYQGoP6dpAAA6dUlEQVR4nO3deXxU9b3/8feZmcxkEhJIIBDQIksIiCRgBAQri7kUcasi1lYBK9qKiLZK/SG4tXVBLiLV4gZqtWy9VcG69Vaht4hLWIKKgEDYBBVJCAkESDKTzJzfHzEDA5FMhoFzQl7PxyMkZ/ueTz7J8M6cc+aMYZqmKQAAYCmH1QUAAAACGQAAWyCQAQCwAQIZAAAbIJABALABAhkAABsgkAEAsAECGQAAG3BZXYAVAoGgSkoORby+w2EoNTVRJSWHFAxyH5VTid5bh95bg75bJ5a9T0tLavj+T2iPTYTDYcgwDDkchtWlNDn03jr03hr03TpW955ABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAZcVhdwunG5wv/Gqa4OWlQJAKAxIZBjyOVyaO22EpWUVUqSUpPjldUplVAGANSLQI6xkrJK7Sktt7oMAEAjwzlkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABiwP5L179+r//b//p379+uncc8/VLbfcoq1bt4aWb9iwQaNGjVKvXr2Um5urOXPmWFgtAAAnh+WBPH78eO3YsUOzZ8/W66+/rvj4eN14442qqKhQaWmpxowZo/bt22vhwoUaP368pk+froULF1pdNgAAMeWycuf79+/XGWecobFjxyozM1OSdNttt+nKK6/U5s2blZeXp7i4OD300ENyuVzq3LlzKLxHjBhhZekAAMSUpc+QmzdvrieeeCIUxiUlJXrllVeUnp6ujIwM5efnq2/fvnK5Dv/d0K9fP3311VcqLi62qmwAAGLO0mfIR3rggQf06quvyu1267nnnlNCQoJ2794dCutarVu3liR99913atWqVdT7c7ki/1vE6XSEfT7eeg6H5HAYkiSHo/5tcHyR9h6xR++tQd+tY3XvbRPIv/zlL/Xzn/9c8+fP1/jx47VgwQJVVlbK7XaHrefxeCRJPp8v6n05HIZSUhIbvF1ysrfedTyeOHm9gdDXkWyD+tFH69B7a9B361jVe9sEckZGhiTp0Ucf1Zo1azRv3jzFx8fL7/eHrVcbxAkJCVHvKxg0VVZWHvH6TqdDyclelZVVKBAIHnc9n69KFRU1NfvinfVug+OLtPeIPXpvDfpunVj2PponfZYGcklJifLy8nTxxReHzhM7HA5lZGSoqKhI6enpKioqCtumdrpNmzYntO/q6oY3OxAI1rtdMFgT+LVfR7IN6kcfrUPvrUHfrWNV7y09SVFcXKwJEyYoLy8vNK+qqkpffvmlOnfurD59+mj16tUKBAKh5cuXL1fHjh3VsmVLK0oGAOCksDSQMzMzNXDgQD3yyCNatWqVCgoKNGnSJJWVlenGG2/UiBEjdPDgQd13333asmWLFi1apFdeeUVjx461smwAAGLO8sv4ZsyYof79++uuu+7Sz372M+3bt0/z589Xu3bt1LJlS7344ovavn27hg8frqeffloTJ07U8OHDrS4bAICYMkzTNK0u4lQLBIIqKTkU8foul0MpKYkqLT103PMKLpdDH3y+S3tKay4YS0tJ0KBe7TgPdAIi7T1ij95bg75bJ5a9T0tLavA2lj9DBgAABDIAALZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADbgsrqAffv2acaMGVq6dKkOHjyorl276ne/+5169+4tSRozZow++eSTsG369u2ruXPnWlEuAAAnheWBPGHCBO3Zs0czZsxQy5YtNXfuXN18881644031KlTJ23atEl/+MMfNGTIkNA2cXFxFlYMAEDsWRrIO3bs0Mcff6wFCxbovPPOkyQ98MAD+vDDD/X2229r1KhR2rt3r3r27Km0tDQrSwUA4KSyNJBTUlI0e/ZsZWVlheYZhiHDMFRWVqZNmzbJMAx17Ngx5vt2uSI/fe50OsI+H289h0NyOAxJksNR/zY4vkh7j9ij99ag79axuveWBnJycrIGDRoUNu+9997Tjh07dO+996qgoEBJSUl66KGH9PHHHyshIUHDhg3TbbfdJrfbHfV+HQ5DKSmJUdTrrXcdjydOXm8g9HUk26B+9NE69N4a9N06VvXe8nPIR/r00081efJkDR06VIMHD9a9994rn8+n7OxsjRkzRhs2bNC0adO0a9cuTZs2Ler9BIOmysrKI17f6XQoOdmrsrIKBQLB467n81WposIvSfLFO+vdBscXae8Re/TeGvTdOrHsfTRP+mwTyEuWLNHdd9+tnJwcTZ8+XZL00EMP6Z577lHz5s0lSZmZmYqLi9Ndd92liRMnqlWrVlHvr7q64c0OBIL1bhcM1gR+7deRbIP60Ufr0Htr0HfrWNV7W5ykmDdvnu644w5ddNFFev755+XxeCRJLpcrFMa1unTpIknavXv3Ka8TAICTxfJAXrBggR5++GGNHDlSM2bMCDs3PHr0aE2ePDls/bVr1youLk4dOnQ4xZUCAHDyWHrIevv27ZoyZYp+8pOfaOzYsSouLg4ti4+P18UXX6wpU6YoOztbF154odauXatp06bp5ptvVrNmzSysHACA2LI0kN977z1VVVVp8eLFWrx4cdiy4cOHa+rUqTIMQ3PnztWUKVOUlpamG2+8UbfccotFFQMAcHIYpmmaVhdxqgUCQZWUHIp4fZfLoZSURJWWHjruiX6Xy6EPPt+lPaU1V3CnpSRoUK92XJhxAiLtPWKP3luDvlsnlr1PS0tq8DaWn0MGAAAEMgAAtkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA24LK6gNOZYUhOZ/jfPLzhOACgLgTySdQiyaM1W4u1d1+lJCk1OV5ZnVIJZQDAMQjkk6y0rFJ7SsutLgMAYHOcQwYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYsD+R9+/bpwQcf1MCBA5WTk6PrrrtO+fn5oeV5eXm6+uqr1bNnTw0bNkzvvvuuhdUCAHByWB7IEyZM0GeffaYZM2Zo4cKFOvvss3XzzTdr27Zt2rp1q8aOHasBAwZo0aJF+tnPfqaJEycqLy/P6rIBAIgpl5U737Fjhz7++GMtWLBA5513niTpgQce0Icffqi3335be/fuVdeuXXXXXXdJkjp37qwvv/xSL774ovr3729l6QAAxJSlgZySkqLZs2crKysrNM8wDBmGobKyMuXn52vIkCFh2/Tr10+PPvqoTNOUYRhR79vlivzggNPpCPt8vPUcDsnhqKnLMGq+n9pph6P+MRAu0t4j9ui9Nei7dazuvaWBnJycrEGDBoXNe++997Rjxw7de++9euONN5Senh62vHXr1qqoqFBpaalSU1Oj2q/DYSglJTGKer31ruPxxMnrDUiS3G6X3O6gvF53aFkkY+BY9M069N4a9N06VvXe0kA+2qeffqrJkydr6NChGjx4sCorK+V2u8PWqZ32+/1R7ycYNFVWVh7x+k6nQ8nJXpWVVSgQCB53PZ+vShUV/u9rrJbfXx2a9sU76x0D4SLtPWKP3luDvlsnlr2P5kmfbQJ5yZIluvvuu5WTk6Pp06dLkjwezzHBWzvt9Z7YXzDV1Q1vdiAQrHe7YLAm8CXJNCXTNEPTwWBkY+BY9M069N4a9N06VvXeFicp5s2bpzvuuEMXXXSRnn/+eXk8HklS27ZtVVRUFLZuUVGREhISlJSUZEWpAACcFJYH8oIFC/Twww9r5MiRmjFjRtgh6t69e2vlypVh6y9fvlw5OTlyOCwvHQCAmLH0kPX27ds1ZcoU/eQnP9HYsWNVXFwcWhYfH6/Ro0dr+PDhmj59uoYPH64PPvhA//rXv/Tiiy9aWDUAALFnaSC/9957qqqq0uLFi7V48eKwZcOHD9fUqVP17LPP6vHHH9df//pXnXnmmXr88cd5DTIA4LRjaSDfeuutuvXWW4+7zsCBAzVw4MBTVBEAANbgRCwAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADAGADJyWQd+/efTKGBQDgtBVVIJ999tn64osv6lyWn5+vSy655ISKAgCgqYn47Rf/8pe/qLy8XJJkmqZee+01LVu27Jj1PvvsM7nd7thVCABAExBxIPt8Pj399NOSJMMw9Nprrx2zjsPhUFJSksaNGxe7CgEAaAIiDuRx48aFgrZbt2569dVXlZ2dfdIKAwCgKYk4kI+0cePGWNcBAECTFlUgS9LHH3+s//znP6qoqFAwGAxbZhiGpkyZcsLFAQDQVEQVyH/5y180bdo0eTwepaamyjCMsOVHTwMAgOOLKpDnzZunK664Qo8++ihXVAMAEANRvQ65uLhY11xzDWEMAECMRBXI3bt31+bNm2NdCwAATVZUh6zvvfde3XnnnUpISFDPnj3l9XqPWaddu3YnXBwAAE1FVIF83XXXKRgM6t577/3BC7g2bNhwQoUBANCURBXIDz/8MFdSAwAQQ1EF8tVXXx3rOgAAaNKiCuRVq1bVu06fPn2iGRoAgCYpqkAePXq0DMOQaZqheUcfwuYcMgAAkYsqkOfMmXPMvPLycuXn5+vNN9/UzJkzT7gwAACakqgCuW/fvnXOHzx4sBISEvTcc89p1qxZJ1QYAABNSVQ3Bjme3r17a+XKlbEeFgCA01rMA/n//u//lJiYGOthAQA4rUV1yPqGG244Zl4wGNTu3bv17bff6te//vUJFwYAQFMSVSAfeXV1LYfDoczMTI0dO1YjRow44cIAAGhKogrkuXPnxroOAACatKgCudayZcu0cuVKlZWVKTU1Veedd54GDBgQq9oAAGgyogpkv9+v2267TR999JGcTqdSUlJUWlqqWbNmqV+/fpo1axbvlQwAQANEdZX1zJkztXr1ak2bNk1ffPGFPvroI61Zs0aPPfaYPv/8cz333HOxrhMAgNNaVIH8zjvv6Pbbb9dPf/pTOZ1OSZLL5dJVV12l22+/XW+//XZMiwQA4HQXVSCXlJSoe/fudS7r3r27CgsLT6goAACamqgCuX379lq9enWdy1atWqW2bdueUFEAADQ1UV3U9Ytf/EJTp05VfHy8LrvsMrVq1UrFxcV655139MILL+j222+PdZ0AAJzWogrk6667Tl9++aWmT5+uJ554IjTfNE0NHz5ct9xyS8wKBACgKYj6ZU+PPvqobrrpJq1cuVL79++XYRgaMmSIOnfuHOsaAQA47TXoHPKmTZs0YsQIvfzyy5Kkzp0767rrrtP111+vp556ShMmTND27dtPSqEAAJzOIg7kb775RjfccIOKi4vVsWPHsGVxcXGaOHGi9u3bp+uvv56rrAEAaKCIA3n27Nlq0aKF3njjDQ0bNixsmdfr1Y033qjXX39dHo9Hs2bNinmhAACcziIO5Ly8PP3qV79SamrqD66Tlpamm266SR9//HFMigMAoKmIOJCLiorUoUOHetfLzMzU7t27T6QmAACanIgDOTU1VUVFRfWuV1paqubNm0dVzKxZszR69Oiweffff7+6du0a9pGbmxvV+AAA2FXEL3vq06ePFi1apMsuu+y46/3jH//4wdtqHs/8+fP15JNPqnfv3mHzN23apFtvvVWjRo0Kzau9fzYAAKeLiJ8hjx49WitWrNDUqVPl8/mOWe73+zVt2jQtW7ZMI0eOjLiAwsJC3XrrrZo+ffoxh8RN09SWLVvUo0cPpaWlhT6Odx4bAIDGKOJnyFlZWZo8ebKmTJmiN998U/3799eZZ56pQCCgXbt2acWKFSotLdVvf/tbDRgwIOIC1q9fr7i4OL311lt65pln9O2334aW7dy5U+Xl5erUqVPDvqsIuFyRvwTb6XSEfT7eeg6H5HAYkiTDkAzDCE07HPWPgXCR9h6xR++tQd+tY3XvG3SnrpEjR6pbt2566aWX9O9//zv0TDkxMVEXXnihbrrpJvXs2bNBBeTm5v7gOeGCggJJ0ty5c7Vs2TI5HA4NHDhQd911l5KSkhq0nyM5HIZSUhIbvF1ysrfedTyeOHm9AUmS2+2S2x2U1+sOLYtkDByLvlmH3luDvlvHqt43+NaZ5513ns477zxJNW/D6HK5lJycHPPCpJpAdjgcat26tZ5//nnt3LlT06ZN0+bNm/XXv/5VDkd0f8UEg6bKysojXt/pdCg52auysgoFAsHjrufzVamiwi9J8vur5fdXh6Z98c56x0C4SHuP2KP31qDv1oll76N50hfVvaxrnexzuePGjdP111+vlJQUSTUvqUpLS9O1116rtWvXNvjZ+JGqqxve7EAgWO92wWBN4EuSadacB6+dDgYjGwPHom/WoffWoO/Wsar3tj5J4XA4QmFcq0uXLpLEa50BAKcVWwfyxIkTdeONN4bNW7t2rSQpIyPDgooAADg5bB3IF198sfLy8vT0009r586d+uCDD3Tvvffq8ssv520eAQCnlRM6h3yy/dd//ZeefPJJzZ49Wy+88IKSkpJ0xRVX6M4777S6NAAAYspWgTx16tRj5l1yySW65JJLLKgGAIBTx9aHrAEAaCoIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGXFYX0JQYhuR0hv8NVF0dtKgaAICdEMinUIskj9ZsLdbefZWSpNTkeGV1SiWUAQAE8qlWWlapPaXlVpcBALAZziEDAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2YKtAnjVrlkaPHh02b8OGDRo1apR69eql3NxczZkzx6LqAAA4eWwTyPPnz9eTTz4ZNq+0tFRjxoxR+/bttXDhQo0fP17Tp0/XwoULrSkSAICTxPIbgxQWFur3v/+9VqxYoQ4dOoQte/XVVxUXF6eHHnpILpdLnTt31o4dOzR79myNGDHCmoIBADgJLA/k9evXKy4uTm+99ZaeeeYZffvtt6Fl+fn56tu3r1yuw2X269dPs2bNUnFxsVq1ahX1fl2uyA8O1N5/+uj7UB87bcjhkBwOQ1LNvasNw/jBaYfj2DEQ7od6j5OP3luDvlvH6t5bHsi5ubnKzc2tc9nu3buVmZkZNq9169aSpO+++y7qQHY4DKWkJDZ4u+Rkb9j08nXfaf9BX2j6jLRm8nji5PUGJElut0tud1Ber7vOaY8n7pgxUTf6ZB16bw36bh2rem95IB9PZWWl3G532DyPxyNJ8vl8dW0SkWDQVFlZ5PeTdjodSk72qqysQoFAMDSvaO9B7SmtCK3ndTvk91erosIvSfL7q4877Yt3ho2JY9XVe5wa9N4a9N06sex9NE/6bB3I8fHx8vv9YfNqgzghIeGExo7mHZYCgWDYdsFgTbjXMk3JNM3QvPqmg8Fjx0Td6JN16L016Lt1rOq9rU9SpKenq6ioKGxe7XSbNm2sKAkAgJPC1oHcp08frV69WoFAIDRv+fLl6tixo1q2bGlhZQAAxJatA3nEiBE6ePCg7rvvPm3ZskWLFi3SK6+8orFjx1pdGgAAMWXrQG7ZsqVefPFFbd++XcOHD9fTTz+tiRMnavjw4VaXBgBATNnqoq6pU6ceMy87O1t///vfLagGAIBTx9bPkAEAaCoIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGyAQAYAwAYIZAAAbIBABgDABlxWF3A6M01TJWWV2ru/UkHTVJtWiTJN0+qyAAA2RCCfBAfK/drybZkW53+jCl91aH7e+kJ5PS61a5mgju2SLawQAGA3BHIM+fwBffDZtyr4en9onstpKN5d0+byyipV+Kq1dVeZtu0qU1bnlurfo40cMqwqGQBgEwRyjJQe8OmDzzdq/yG/JCk9NUGDzm2nRG+ciksrJEkdz2iuDV+V6NNNe1S8v1JfbN2rB19cqfHDe6hty0QrywcAWIyLumKgqLRCn6zbrf2H/GqWEKcfZ6Wr79mt9aM2SXI6Dj/7jXM5dFZ6ki7oka4+3VrL63FqV/EhTZm7Wpt2llr4HQAArEYgn6Dv9pZrxYZCBYKmOrRN0tWDOqllcny927VtmaDhAzur8xnNdaiyWk/8/XOt315yCioGANgRgXwCCkvKtXpTkUxTatcyQcMHdpInzhnx9l6PS5NH5ahXRitVB0zNXPSFtnyzv/4NAQCnHQI5SoUl5Vq86msFTSk91aucrmlyOhveTnecU+Ou6qEeHVPlrwrqydfWaHdJ+UmoGABgZwRylJZ9vku+qoBaNHMrJzNNDiP6K6XjXA6NvzpLnc9IVrmvWjMXfqHyyur6NwQAnDYI5CgNzjlDvbu11vnd28gVxTPjo3ninLr96mylJHn03d5yvfD2egW5iQgANBkEcpTSWnjVM6NVg84Z16d5olt3jMhSnMuhNVv3akn+NzEbGwBgb40ikAsLC9W1a9djPhYtWmR1aTHXIT1Zv8jNkCS99p8t2rH7gMUVAQBOhUZxY5CNGzfK4/FoyZIlMo44V5uUlGRhVSfP4HPP0LrtJfpsc7Fmv71efxjTR3Gu2D0TBwDYT6N4hlxQUKAOHTqodevWSktLC33Ex9f/et/GyDAMjbn0bCUnuvXd3nK9/ckOq0sCAJxkjeIZ8qZNm9S5c+eYjulyRf63SO3LmY58WZPT6ZDDITmOuBOXYdSEae28+qYdDv3gS6VaJHl0w7CuenrhWv3v8h3qd04btW9zeh4ROJ66eo9Tg95bg75bx+reN4pALigoUEpKikaOHKnt27frrLPO0rhx4zRw4MCoxnM4DKWkNPze0cnJ3rBpjydOXm8gNO12u+R2B+X1uiOa9njijhnzSEP7d9TqgmLlrf1Or/xrk6bfMaDJPkiP1yecXPTeGvTdOlb13vaBXF1drW3btikjI0OTJk1Ss2bN9O677+qWW27Ryy+/rP79+zd4zGDQVFlZ5DffcDodSk72qqysQoFAMDTP56tSRYU/tJ7fXy2/vzo0r75pX7wzbMy6/CI3Q2sK9mjL1/v09/c36pJ+ZzX4+23M6uo9Tg16bw36bp1Y9j6aJ322D2SXy6UVK1bI6XSGzhn36NFDmzdv1ksvvRRVIEtSdXXDmx0IBMO2CwZrwr2WaUqmaYbm1TcdDB475tGSvHG6NjdDr/zvRi1culU9O7dU65SEBtfe2NXXJ5w89N4a9N06VvW+URz/TExMPOYCri5duqiwsNCiik6tAdltdfZZKfJXBzXv/QKZ3DAEAE47tg/kzZs3KycnRytWrAibv27dOmVkZFhU1allGIZuuLirXE5D67aX6PPNxVaXBACIMdsHcufOndWpUyc99NBDys/P19atW/XYY4/p888/17hx46wu75Rpk5qgoX3aS5L+9u/N8lcF6tkCANCY2D6QHQ6Hnn/+eWVnZ+vOO+/U8OHDtWbNGr388svKzMy0urxT6vILzlJKkkfF+yv1r5U7rS4HABBDtr+oS5JatWqlxx57zOoyLBfvdunaizI06631+mfeDl3QI12tmvPSCAA4Hdj+GTLC9T27tbr+qIX81UH9/f+2WF0OACBGCORGxjAMXf+TTBmGtHrTHn35VYnVJQEAYoBAboR+1LqZcs89U5L0tyWbFQjyWkUAaOwI5EbqygEd1cwbp2+LD2npZ7usLgcAcIII5EaqmTdOwwd0lCT948NtOlhRZXFFAIATQSA3YgN7tdOZaYk6VFmtNz7cZnU5AIATQCA3Yk6HQ9cPqXkt9tLPvtXXRQctrggAEC0CuZHrdlaKendNk2lKf1vCfa4BoLEikE8D116UoTiXQxt37tPqTXusLgcAEAUC+TTQqoVXw/rW3Of67/+3hftcA0AjRCCfJi7tV3Of671llXqP+1wDQKNDIJ8mPG6nrr2o5u0o312+QyVllRZXBABoCAL5NNL37NbqcmZz+auCem3pVqvLAQA0AIF8GjEMQ9cPyZQhacWXhSr4ep/VJQEAIkQgn2bOSk/SgJ7tJEkLFhdwn2sAaCQI5NPQ1QM7KTHepZ1FB/Xv/G+sLgcAEAEC2UKGITmdDrlc4R9Ha+jy1Obx+tn3F3i98eF27d0f3QVe9e0XABA7LqsLaMpaJHm0Zmux9u47HJipyfHK6pSq6uqaQ80ul0Nrt5WErpqub3ntOoNzztDHa7/T5m/2a/7iAt0xIkuGYURcW337BQDEFoFssdKySu0pLT/uOiX1rFPXcodh6IZh3fSHv6zU51uK9WlBsc7rmtag2urbLwAgdjgOeRo7o1WiLulXcwevBUsKVOGrtrgiAMAPIZBPc5f376DWLbwqPeDT67w2GQBsi0A+zbnjnLphWFdJ0n8++1brtu21uCIAQF0I5Cage4dU/dd5Z0qSXvrnBh2sqLK4IgDA0QjkJuKawZ2Vnpqg/Qf9mvf+JqvLAQAchUBuIjxxTv36iu5yGIZWbijS8i93W10SAOAIBHIT0rFtsq74cQdJ0rz3CnhHKACwEQK5ibms/1nq2DZJ5b5qPfPGOlVxow8AsAUCuYlxOR269coeSox3aft3ZVqwpMDqkgAAIpCbpLQWXo396TkyJH3w+S4tW7PL6pJs7+j7enNvbwCxxq0zm6genVrqqoGd9MaybZr3/iadmdZMndolW12WLf3Q/cK5tzeAWOLP/Cbssv5n6dwurVQdMPXMG2tVesBndUm2VXtf79oPLogDEGsEchPmMAzdfFl3pacmqPSAT396dQ33uwYAixDITVxCvEt3XttTyYlufbPnoJ5etFZV1QGrywKAJodAhlq38OrOn2XLE+fUhh2leuaNdaoOcG4UAE4lAhmSpA7pyfrtNdmKczn0xda9enrhWgUIZQA4ZQhkhHQ7K0V3jMiSy+nQpwV79P6qr3mmDACnCIGMMD06tgwdvt5VfEifrNutSj8XegHAyUYg4xjdO6TqnpE58sQ5te+gXx9+8R0v8wGAk4xARp0yzmyuK37cQYnxLlX4Anrro+36kDt6AcBJQyDjBzVv5tGA7LZKaxGvQNDUC29/qRfeXq/yyiqrSwOA0w6BjONyxznVr3sb5WSmyTCkvPWFeuCllcrfWCTTNK0uDwBOG9zL+jRkGJLTGf631oncc9kwDJ2bmabLLjhLs95cr6LSCj37j3Xq1r6FrhuSqR+1biZJdb7hQn37PXqbSOqMZpuGOnIfR/cymjGk2NQZTY9PZ/Qj3Kl4bJxuYvFYjxUC+TTUIsmjNVuLtXdfzYVYsXojhC5nttAfx/TVP5fv0L9W7tTGnfv0h5dXalDPdrr8xx1UWFrZoDdgOPpNGyKpM5ptGurofZyVnixHAx+nJ6NO3uQiHP0IdyoeG6ebo3vWskW8Bpz7I+vqsWzPOKlKv38zhFjzuJ0aPrCTBmS31av/2aL8TXu09PNd+mDNLnVIT9aZaYlKSfJEPF5JFHVGs01DHbmPlOTIv58fGiNWTsX33pjQj3D0o+GO7FlD//CONQIZUWnVwqvbhmdp085SvZu3Q+u2l2j7d2Xa/l2ZUpq5dUZaMzVLcFtdJgA0GgQyTkjX9inq2j5Fu/Ye0iv/u1Fbv92v0oN+lR4s0frtJfpia7F6dm6l7h1SlJ6aIMMwrC4ZAGyJQEZMtG+TpEG9zlCntknaVVyub/Yc1L6Dfq3bVqJ120okSanJHnU/K1Ud2yWrQ3qSOrRNtrhqALAPAhkxFe92qVO7ZHVqlyyPu+bXa922vdr8zT6VlPn00drv9NHa7yRJToeh5oluxbudSvTGad8hv9qkeNXMGxeaDwBNBYGMkyY50a1BvdrpkvPby1cV0Oav92nT1/u0Y/cBfbX7gA5WVKnkgC+0/uZv9mvZ54fvBuaOc6hFM49aNvcqzmnIHedUgsel4v2VqqoOyOkwtGtvuQ5W+CVTchiGHI7vP74/Mm6G/gl9kkwz9PWRL6WufV21w2Foy7f7dbC8SqZMHaioUoWvWgcO+UPj7C6p0KGKKgWDpmpHi3M6FO92Kd7tVILXpcKSch0o98vlMNQsoVqBIFe7AvhhjSKQg8Ggnn76ab322ms6cOCA+vTpowcffFA/+pF1l6ejYTxxTvXo1FI9OrWUVBN++w759a8VO7Vrz0EdrKyWvyog05T2HfSp0h+QvyqootIKFZVWHHfs/I1FJ7X29dtL65y/ckNhg8ZZsLhACR6XEr0uNfPGKdEbp2beODWLjwtNJyXEKckbp6QEt5ISaua5LH5tJIBTo1EE8rPPPqsFCxZo6tSpSk9P1+OPP65f/epXevvtt+V2cyVvY2QYhtJaeNW+TZK83x+aTktJ0KBe7VRdHZTPH9C+Qz4drKhSQA4VlxxSeWWV/NVBbf5mn8oO+RUImvK4XWrdwqtAMKhg0Kz5MKVg0NSR14/VXkwWmmUc+fXhZYZRs+6efRXy+QOSap7p+6sDqvx+2lDNofk2qd6wZ9hV1UFV+gPy+avlqw6qtMwnX1VA1YGgAsGaFct91Sr3VWvPvsjfrCPB41JSQpySE93yVQUks+YOau44h/Yd8qtFM3fNOt8HuYdD/UCjZPtA9vv9+stf/qK7775bgwcPliT96U9/0oABA/T+++/r8ssvt7ZAnBQet1Nt3Ak6I82hlJRElZYeUnV1UC6XQx98viv0usEjQzxWjt5H5lkp2n/Qp8K9h1/fWd9+jx6jZXOvzuuapv0Ha/7IOFhRpUMV1TWfK2umD5ZX6cD3yw6U+3WwokqmeTjEC+s8UlAadphfktwuh5olxCnJW/MsOykhTs2+/zox3hU6rB7vdireU/t1zWeP2ykHV8IDlrB9IG/cuFGHDh1S//79Q/OSk5PVvXt3rVq1ikBGo+BwGEpOrHkmG6lg0AyF9YHyKh3yVevTTXu0d3+F/FUB+aqCkiG5nA6VHfLrQHmVqgNB+auDKinzqaTMV/9O6uCOcyjO6ZDL5ZA7riagXQ5DLqdDLufhz4aj9siCoaMzvOZogyHTrD1iEVTQlAJBU0HTlBk0Q18feVQjWDvPrFl+eD2F1jWPuDAgaOqYe6q//O4G1axhHlWT8f0RkJoph6Hvj5Qcnn/k92IY38///msd8fXR6zrqWF7n/KPGMr+vPxj6bIb2XR0Ifv/9Hrm85vOR2wVNMzQvEDz8tSS99M6XcjoMGYYhh6OmnsPTNT04ctrpMMKuxXCGrsk4/LXziGnjqOmjxwhtf8R1HWHfgw5/LzWfD38d/H5Z2O/FUb83Yb9D338EQtM6dvn3v1dHjuevPtxnGYbK/UFd3PvMaB46J8wwbf4OAe+//77uuOMOrVmzRvHx8aH5v/3tb1VZWalZs2Y1eEzz+x9EpAxDcjgcCgaDoV90w5B8VcGwcVxOI/SgiGZaqvmP2xMXfs7wyP3Ut7yucevaJhL17fd460ezzQ+tX9v7aOuKxpH7iPTndLwxYlVnfT0O/QdmHg652v/oa8Ms9B+7wv8TBCAlxMepmdelE31IRHNfbNs/Q66oqDlMd/S5Yo/Ho/3790c1pmEYcjobfljOcdR91byeU3OxTX37OVl1NHTcaOqIdJsje38q+h6LfZyMOiMZ08kpZKBRsv3lm7XPiv1+f9h8n88nr9drRUkAAMSc7QO5bdu2kqSiovCXthQVFalNmzZWlAQAQMzZPpC7deumZs2aacWKFaF5ZWVl+vLLL9WnTx8LKwMAIHZsfw7Z7XZr1KhRmj59ulJTU3XGGWfo8ccfV3p6uoYOHWp1eQAAxITtA1mSfvOb36i6ulr333+/Kisr1adPH7300kuKi4uzujQAAGLC9i97AgCgKbD9OWQAAJoCAhkAABsgkAEAsAECGQAAGyCQAQCwAQIZAAAbIJABALABArkewWBQf/7znzVgwAD16tVLv/71r/X1119bXVajU1hYqK5dux7zsWjRIknShg0bNGrUKPXq1Uu5ubmaM2dO2PaR/BzqG6OpmTVrlkaPHh0271T0mcdM3b2///77j/n9z83NDS2n99HZt2+fHnzwQQ0cOFA5OTm67rrrlJ+fH1qel5enq6++Wj179tSwYcP07rvvhm3v8/n0xz/+Uf3799e5556r3/3udyopKQlbJxZjRMTEcc2cOdM8//zzzf/85z/mhg0bzJtuuskcOnSo6fP5rC6tUVm6dKmZlZVlFhYWmkVFRaGPiooKs6SkxDz//PPNyZMnm1u2bDFff/11Mysry3z99ddD29f3c4hkjKZk3rx5Zrdu3cxRo0aF5p2qPjf1x0xdvTdN07zmmmvMGTNmhP3+7927N7Sc3kdnzJgx5uWXX26uWrXK3LZtm/nHP/7RzM7ONrdu3Wpu2bLFzMrKMmfMmGFu2bLFfPHFF83u3bubn3zySWj7SZMmmUOGDDFXrVplrlmzxrzqqqvMkSNHhpbHYoxIEcjH4fP5zHPPPdecP39+aN7+/fvN7Oxs8+2337awssZn9uzZ5hVXXFHnsueff9688MILzaqqqtC8J554whw6dKhpmpH9HOobo6nYvXu3OXbsWLNXr17msGHDwkLhVPS5KT9mjtf7YDBo9urVy3z//ffr3JbeR+err74yMzMzzfz8/NC8YDBoDhkyxHzyySfNBx54wLzmmmvCtpkwYYJ50003maZZ8zPr1q2buXTp0tDybdu2mZmZmeann35qmqYZkzEixSHr49i4caMOHTqk/v37h+YlJyere/fuWrVqlYWVNT6bNm1S586d61yWn5+vvn37yuU6fGv1fv366auvvlJxcXFEP4f6xmgq1q9fr7i4OL311lvq2bNn2LJT0eem/Jg5Xu937typ8vJyderUqc5t6X10UlJSNHv2bGVlZYXmGYYhwzBUVlam/Pz8sH5INT1bvXq1TNPU6tWrQ/NqdezYUW3atAnr+4mOESkC+Th2794t6fB7Mtdq3bp1aBkiU1BQoJKSEo0cOVIXXHCBrrvuOi1btkxSTZ/T09PD1m/durUk6bvvvovo51DfGE1Fbm6uZs6cqR/96EfHLDsVfW7Kj5nj9b6goECSNHfuXOXm5mrIkCF66KGHdODAAUmR/V9D74+VnJysQYMGye12h+a999572rFjhwYMGPCDPauoqFBpaakKCwuVkpIij8dzzDr19b0hY0SKQD6OiooKSQr7YUuSx+ORz+ezoqRGqbq6Wtu2bdP+/ft1xx13aPbs2erVq5duueUW5eXlqbKyss4eSzUXS0Tyc6hvDNTfo1j0mcdM3QoKCuRwONS6dWs9//zzmjRpkj766CPddtttCgaD9D5GPv30U02ePFlDhw7V4MGD6+xZ7bTf71dFRcUxy6X6+97QMSLVKN5+0Srx8fGSappe+7VU88vv9XqtKqvRcblcWrFihZxOZ6iPPXr00ObNm/XSSy8pPj5efr8/bJvaX+SEhISIfg71jYH6exSLPvOYqdu4ceN0/fXXKyUlRZKUmZmptLQ0XXvttVq7di29j4ElS5bo7rvvVk5OjqZPny6pJhSP7lnttNfrrbOnUnjPYjFGpHiGfBy1h36KiorC5hcVFalNmzZWlNRoJSYmhv0nIUldunRRYWGh0tPT6+yxJLVp0yain0N9Y6D+HsWizzxm6uZwOEJhXKtLly6Sag6J0vsTM2/ePN1xxx266KKL9Pzzz4eOHLRt27bOfiQkJCgpKUnp6enat2/fMYF6ZM9iMUakCOTj6Natm5o1a6YVK1aE5pWVlenLL79Unz59LKyscdm8ebNycnLC+ihJ69atU0ZGhvr06aPVq1crEAiEli1fvlwdO3ZUy5YtI/o51DcG6u9RLPrMY6ZuEydO1I033hg2b+3atZKkjIwMen8CFixYoIcfflgjR47UjBkzwg4f9+7dWytXrgxbf/ny5crJyZHD4dB5552nYDAYujBLkrZv367CwsJQz2IxRsQadE12EzRjxgyzb9++5pIlS8Je1+f3+60urdEIBALmiBEjzEsvvdRctWqVuWXLFnPKlClmjx49zE2bNpnFxcVmnz59zHvuucfcvHmzuXDhQjMrK8tctGhRaIz6fg6RjNHU3HPPPWEvvTlVfeYxc2zvlyxZYmZmZpozZ840d+zYYS5dutTMzc01J0yYEFqH3jfctm3bzHPOOcccP3582Ou7i4qKzLKyMrOgoMA855xzzMcff9zcsmWL+dJLLx3zGuIJEyaYubm55vLly0OvIT7yZxeLMSJFINejurranDZtmtmvXz+zV69e5q9//Wvz66+/trqsRmfPnj3mpEmTzB//+MdmVlaW+fOf/9xctWpVaPmaNWvMa6+91uzRo4d50UUXmXPnzg3bPpKfQ31jNDVHh4Jpnpo+85ipu/f//Oc/zauuusrMzs42f/zjH5tTp041KysrQ8vpfcM999xzZmZmZp0f99xzj2mapvnBBx+Yl19+udmjRw9z2LBh5rvvvhs2xqFDh8z77rvP7N27t9m7d29zwoQJZklJSdg6sRgjEoZpmmbDnlMDAIBY4xwyAAA2QCADAGADBDIAADZAIAMAYAMEMgAANkAgAwBgAwQyAAA2QCADsCVukYCmhkAGcIzc3FxNmjTJkn2XlZVp4sSJys/PD80bPXq0Ro8ebUk9wKlCIAOwlQ0bNujNN99UMBi0uhTglCKQAQCwAQIZsInc3FxNmTJFv/zlL5Wdna377rtPGzdu1O23365+/frpnHPO0YABA/TII4+osrJSwWBQ/fr10yOPPBIaw+/3q2fPnrr++uvDxr7yyiv14IMPRl2bz+fTtGnTNGjQIPXo0UNXXHGF/vnPfx5T/5///Gf993//ty644AJlZ2fr5ptv1ldffRW23htvvKFLL71UWVlZ+ulPf6q8vDx1795dixYt0ooVK3TDDTdIkm644Yaww9SmaeqFF17Q4MGDlZ2drZ///Of64osvov6eALshkAEbmT9/vrKysvTss8/qmmuu0ciRI1VRUaGpU6fqhRde0GWXXaa5c+dqzpw5cjgcGjBggPLy8kLbf/bZZ6qsrNTatWvl8/kk1bxR+saNGzV48OCoajJNU+PHj9f//M//aMyYMXruued07rnn6q677tI//vGPsHXnzJmjbdu26bHHHtMjjzyidevW6Z577gkt/8c//qFJkyYpJydHzz77rC6++GLddtttoff4Peecc0J/ODz44IP6/e9/H9p29erVWrx4sR544AE9/vjjKioq0rhx41RdXR3V9wXYjcvqAgAc1q5dO919992SpI8++khnn322nnrqKTVr1kySdMEFF+jjjz/WihUrdMstt2jw4MF66623VFRUpNatWysvL0/nnHOO1q9fr88//1znn3++PvzwQ8XHx+uCCy6IqqZPPvlEH374of70pz/p0ksvlSQNGDBAFRUVmj59ui6//HK5XDX/lSQnJ+vZZ5+V0+mUJO3cuVMzZ85UaWmpUlJS9NRTT+miiy4KPasfMGCA4uLi9MQTT0iSmjVrpoyMDElSRkZG6GtJcrvdmj17tlq0aCGp5uKv+++/X1u2bFG3bt2i+t4AO+EZMmAjZ599dujrCy+8UPPmzZPH49GWLVv073//W88995xKSkrk9/tD6zidTn3yySeSpOXLl2vYsGHq0KGDVq1aJUlatmyZ+vXrp/j4+KhqysvLk2EYGjRokKqrq0Mfubm52rNnjzZv3hxaNysrKxTGkpSeni5Jqqio0I4dO7Rr1y4NGzYsbPzLLrssojoyMjJCYSxJZ555piTpwIEDUX1fgN3wDBmwkYSEhNDXwWBQM2bM0Pz581VeXq62bdsqOztbHo8ntE7z5s117rnnKi8vT0OGDNHatWs1adIkff3111q5cqUCgYDy8vI0YcKEqGvat2+fTNNUTk5OncuLiopCf0h4vd6wZQ6HI/S9lJSUSJJatmwZtk6rVq0iquPI3hw9NnA6IJABm5o9e7ZeeeUV/fGPf9TQoUOVlJQkSbrmmmvC1hs0aJDmzZun/Px8ud1u9ejRQ998843eeustrVy5Uvv379dFF10UdR1JSUlKSEjQnDlz6lx+1llnRTRO7bPlvXv3hs0/ehpoqjhkDdjU6tWrlZGRoREjRoTCuLCwUAUFBWHPCgcPHqzCwkK99tprysnJkcvl0vnnn6/KykrNnDlT3bt3V5s2baKuo2/fviovL5dpmsrKygp9FBQU6Jlnnon4oqr09HS1b99eixcvDpv//vvvh00fecgbaEoIZMCmsrOztWnTJs2ePVsrV67Ua6+9ppEjR8rv96uioiK0XmZmptq1a6clS5bo/PPPlySlpaWpc+fOWr16ddRXV9caNGiQ+vTpo9tuu00LFizQihUr9MILL+gPf/iDHA6HUlNTIxrHMAz95je/0ZIlS/T73/9eH330kV588UU99dRTkg4fgq7942Pp0qXauHHjCdUONCYcsgZsauzYsSotLdWcOXP0zDPPqG3btrryyitlGIZmzZqlsrIyJScnS6oJzb/97W/q27dvaPvzzz9fW7duPaHD1VJNUM6ePVtPPfWUZs2apb1796pNmzYaM2aMxo8f36CxrrjiCpWXl+ull17SwoUL1aVLF91333267777QueIu3Tpossvv1zz58/Xhx9+qHfeeeeE6gcaC8PkDu4ATpF33nlH3bt3V6dOnULzli5dqrFjx+rNN9/k5Uto0ghkoIkwTTN0A47jcTqdMgzjpNRwyy23aOvWrbrzzjvVtm1b7dixQ3/+85/Vvn17zZ0796TsE2gsCGSgiVi0aJEmT55c73pz5swJnYuOtdLSUj3xxBNatmyZSkpK1KpVK1188cX6zW9+o8TExJOyT6CxIJCBJqK0tFTffPNNvet17NgxdGcwAKcOgQwAgA3wsicAAGyAQAYAwAYIZAAAbIBABgDABghkAABsgEAGAMAGCGQAAGzg/wMyO9kmQfOVSgAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 500x500 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "sns.displot(products[\"raw_length\"], kde=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "extracted_data = []\n",
    "raw_extracted_data = []\n",
    "\n",
    "for header, subheader in products[[\"id\", \"raw_data\"]].values:\n",
    "    result = client.extract_data(subheader)\n",
    "    x = result.replace(\"```\", \"\").replace(\"json\", \"\").replace(\"\\n\", \"\").strip()\n",
    "    try:\n",
    "        parsed_result = json.loads(x)\n",
    "        parsed_result[\"id\"] = header\n",
    "        extracted_data.append(parsed_result)\n",
    "    except:\n",
    "        raw_extracted_data.append(result)\n",
    "\n",
    "# extracted_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "99"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "text/plain": [
       "1"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(extracted_data)\n",
    "len(raw_extracted_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['```json\\n{\\n    \"name\": \"Advantech AIMB-275G2-00A1E\",\\n    \"size\": \"170 x 170 mm\",\\n    \"form\": \"Mini-ITX\",\\n    \"processor\": \"Intel Core i5-4300U, Intel Core i3-4010U, Intel Celeron 2980U\",\\n    \"core\": \"Dual core\",\\n    \"frequency\": \"1.9 GHz, 1.7 GHz, 1.6 GHz\",\\n    \"memory\": \"Dual Channel DDR3L 1600 MHz, Max Capacity 16 GB (8 GB per SODIMM), 2 x 204-pin SODIMM, Non-ECC\",\\n    \"voltage\": \"Single voltage 12V DC input\",\\n    \"io\": \"Multiple display I/O supports versatile Tri display functions (eDP/LVDS, DP/HDMI, DP), Realtek ALC892 supports 5.1 channel HD audio, Dual Realtek RTL8111E Gigabit LAN, Full-sized MiniPCIe, Half-sized MiniPCIe, 6 x COM, 2 x SATA III, 1 x mSATA, 4 x USB 3.0, 6 x USB 2.0\",\\n    \"thermal\": \"Fanless Heat Sink, Fan Cooler, Heat Pipe Cooling Module\",\\n    \"feature\": \"Supports Intel Core i5/i3/Celeron ULT processors, Multiple display I/O, Dual Realtek Gigabit LAN, Full-sized and Half-sized MiniPCIe slots, Wide range of I/O interfaces\",\\n    \"type\": \"Industrial Motherboard\",\\n    \"specification\": \"Processor System: Intel Core i5-4300U, Intel Core i3-4010U, Intel Celeron 2980U; Core Number: Dual core; Max Speed: 1.9 GHz, 1.7 GHz, 1.6 GHz; L2 Cache: 3 MB, 3 MB, 2 MB; Chipset: 4th Generation Intel Core ULT processors Lynx Point-LP; BIOS: AMI EFI 64 Mbit SPI; Expansion Slot: Full-size MiniPCIe, Half-size MiniPCIe; Memory Technology: Dual Channel DDR3L 1600 MHz; Max Capacity: 16 GB (8 GB per SODIMM); Graphics Controller: Intel HD Graphics; Ethernet Interface: 10/100/1000 Mbps; Controller: LAN1: Realtek RTL8111E-VB-GR, LAN2: Realtek RTL8111E-VB-GR; Connector: RJ-45 x 2; SATA: 2 x SATA III, 1 x mSATA; Rear I/O: 2 x DP/HDMI, 2 x Ethernet, 4 x USB 3.0, Audio (single audio jack, Line-Out Green, Mic-In Red), DC Jack (12V DC Jack single power); Internal Connector: LVDS Inverter, eDP BOM optional, LVDS Inverter 40-pin support 3.3V/5V/12V, LVDS Connector 30-pin 3.3V/5V/12V jumper selected, USB ports: 6 x USB 2.0 2.54 mm 10-pin header, Serial COM: 6 x COM (RS-232 supports 5V/12V/RI without HW auto flow control), SATA: 2 x SATA III, 1 x mSATA, SATA Power, PS/2 KB/MS: Supports PS/2 KB/MS 6-pin wafer, CPU/System/Chassis Fan Connector: CPU fan 4-pin wafer, System fan 4-pin wafer, Power Connector: 4-pin ATX, 12V DC, GPIO: 8-bit DI, 8-bit DO, Watchdog Timer: Output System reset, Interval Programmable 1~255 sec/min, Power Requirement: Single voltage 12V DC input, Power Consumption: Max test HCT: 1 x SATA HDD, 1 x 4G RAM, 12V @ 2.5A (Celeron 2980U), Environment Temperature: Operating: 0 ~ 60°C (32 ~ 140°F) depends on CPU speed and cooler solution, Non-Operating: -40 ~ 85°C (-40 ~ 185°F), Physical Characteristics: Dimensions: 170 x 170 mm (6.7\" x 6.7\")\",\\n    \"manufacturer\": \"Advantech\",\\n    \"location\": \"Not available\",\\n    \"description\": \"The Advantech AIMB-275G2-00A1E is an industrial motherboard designed for high performance and versatility, supporting Intel Core i5/i3/Celeron ULT processors, multiple display I/O, dual Realtek Gigabit LAN, and a wide range of I/O interfaces.\",\\n    \"summary\": \"Advantech AIMB-275G2-00A1E is a Mini-ITX industrial motherboard featuring Intel Core i5/i3/Celeron ULT processors, multiple display I/O, dual Realtek Gigabit LAN, and extensive I/O interfaces for versatile applications.\"\\n}\\n```']"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "raw_extracted_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>name</th>\n",
       "      <th>size</th>\n",
       "      <th>form</th>\n",
       "      <th>processor</th>\n",
       "      <th>core</th>\n",
       "      <th>frequency</th>\n",
       "      <th>memory</th>\n",
       "      <th>voltage</th>\n",
       "      <th>io</th>\n",
       "      <th>thermal</th>\n",
       "      <th>feature</th>\n",
       "      <th>type</th>\n",
       "      <th>specification</th>\n",
       "      <th>manufacturer</th>\n",
       "      <th>location</th>\n",
       "      <th>description</th>\n",
       "      <th>summary</th>\n",
       "      <th>id</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>SMARCsXEL E</td>\n",
       "      <td>82 x 50 mm</td>\n",
       "      <td>SMARC module</td>\n",
       "      <td>Intel Atom, Pentium, Celeron series</td>\n",
       "      <td>Up to 4 cores</td>\n",
       "      <td>Up to 3.0 GHz</td>\n",
       "      <td>Up to 8 GByte LPDDR4 memory with in-band ECC support</td>\n",
       "      <td>5V wide-range input</td>\n",
       "      <td>4x USB, 2x USB 2.0, 2x SATA, 2x LAN, PCIe, HDMI, DP, LVDS, eDP, serial interfaces, HD Audio, I2S, I2C, SPI, GPIOs</td>\n",
       "      <td>Industrial temperature grade versions available, passive cooling options</td>\n",
       "      <td>TSN support, Trusted Platform Module (TPM), Industrial Temperature Grade versions</td>\n",
       "      <td>Single Board Computers</td>\n",
       "      <td>Supports Intel Atom, Pentium, Celeron processors, up to 8 GByte LPDDR4 memory, multiple I/O interfaces, industrial temperature range, TPM, TSN support</td>\n",
       "      <td>Kontron</td>\n",
       "      <td>Kontron Europe GmbH, Gutenbergstraße, Ismaning, Germany</td>\n",
       "      <td>The SMARCsXEL E is a SMARC module featuring the latest generation Intel Atom, Pentium, and Celeron processors, designed for industrial applications with support for in-band ECC memory, multiple I/O interfaces, and industrial temperature ranges.</td>\n",
       "      <td>SMARCsXEL E is a high-performance SMARC module with Intel Atom, Pentium, and Celeron processors, offering robust industrial features and extensive I/O support.</td>\n",
       "      <td>51017-0832-R2-4</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "          name        size          form                            processor           core      frequency                                                memory              voltage                                                                                                                 io                                                                   thermal                                                                            feature                    type                                                                                                                                           specification manufacturer                                                 location                                                                                                                                                                                                                                           description                                                                                                                                                          summary               id\n",
       "0  SMARCsXEL E  82 x 50 mm  SMARC module  Intel Atom, Pentium, Celeron series  Up to 4 cores  Up to 3.0 GHz  Up to 8 GByte LPDDR4 memory with in-band ECC support  5V wide-range input  4x USB, 2x USB 2.0, 2x SATA, 2x LAN, PCIe, HDMI, DP, LVDS, eDP, serial interfaces, HD Audio, I2S, I2C, SPI, GPIOs  Industrial temperature grade versions available, passive cooling options  TSN support, Trusted Platform Module (TPM), Industrial Temperature Grade versions  Single Board Computers  Supports Intel Atom, Pentium, Celeron processors, up to 8 GByte LPDDR4 memory, multiple I/O interfaces, industrial temperature range, TPM, TSN support      Kontron  Kontron Europe GmbH, Gutenbergstraße, Ismaning, Germany  The SMARCsXEL E is a SMARC module featuring the latest generation Intel Atom, Pentium, and Celeron processors, designed for industrial applications with support for in-band ECC memory, multiple I/O interfaces, and industrial temperature ranges.  SMARCsXEL E is a high-performance SMARC module with Intel Atom, Pentium, and Celeron processors, offering robust industrial features and extensive I/O support.  51017-0832-R2-4"
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "extracted_data_df = pd.DataFrame(extracted_data)\n",
    "extracted_data_df.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>id</th>\n",
       "      <th>raw_data</th>\n",
       "      <th>raw_length</th>\n",
       "      <th>name</th>\n",
       "      <th>size</th>\n",
       "      <th>form</th>\n",
       "      <th>processor</th>\n",
       "      <th>core</th>\n",
       "      <th>frequency</th>\n",
       "      <th>memory</th>\n",
       "      <th>voltage</th>\n",
       "      <th>io</th>\n",
       "      <th>thermal</th>\n",
       "      <th>feature</th>\n",
       "      <th>type</th>\n",
       "      <th>specification</th>\n",
       "      <th>manufacturer</th>\n",
       "      <th>location</th>\n",
       "      <th>description</th>\n",
       "      <th>summary</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>51017-0832-R2-4</td>\n",
       "      <td>SMARCsXEL E Latest Generation Intel Atom Pentium Celeron Processor Series Up GByte LPDDR memory inband ECC support x USB x USB x SATA eMMC onboard x LAN onmodule optional via SERDES TSN support Industrial grade temperature TECHNICAL INFORMATION COMPLIANCE SMARC module DIMENSIONS H X W X D x mm CPU CHIPSET MAIN MEMORY Intel Atom Pentium Celeron series For details see table CPU Variants given Up GByte LPDDR memory inband ECC support GRAPHICS CONTROLLER Intel UHD Gfx Gen ETHERNET STORAGE Up x Gbit LAN x GBE x optional SGMII via SERDES x SATA Gb FLASH ONBOARD GByte eMMC MLC PCI EXPRESS PANEL SIGNAL USB SERIAL OTHERS FEATURES SPECIAL FEATURES FEATURES ON REQUEST x PCIe x x HDMI request DP x DP x LVDS dual channel request eDP x USB incl USB x USB alternatively USB OTG x serial interfaces x RX TX HD Audio IS x IC x SPI x GPIOs Trusted Platform Module TPM Industrial Temperature Grade versions x PCI vs x PCIe x SERDES eMMC GByte pSLC RAM GByte GByte LPDDR BIOS AMI Aptio V OPERATING SYSTEM Windows Enterprise Windows IoT Linux POWER SUPPLY TEMPERATURE V widerange input SMARCsXEL Commercial temperature C C operating C C nonoperating SMARCsXEL E Industrial temperature C C operating C C nonoperating HUMIDITY relative Humidity C noncondensing according IEC wwwkontroncom CPU VARIANTS BRAND PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ GRAPHICS GEN ECC PREMIUM IO FUNC TIONAL SAFETY CERTIFIED USE CONDI TION Intel Celeron Processor Intel Pentium Processor Intel Celeron Processor Intel Pentium Processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor J W J W N W N W xE W xE W xE W xRE W xRE W xRE W MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU MByte GHz GHz EU MByte GHz GHz EU MByte GHz na EU MByte GHz na EU MByte GHz na EU Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Intel PSE Intel PSE Intel PSE Intel PSE Intel TCC Intel PSE Intel TCC Intel PSE Intel TCC Embedded Embedded Embedded Industrial Industrial Industrial BLOCK DIAGRAM Level shifter DP eDPLVDS eDPMIPIDSI DP DDI HDMI DDI LVDS CPU FAN USB USB HWM USB USB Intel Gen iGFX Intel AtomEmbedded ElkhardLake Intel AtomIndustrial ElkhardLake LPDDR memory GB IBECC USB Host USB Host OTG Intel Celeron ElkhardLake eSPI TPM GPIO UART Ctrl Mgmt IC eMMC eMMC GB GI GI Opt SGMII PCIe MDIO PCIe optional SGMII PHY SATA CAN SDIO IS SPI HDA SPI SER SMB EEPROM PWM FAN IC IC eSPIIC Watchdog GPIO Buffer UART Embedded Controller CPLD EPM newer generation Power sequencing SPI BIOS Flash TPM SLB PHY ETH HWM ETH LID Sleep PwrCtrl SysMgmt x GPIO SER SER T A B V C C V SMARC pinout connector Standard component Connector Option wwwkontroncom VARIANTS PART NO J N R R R CPU J N xRE xRE xRE CARRIER MEMORY FLASH ETH PHY DISPLAY SERDES OP TEMPERATURE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte x GByte x GByte x GByte x GByte x GByte LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP No No No No No C C C C C C C C C C ARTICLE PART NO DESCRIPTION SMARC EVALUATION CARRIER SMARC Evaluation Carrier SMARC modules according SMARC standard without SMARC module COOLING ARTICLE PART NO DESCRIPTION HSP SMARCsXEL HSP SMARCsXEL E SMARC PASSIVE UNI COOLER WO HSP Heatspreader SMARCsXEL XXXXXXXX Heatspreader SMARCsXEL XXXXXXXX SMARC Passive Uni Cooler ACCESSORIES ARTICLE PART NO DESCRIPTION SMARC MOUNTING KIT Mounting Kit SMARC modules e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W L E X C R A M S e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron N J R R R</td>\n",
       "      <td>885</td>\n",
       "      <td>SMARCsXEL E</td>\n",
       "      <td>82 x 50 mm</td>\n",
       "      <td>SMARC module</td>\n",
       "      <td>Intel Atom, Pentium, Celeron series</td>\n",
       "      <td>Up to 4 cores</td>\n",
       "      <td>Up to 3.0 GHz</td>\n",
       "      <td>Up to 8 GByte LPDDR4 memory with in-band ECC support</td>\n",
       "      <td>5V wide-range input</td>\n",
       "      <td>4x USB, 2x USB 2.0, 2x SATA, 2x LAN, PCIe, HDMI, DP, LVDS, eDP, serial interfaces, HD Audio, I2S, I2C, SPI, GPIOs</td>\n",
       "      <td>Industrial temperature grade versions available, passive cooling options</td>\n",
       "      <td>TSN support, Trusted Platform Module (TPM), Industrial Temperature Grade versions</td>\n",
       "      <td>Single Board Computers</td>\n",
       "      <td>Supports Intel Atom, Pentium, Celeron processors, up to 8 GByte LPDDR4 memory, multiple I/O interfaces, industrial temperature range, TPM, TSN support</td>\n",
       "      <td>Kontron</td>\n",
       "      <td>Kontron Europe GmbH, Gutenbergstraße, Ismaning, Germany</td>\n",
       "      <td>The SMARCsXEL E is a SMARC module featuring the latest generation Intel Atom, Pentium, and Celeron processors, designed for industrial applications with support for in-band ECC memory, multiple I/O interfaces, and industrial temperature ranges.</td>\n",
       "      <td>SMARCsXEL E is a high-performance SMARC module with Intel Atom, Pentium, and Celeron processors, offering robust industrial features and extensive I/O support.</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       raw_data  raw_length         name        size          form                            processor           core      frequency                                                memory              voltage                                                                                                                 io                                                                   thermal                                                                            feature                    type                                                                                                                                           specification manufacturer                                                 location                                                                                                                                                                                                                                           description                                                                                                                                                          summary\n",
       "0  51017-0832-R2-4  SMARCsXEL E Latest Generation Intel Atom Pentium Celeron Processor Series Up GByte LPDDR memory inband ECC support x USB x USB x SATA eMMC onboard x LAN onmodule optional via SERDES TSN support Industrial grade temperature TECHNICAL INFORMATION COMPLIANCE SMARC module DIMENSIONS H X W X D x mm CPU CHIPSET MAIN MEMORY Intel Atom Pentium Celeron series For details see table CPU Variants given Up GByte LPDDR memory inband ECC support GRAPHICS CONTROLLER Intel UHD Gfx Gen ETHERNET STORAGE Up x Gbit LAN x GBE x optional SGMII via SERDES x SATA Gb FLASH ONBOARD GByte eMMC MLC PCI EXPRESS PANEL SIGNAL USB SERIAL OTHERS FEATURES SPECIAL FEATURES FEATURES ON REQUEST x PCIe x x HDMI request DP x DP x LVDS dual channel request eDP x USB incl USB x USB alternatively USB OTG x serial interfaces x RX TX HD Audio IS x IC x SPI x GPIOs Trusted Platform Module TPM Industrial Temperature Grade versions x PCI vs x PCIe x SERDES eMMC GByte pSLC RAM GByte GByte LPDDR BIOS AMI Aptio V OPERATING SYSTEM Windows Enterprise Windows IoT Linux POWER SUPPLY TEMPERATURE V widerange input SMARCsXEL Commercial temperature C C operating C C nonoperating SMARCsXEL E Industrial temperature C C operating C C nonoperating HUMIDITY relative Humidity C noncondensing according IEC wwwkontroncom CPU VARIANTS BRAND PROCESSOR NUMBER TDP CORES THREADS CACHE BASE FREQ MAX TURBO FREQ GRAPHICS GEN ECC PREMIUM IO FUNC TIONAL SAFETY CERTIFIED USE CONDI TION Intel Celeron Processor Intel Pentium Processor Intel Celeron Processor Intel Pentium Processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor Intel Atom processor J W J W N W N W xE W xE W xE W xRE W xRE W xRE W MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU Intel PSE PC Client MByte GHz GHz EU MByte GHz GHz EU MByte GHz GHz EU MByte GHz na EU MByte GHz na EU MByte GHz na EU Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Yes In Band Intel PSE Intel PSE Intel PSE Intel PSE Intel TCC Intel PSE Intel TCC Intel PSE Intel TCC Embedded Embedded Embedded Industrial Industrial Industrial BLOCK DIAGRAM Level shifter DP eDPLVDS eDPMIPIDSI DP DDI HDMI DDI LVDS CPU FAN USB USB HWM USB USB Intel Gen iGFX Intel AtomEmbedded ElkhardLake Intel AtomIndustrial ElkhardLake LPDDR memory GB IBECC USB Host USB Host OTG Intel Celeron ElkhardLake eSPI TPM GPIO UART Ctrl Mgmt IC eMMC eMMC GB GI GI Opt SGMII PCIe MDIO PCIe optional SGMII PHY SATA CAN SDIO IS SPI HDA SPI SER SMB EEPROM PWM FAN IC IC eSPIIC Watchdog GPIO Buffer UART Embedded Controller CPLD EPM newer generation Power sequencing SPI BIOS Flash TPM SLB PHY ETH HWM ETH LID Sleep PwrCtrl SysMgmt x GPIO SER SER T A B V C C V SMARC pinout connector Standard component Connector Option wwwkontroncom VARIANTS PART NO J N R R R CPU J N xRE xRE xRE CARRIER MEMORY FLASH ETH PHY DISPLAY SERDES OP TEMPERATURE GByte GByte GByte GByte GByte GByte GByte GByte GByte GByte x GByte x GByte x GByte x GByte x GByte LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP LVDS HDMI DP No No No No No C C C C C C C C C C ARTICLE PART NO DESCRIPTION SMARC EVALUATION CARRIER SMARC Evaluation Carrier SMARC modules according SMARC standard without SMARC module COOLING ARTICLE PART NO DESCRIPTION HSP SMARCsXEL HSP SMARCsXEL E SMARC PASSIVE UNI COOLER WO HSP Heatspreader SMARCsXEL XXXXXXXX Heatspreader SMARCsXEL XXXXXXXX SMARC Passive Uni Cooler ACCESSORIES ARTICLE PART NO DESCRIPTION SMARC MOUNTING KIT Mounting Kit SMARC modules e z n g c e r e r n r e n w e v c e p e r r e h f r e p r p e h e r k r e r e r e g e r r k r e r r e h l l n g l n r n K e h n n r n K e c r u c c n r f e u l b n p e r n r e v e w h e r u c c e b e v e l e b n e k c e h c l l u f e r c n e e b h n r f n I e p r u p l g e l r f e e n r u g n n l n e p r u p n r f n r f l l A e v r e e r h g r l l A n r n K h g r p C H M W L E X C R A M S e c n u h w e g n h c j c e b u e r n c fi c e p S GLOBAL HEADQUARTERSKontron Europe GmbHGutenbergstrae Ismaning GermanyTel Fax infokontroncomwwwkontroncom Mouser Electronics Authorized Distributor Click View Pricing Inventory Delivery Lifecycle Information Kontron N J R R R         885  SMARCsXEL E  82 x 50 mm  SMARC module  Intel Atom, Pentium, Celeron series  Up to 4 cores  Up to 3.0 GHz  Up to 8 GByte LPDDR4 memory with in-band ECC support  5V wide-range input  4x USB, 2x USB 2.0, 2x SATA, 2x LAN, PCIe, HDMI, DP, LVDS, eDP, serial interfaces, HD Audio, I2S, I2C, SPI, GPIOs  Industrial temperature grade versions available, passive cooling options  TSN support, Trusted Platform Module (TPM), Industrial Temperature Grade versions  Single Board Computers  Supports Intel Atom, Pentium, Celeron processors, up to 8 GByte LPDDR4 memory, multiple I/O interfaces, industrial temperature range, TPM, TSN support      Kontron  Kontron Europe GmbH, Gutenbergstraße, Ismaning, Germany  The SMARCsXEL E is a SMARC module featuring the latest generation Intel Atom, Pentium, and Celeron processors, designed for industrial applications with support for in-band ECC memory, multiple I/O interfaces, and industrial temperature ranges.  SMARCsXEL E is a high-performance SMARC module with Intel Atom, Pentium, and Celeron processors, offering robust industrial features and extensive I/O support."
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "products = products.merge(extracted_data_df, on=\"id\", how=\"left\")\n",
    "products.head(1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "products.to_csv(\"data/clean_products.csv\", index=False)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
