VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob021_mux256to1v_test.sv:20: $finish called at 10000 (1ps)
Hint: Output 'out' has no mismatches.
Hint: Total mismatched samples is 0 out of 2000 samples

Simulation finished at 10000 ps
Mismatches: 0 in 2000 samples
