12:56:10 INFO  : Registering command handlers for Vitis TCF services
12:56:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:56:12 INFO  : Platform repository initialization has completed.
12:56:13 INFO  : XSCT server has started successfully.
12:56:13 INFO  : Successfully done setting XSCT server connection channel  
12:56:15 INFO  : plnx-install-location is set to ''
12:56:15 INFO  : Successfully done setting workspace for the tool. 
12:56:15 INFO  : Successfully done query RDI_DATADIR 
12:56:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:56:38 INFO  : Registering command handlers for Vitis TCF services
12:56:40 INFO  : XSCT server has started successfully.
12:56:40 INFO  : Successfully done setting XSCT server connection channel  
12:56:40 INFO  : plnx-install-location is set to ''
12:56:40 INFO  : Successfully done query RDI_DATADIR 
12:56:40 INFO  : Successfully done setting workspace for the tool. 
12:56:40 INFO  : Platform repository initialization has completed.
12:57:29 INFO  : Platform 'pr_led' is added to custom repositories.
12:58:52 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
12:58:52 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
12:58:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:59:34 INFO  : Result from executing command 'getProjects': pr_led;simple_axis_dma_hw
12:59:34 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm;simple_axis_dma_hw|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/simple_axis_dma_hw.xpfm
13:00:41 INFO  : Checking for BSP changes to sync application flags for project 'simple_axis_dma_sw'...
13:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:32 INFO  : 'jtag frequency' command is executed.
13:01:32 INFO  : Context for 'APU' is selected.
13:01:32 INFO  : System reset is completed.
13:01:35 INFO  : 'after 3000' command is executed.
13:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:01:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:01:38 INFO  : Context for 'APU' is selected.
13:01:38 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa'.
13:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:38 INFO  : Context for 'APU' is selected.
13:01:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:01:38 INFO  : 'ps7_init' command is executed.
13:01:38 INFO  : 'ps7_post_config' command is executed.
13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_sw/Debug/simple_axis_dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : 'con' command is executed.
13:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_simple_axis_dma_sw_system_standalone.tcl'
13:02:15 INFO  : Disconnected from the channel tcfchan#3.
