#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10cfda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10c30c0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x10c8ab0 .functor NOT 1, L_0x1109ca0, C4<0>, C4<0>, C4<0>;
L_0x1109970 .functor XOR 1, L_0x11097b0, L_0x1109850, C4<0>, C4<0>;
L_0x1109be0 .functor XOR 1, L_0x1109970, L_0x1109a80, C4<0>, C4<0>;
v0x1108090_0 .net "L", 0 0, v0x10c9ba0_0;  1 drivers
v0x11081e0_0 .net "Q_dut", 0 0, v0x1107500_0;  1 drivers
v0x11082a0_0 .net "Q_ref", 0 0, v0x10d13b0_0;  1 drivers
v0x1108370_0 .net *"_ivl_10", 0 0, L_0x1109a80;  1 drivers
v0x1108410_0 .net *"_ivl_12", 0 0, L_0x1109be0;  1 drivers
v0x11084b0_0 .net *"_ivl_2", 0 0, L_0x11096c0;  1 drivers
v0x1108590_0 .net *"_ivl_4", 0 0, L_0x11097b0;  1 drivers
v0x1108670_0 .net *"_ivl_6", 0 0, L_0x1109850;  1 drivers
v0x1108750_0 .net *"_ivl_8", 0 0, L_0x1109970;  1 drivers
v0x11088c0_0 .var "clk", 0 0;
v0x1108960_0 .net "q_in", 0 0, v0x1105c20_0;  1 drivers
v0x1108a90_0 .net "r_in", 0 0, v0x1105cf0_0;  1 drivers
v0x1108b30_0 .var/2u "stats1", 159 0;
v0x1108c10_0 .var/2u "strobe", 0 0;
v0x1108cd0_0 .net "tb_match", 0 0, L_0x1109ca0;  1 drivers
v0x1108d90_0 .net "tb_mismatch", 0 0, L_0x10c8ab0;  1 drivers
L_0x11096c0 .concat [ 1 0 0 0], v0x10d13b0_0;
L_0x11097b0 .concat [ 1 0 0 0], v0x10d13b0_0;
L_0x1109850 .concat [ 1 0 0 0], v0x1107500_0;
L_0x1109a80 .concat [ 1 0 0 0], v0x10d13b0_0;
L_0x1109ca0 .cmp/eeq 1, L_0x11096c0, L_0x1109be0;
S_0x10c7250 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x10c30c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x10d1310_0 .net "L", 0 0, v0x10c9ba0_0;  alias, 1 drivers
v0x10d13b0_0 .var "Q", 0 0;
v0x10cd580_0 .net "clk", 0 0, v0x11088c0_0;  1 drivers
v0x10cb080_0 .net "q_in", 0 0, v0x1105c20_0;  alias, 1 drivers
v0x10ca4c0_0 .net "r_in", 0 0, v0x1105cf0_0;  alias, 1 drivers
E_0x10ac250 .event posedge, v0x10cd580_0;
S_0x11059e0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x10c30c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x10c9ba0_0 .var "L", 0 0;
v0x10c8b80_0 .net "clk", 0 0, v0x11088c0_0;  alias, 1 drivers
v0x1105c20_0 .var "q_in", 0 0;
v0x1105cf0_0 .var "r_in", 0 0;
E_0x10ae6b0/0 .event negedge, v0x10cd580_0;
E_0x10ae6b0/1 .event posedge, v0x10cd580_0;
E_0x10ae6b0 .event/or E_0x10ae6b0/0, E_0x10ae6b0/1;
S_0x1105df0 .scope module, "top_module1" "top_module" 3 88, 4 26 0, S_0x10c30c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x10dde00 .functor BUFZ 1, v0x1105cf0_0, C4<0>, C4<0>, C4<0>;
L_0x10d1110 .functor BUFZ 1, v0x1105cf0_0, C4<0>, C4<0>, C4<0>;
v0x1107460_0 .net "L", 0 0, v0x10c9ba0_0;  alias, 1 drivers
v0x1107500_0 .var "Q", 0 0;
v0x11075c0_0 .net *"_ivl_12", 0 0, L_0x11091a0;  1 drivers
v0x11076b0_0 .net *"_ivl_14", 0 0, L_0x1109330;  1 drivers
v0x1107790_0 .net *"_ivl_22", 0 0, L_0x10dde00;  1 drivers
v0x11078c0_0 .net *"_ivl_27", 0 0, L_0x10d1110;  1 drivers
v0x11079a0_0 .net "clk", 0 0, v0x11088c0_0;  alias, 1 drivers
v0x1107a40_0 .net "q", 2 0, L_0x1109070;  1 drivers
v0x1107b20_0 .net "q_in", 0 0, v0x1105c20_0;  alias, 1 drivers
v0x1107c50_0 .net "r", 2 0, L_0x11095a0;  1 drivers
v0x1107d30_0 .net "r_in", 0 0, v0x1105cf0_0;  alias, 1 drivers
L_0x1108ea0 .part L_0x1109070, 1, 1;
L_0x1108fa0 .part L_0x1109070, 2, 1;
L_0x1109070 .concat8 [ 1 1 1 0], v0x11063a0_0, v0x1106870_0, v0x1106d00_0;
L_0x11091a0 .part L_0x1109070, 1, 1;
L_0x1109330 .part L_0x1109070, 2, 1;
L_0x1109400 .concat [ 1 1 0 0], L_0x1109330, L_0x11091a0;
L_0x11095a0 .concat8 [ 1 1 1 0], v0x1107360_0, L_0x10dde00, L_0x10d1110;
S_0x11060b0 .scope module, "ff1" "flipflop" 4 37, 4 1 0, S_0x1105df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1106290_0 .net "D", 0 0, v0x1105c20_0;  alias, 1 drivers
v0x11063a0_0 .var "Q", 0 0;
v0x1106460_0 .net "clk", 0 0, v0x11088c0_0;  alias, 1 drivers
S_0x11065b0 .scope module, "ff2" "flipflop" 4 38, 4 1 0, S_0x1105df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1106790_0 .net "D", 0 0, L_0x1108ea0;  1 drivers
v0x1106870_0 .var "Q", 0 0;
v0x1106930_0 .net "clk", 0 0, v0x11088c0_0;  alias, 1 drivers
S_0x1106a30 .scope module, "ff3" "flipflop" 4 39, 4 1 0, S_0x1105df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1106c40_0 .net "D", 0 0, L_0x1108fa0;  1 drivers
v0x1106d00_0 .var "Q", 0 0;
v0x1106dc0_0 .net "clk", 0 0, v0x11088c0_0;  alias, 1 drivers
S_0x1106f80 .scope module, "mux" "mux2to1" 4 41, 4 12 0, S_0x1105df0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v0x1107150_0 .net "A", 1 0, L_0x1109400;  1 drivers
v0x1107250_0 .net "S", 0 0, v0x10c9ba0_0;  alias, 1 drivers
v0x1107360_0 .var "Y", 0 0;
E_0x10ac0d0 .event anyedge, v0x10d1310_0, v0x1107150_0;
S_0x1107e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x10c30c0;
 .timescale -12 -12;
E_0x10bf9f0 .event anyedge, v0x1108c10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1108c10_0;
    %nor/r;
    %assign/vec4 v0x1108c10_0, 0;
    %wait E_0x10bf9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11059e0;
T_1 ;
    %wait E_0x10ae6b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1105c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1105cf0_0, 0;
    %assign/vec4 v0x10c9ba0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11059e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10ac250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x10c7250;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d13b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x10c7250;
T_4 ;
    %wait E_0x10ac250;
    %load/vec4 v0x10d1310_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x10ca4c0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x10cb080_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x10d13b0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11060b0;
T_5 ;
    %wait E_0x10ac250;
    %load/vec4 v0x1106290_0;
    %assign/vec4 v0x11063a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11065b0;
T_6 ;
    %wait E_0x10ac250;
    %load/vec4 v0x1106790_0;
    %assign/vec4 v0x1106870_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1106a30;
T_7 ;
    %wait E_0x10ac250;
    %load/vec4 v0x1106c40_0;
    %assign/vec4 v0x1106d00_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1106f80;
T_8 ;
    %wait E_0x10ac0d0;
    %load/vec4 v0x1107250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x1107150_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x1107360_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x1107150_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x1107360_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1105df0;
T_9 ;
    %wait E_0x10ac250;
    %load/vec4 v0x1107460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1107c50_0;
    %pad/u 1;
    %assign/vec4 v0x1107500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1107a40_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1107a40_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x1107a40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1107a40_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x1107500_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10c30c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11088c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1108c10_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x10c30c0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x11088c0_0;
    %inv;
    %store/vec4 v0x11088c0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x10c30c0;
T_12 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10c8b80_0, v0x1108d90_0, v0x11088c0_0, v0x1108090_0, v0x1108960_0, v0x1108a90_0, v0x11082a0_0, v0x11081e0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x10c30c0;
T_13 ;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x10c30c0;
T_14 ;
    %wait E_0x10ae6b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1108b30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1108b30_0, 4, 32;
    %load/vec4 v0x1108cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1108b30_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1108b30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1108b30_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x11082a0_0;
    %load/vec4 v0x11082a0_0;
    %load/vec4 v0x11081e0_0;
    %xor;
    %load/vec4 v0x11082a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1108b30_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1108b30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1108b30_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/mt2015_muxdff/iter0/response4/top_module.sv";
