{
    "DESIGN_NAME": "cekirdek_ramsiz",
    "VERILOG_FILES": "dir::src/*.v*",
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "SYNTH_STRATEGY": "AREA 0",
    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    "RT_MAX_LAYER": "met4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "ROUTING_CORES": 9,
    "KLAYOUT_XOR_THREADS": 9,
    "PL_RESIZER_MAX_CAP_MARGIN": 85,
    "GLB_RESIZER_MAX_CAP_MARGIN": 85,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 80,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 75,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 75,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "CELL_PAD": 1,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 850 2100",
    "PL_TARGET_DENSITY": 0.35,

    "SYNTH_READ_BLACKBOX_LIB": 1,

    "SYNTH_NO_FLAT": 0,
    "RUN_LVS": false,
    "RUN_MAGIC_DRC": false,
    "RUN_KLAYOUT_XOR": false,
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "MAGIC_GENERATE_MAGLEF": false
}