<stg><name>logsch</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1 %nbh_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbh

]]></Node>
<StgValue><ssdm name="nbh_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %ih_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ih

]]></Node>
<StgValue><ssdm name="ih_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="23" op_0_bw="15">
<![CDATA[
entry:3 %zext_ln620 = zext i15 %nbh_read

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:4 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="22">
<![CDATA[
entry:5 %zext_ln620_1 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln620_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:6 %sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620

]]></Node>
<StgValue><ssdm name="sub_ln620"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="16">
<![CDATA[
entry:8 %sext_ln618 = sext i16 %wd

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
entry:9 %tmp = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %ih_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="11">
<![CDATA[
entry:10 %sext_ln621 = sext i11 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:11 %add_ln621 = add i17 %sext_ln621, i17 %sext_ln618

]]></Node>
<StgValue><ssdm name="add_ln621"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="17">
<![CDATA[
entry:12 %sext_ln622 = sext i17 %add_ln621

]]></Node>
<StgValue><ssdm name="sext_ln622"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln622, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry:14 %select_ln622 = select i1 %tmp_4, i17 0, i17 %add_ln621

]]></Node>
<StgValue><ssdm name="select_ln622"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="17">
<![CDATA[
entry:15 %trunc_ln624 = trunc i17 %select_ln622

]]></Node>
<StgValue><ssdm name="trunc_ln624"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:16 %icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:17 %select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln624

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="15">
<![CDATA[
entry:18 %ret_ln627 = ret i15 %select_ln624

]]></Node>
<StgValue><ssdm name="ret_ln627"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
