// Seed: 2407653413
module module_0 (
    input supply1 id_0,
    output wand id_1
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    output logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    output wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply0 id_12
);
  always @(posedge 1'b0) begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_11,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
