#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct 23 12:19:33 2024
# Process ID: 63411
# Current directory: /home/madsr2d2/DTU/dds/as2/as2_task1
# Command line: vivado
# Log file: /home/madsr2d2/DTU/dds/as2/as2_task1/vivado.log
# Journal file: /home/madsr2d2/DTU/dds/as2/as2_task1/vivado.jou
# Running On        :madsr2d2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency     :4794.455 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33245 MB
# Swap memory       :2147 MB
# Total Virtual     :35393 MB
# Available Virtual :32939 MB
#-----------------------------------------------------------
start_gui
open_project /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/bd/design_1/design_1.bd
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_buffer_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
add_files -norecurse /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_buffer_2.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_buffer_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ram_buffer_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
launch_simulation
set_property file_type {VHDL 2008} [get_files  /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sim_1/new/tb_ram_buffer_2.vhd]
launch_simulation
source tb_ram_buffer_2.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_ram_buffer_2/uut/ram_rotation_index}} 
current_wave_config {Untitled 1}
add_wave {{/tb_ram_buffer_2/uut/ram_we_a}} {{/tb_ram_buffer_2/uut/ram_we_b}} 
current_wave_config {Untitled 1}
add_wave {{/tb_ram_buffer_2/uut/next_state}} 
current_wave_config {Untitled 1}
add_wave {{/tb_ram_buffer_2/uut/ram_addr_a}} {{/tb_ram_buffer_2/uut/ram_addr_b}} 
relaunch_sim
run 50000 us
current_wave_config {Untitled 1}
add_wave {{/tb_ram_buffer_2/uut/pixel_index}} 
relaunch_sim
run 50000 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property file_type {VHDL 2008} [get_files  /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/ram_buffer_2.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_buffer_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_buffer_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ram_buffer_1.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_sobel_acc_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_sobel_acc_1.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/previous_din_a}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/current_din_a_internal}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/previous_din_a_internal}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/next_din_a_internal}} 
relaunch_sim
run 50000 us
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/state}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/ram_rotation_index}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/buffer_addr}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/internal_addr}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/pixel_index}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/line_index}} 
relaunch_sim
run 50000 us
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/previous_din_a}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/next_din_a}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/current_din_a}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/next_din_a}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/sobel_out_0}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/sobel_out_1}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/sobel_out_2}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/sobel_out_3}} 
relaunch_sim
run 50000 us
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/current_dout_b}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/previous_dout_b}} 
current_wave_config {Untitled 3}
add_wave {{/tb_sobel_acc_1/uut/next_dout_b}} 
relaunch_sim
run 50000 us
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source tb_sobel_acc_1.tcl
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/previous_din_a}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/current_din_a}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/next_din_a}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/pixel_index}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/state}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/ram_rotation_index}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/previous_dout_b}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/current_dout_b}} 
current_wave_config {Untitled 4}
add_wave {{/tb_sobel_acc_1/uut/next_dout_b}} 
relaunch_sim
run 50000 us
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source tb_sobel_acc_1.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_sobel_acc_1/uut/previous_dout_b_internal}} {{/tb_sobel_acc_1/uut/current_dout_b_internal}} {{/tb_sobel_acc_1/uut/next_dout_b_internal}} 
relaunch_sim
run 50000 us
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source tb_sobel_acc_1.tcl
current_wave_config {Untitled 6}
add_wave {{/tb_sobel_acc_1/uut/ram_previous/mem}} 
current_wave_config {Untitled 6}
add_wave {{/tb_sobel_acc_1/uut/ram_current}} 
