Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct 13 17:47:22 2025
| Host         : TUF15 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/fmm_reduce_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                                  Instance                                                  |                                                      Module                                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                                               |                                                                                                            (top) |      11317 |      10942 |       0 |  375 | 11530 |    128 |      1 |         39 |
|   bd_0_i                                                                                                   |                                                                                                             bd_0 |      11317 |      10942 |       0 |  375 | 11530 |    128 |      1 |         39 |
|     hls_inst                                                                                               |                                                                                                  bd_0_hls_inst_0 |      11317 |      10942 |       0 |  375 | 11530 |    128 |      1 |         39 |
|       inst                                                                                                 |                                                                                bd_0_hls_inst_0_fmm_reduce_kernel |      11317 |      10942 |       0 |  375 | 11530 |    128 |      1 |         39 |
|         rows_c_U                                                                                           |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S_3 |         23 |         23 |       0 |    0 |    70 |      0 |      0 |          0 |
|           U_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg                                                       |                                                         bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg |         17 |         17 |       0 |    0 |    64 |      0 |      0 |          0 |
|         Block_entry_proc_1_U0                                                                              |                                                             bd_0_hls_inst_0_fmm_reduce_kernel_Block_entry_proc_1 |        118 |        118 |       0 |    0 |    38 |      0 |      0 |          4 |
|           mul_32s_32s_64_1_1_U11                                                                           |                                                             bd_0_hls_inst_0_fmm_reduce_kernel_mul_32s_32s_64_1_1 |         92 |         92 |       0 |    0 |     0 |      0 |      0 |          2 |
|         Block_entry_proc_U0                                                                                |                                                               bd_0_hls_inst_0_fmm_reduce_kernel_Block_entry_proc |       8754 |       8739 |       0 |   15 |  8004 |    128 |      0 |         35 |
|           (Block_entry_proc_U0)                                                                            |                                                               bd_0_hls_inst_0_fmm_reduce_kernel_Block_entry_proc |         13 |         13 |       0 |    0 |   467 |      0 |      0 |          0 |
|           M_e_U                                                                                            |                                             bd_0_hls_inst_0_fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W |        516 |        516 |       0 |    0 |     3 |    128 |      0 |          0 |
|           grp_greedy_potential_reduce_with_debug_fu_198                                                    |                                             bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug |       7254 |       7254 |       0 |    0 |  6672 |      0 |      0 |         19 |
|             (grp_greedy_potential_reduce_with_debug_fu_198)                                                |                                             bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug |       2588 |       2588 |       0 |    0 |  3929 |      0 |      0 |          2 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111_fu_1055     | bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111 |        346 |        346 |       0 |    0 |   196 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111_fu_1055) | bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111 |        214 |        214 |       0 |    0 |   194 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_43 |        133 |        133 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895        |   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1 |        405 |        405 |       0 |    0 |   196 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895)    |   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1 |        213 |        213 |       0 |    0 |   194 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_42 |        192 |        192 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13_fu_915                       |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13 |        213 |        213 |       0 |    0 |    66 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13_fu_915)                   |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13 |        100 |        100 |       0 |    0 |    64 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_41 |        113 |        113 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14_fu_979                       |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14 |        193 |        193 |       0 |    0 |   117 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14_fu_979)                   |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14 |         94 |         94 |       0 |    0 |   115 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_40 |         99 |         99 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1_fu_904                        |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1 |        488 |        488 |       0 |    0 |   149 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1_fu_904)                    |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1 |        379 |        379 |       0 |    0 |   147 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_39 |        109 |        109 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110_fu_1043                     |                 bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 |        364 |        364 |       0 |    0 |   184 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110_fu_1043)                 |                 bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 |         68 |         68 |       0 |    0 |   182 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_38 |        296 |        296 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15_fu_989                       |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15 |        188 |        188 |       0 |    0 |   183 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15_fu_989)                   |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15 |         80 |         80 |       0 |    0 |   181 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_37 |        108 |        108 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925                        |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1 |        265 |        265 |       0 |    0 |   142 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925)                    |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1 |        129 |        129 |       0 |    0 |   140 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_36 |        136 |        136 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17_fu_1012                      |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17 |        224 |        224 |       0 |    0 |   130 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17_fu_1012)                  |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17 |        127 |        127 |       0 |    0 |   128 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_35 |         98 |         98 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1_fu_948                        |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1 |        269 |        269 |       0 |    0 |   130 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1_fu_948)                    |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1 |        185 |        185 |       0 |    0 |   128 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_34 |         85 |         85 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28_fu_1021                      |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28 |        119 |        119 |       0 |    0 |   168 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28_fu_1021)                  |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28 |         19 |         19 |       0 |    0 |   166 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_33 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2_fu_957                        |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2 |        119 |        119 |       0 |    0 |   168 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2_fu_957)                    |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2 |         19 |         19 |       0 |    0 |   166 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_32 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032                      |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39 |        294 |        294 |       0 |    0 |   151 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032)                  |                  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39 |        188 |        188 |       0 |    0 |   149 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_31 |        107 |        107 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968                        |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3 |        223 |        223 |       0 |    0 |   151 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968)                    |                   bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3 |        119 |        119 |       0 |    0 |   149 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                                     |                                      bd_0_hls_inst_0_fmm_reduce_kernel_flow_control_loop_pipe_sequential_init_30 |        105 |        105 |       0 |    0 |     2 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16_fu_999      | bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 |        367 |        367 |       0 |    0 |   272 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16_fu_999)  | bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 |        321 |        321 |       0 |    0 |   270 |      0 |      0 |          0 |
|             grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1_fu_935       |  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1 |        339 |        339 |       0 |    0 |   272 |      0 |      0 |          0 |
|               (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1_fu_935)   |  bd_0_hls_inst_0_fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1 |        292 |        292 |       0 |    0 |   270 |      0 |      0 |          0 |
|             mul_31ns_31ns_62_1_1_U127                                                                      |                                                        bd_0_hls_inst_0_fmm_reduce_kernel_mul_31ns_31ns_62_1_1_27 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |          2 |
|             mul_64ns_31ns_95_3_1_U130                                                                      |                                                           bd_0_hls_inst_0_fmm_reduce_kernel_mul_64ns_31ns_95_3_1 |        127 |        127 |       0 |    0 |    68 |      0 |      0 |          8 |
|           grp_load_matrix_from_dram_safe_fu_174                                                            |                                                     bd_0_hls_inst_0_fmm_reduce_kernel_load_matrix_from_dram_safe |        475 |        462 |       0 |   13 |   471 |      0 |      0 |          8 |
|             mul_31ns_31ns_62_1_1_U28                                                                       |                                                        bd_0_hls_inst_0_fmm_reduce_kernel_mul_31ns_31ns_62_1_1_23 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |          2 |
|             grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72                  |            bd_0_hls_inst_0_fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 |         64 |         64 |       0 |    0 |    56 |      0 |      0 |          0 |
|               (grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72)              |            bd_0_hls_inst_0_fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 |         55 |         55 |       0 |    0 |    54 |      0 |      0 |          0 |
|             grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78                  |            bd_0_hls_inst_0_fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4 |        302 |        289 |       0 |   13 |   375 |      0 |      0 |          4 |
|               (grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78)              |            bd_0_hls_inst_0_fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4 |        192 |        179 |       0 |   13 |   373 |      0 |      0 |          2 |
|               mul_32s_31ns_62_1_1_U20                                                                      |                                                         bd_0_hls_inst_0_fmm_reduce_kernel_mul_32s_31ns_62_1_1_25 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |          2 |
|           grp_store_matrix_to_dram_safe_fu_218                                                             |                                                      bd_0_hls_inst_0_fmm_reduce_kernel_store_matrix_to_dram_safe |        501 |        499 |       0 |    2 |   391 |      0 |      0 |          8 |
|             mul_31ns_31ns_62_1_1_U151                                                                      |                                                           bd_0_hls_inst_0_fmm_reduce_kernel_mul_31ns_31ns_62_1_1 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |          2 |
|             grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40                   |             bd_0_hls_inst_0_fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |        394 |        392 |       0 |    2 |   352 |      0 |      0 |          4 |
|               (grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40)               |             bd_0_hls_inst_0_fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |        286 |        284 |       0 |    2 |   350 |      0 |      0 |          2 |
|               mul_32s_31ns_62_1_1_U144                                                                     |                                                            bd_0_hls_inst_0_fmm_reduce_kernel_mul_32s_31ns_62_1_1 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |          2 |
|         cols_c_U                                                                                           |                                                                  bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S |         24 |         24 |       0 |    0 |    70 |      0 |      0 |          0 |
|           U_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg                                                       |                                                      bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg_22 |         18 |         18 |       0 |    0 |    64 |      0 |      0 |          0 |
|         control_r_s_axi_U                                                                                  |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_control_r_s_axi |        109 |        109 |       0 |    0 |   169 |      0 |      0 |          0 |
|         control_s_axi_U                                                                                    |                                                                  bd_0_hls_inst_0_fmm_reduce_kernel_control_s_axi |        258 |        258 |       0 |    0 |   278 |      0 |      0 |          0 |
|         debug_capacity_c_U                                                                                 |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S_0 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |          0 |
|           U_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg                                                       |                                                      bd_0_hls_inst_0_fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg_21 |         33 |         33 |       0 |    0 |    64 |      0 |      0 |          0 |
|         gmem2_m_axi_U                                                                                      |                                                                    bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi |        677 |        570 |       0 |  107 |  1015 |      0 |      0 |          0 |
|           bus_write                                                                                        |                                                              bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_write |        468 |        435 |       0 |   33 |   759 |      0 |      0 |          0 |
|             wreq_burst_conv                                                                                |                                                    bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_burst_converter |        290 |        290 |       0 |    0 |   460 |      0 |      0 |          0 |
|               burst_sequential                                                                             |                                                   bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_burst_sequential |        290 |        290 |       0 |    0 |   460 |      0 |      0 |          0 |
|                 (burst_sequential)                                                                         |                                                   bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_burst_sequential |        176 |        176 |       0 |    0 |   327 |      0 |      0 |          0 |
|                 rs_req                                                                                     |                                                          bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_reg_slice |        114 |        114 |       0 |    0 |   133 |      0 |      0 |          0 |
|             wreq_throttle                                                                                  |                                                           bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_throttle |        152 |        120 |       0 |   32 |   276 |      0 |      0 |          0 |
|               rs_req                                                                                       |                                          bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_reg_slice__parameterized1 |         74 |         74 |       0 |    0 |   137 |      0 |      0 |          0 |
|               fifo_burst_gen[0].fifo_req                                                                   |                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized4 |         52 |         20 |       0 |   32 |    79 |      0 |      0 |          0 |
|                 U_fifo_srl                                                                                 |                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_srl__parameterized4 |         33 |          1 |       0 |   32 |    62 |      0 |      0 |          0 |
|           store_unit_0                                                                                     |                                                              bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_store |        209 |        135 |       0 |   74 |   256 |      0 |      0 |          0 |
|             (store_unit_0)                                                                                 |                                                              bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |          0 |
|             buff_wdata                                                                                     |                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized1 |         78 |         42 |       0 |   36 |    56 |      0 |      0 |          0 |
|             fifo_wreq                                                                                      |                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_fifo__parameterized0 |         50 |         17 |       0 |   33 |    74 |      0 |      0 |          0 |
|               U_fifo_srl                                                                                   |                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem2_m_axi_srl__parameterized0 |         38 |          5 |       0 |   33 |    63 |      0 |      0 |          0 |
|         gmem_m_axi_U                                                                                       |                                                                     bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi |       1142 |       1002 |       0 |  140 |  1762 |      0 |      1 |          0 |
|           bus_read                                                                                         |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_read |        370 |        370 |       0 |    0 |   562 |      0 |      0 |          0 |
|             rreq_burst_conv                                                                                |                                                  bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_converter_15 |        293 |        293 |       0 |    0 |   460 |      0 |      0 |          0 |
|               burst_sequential                                                                             |                                                 bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_sequential_16 |        293 |        293 |       0 |    0 |   460 |      0 |      0 |          0 |
|                 (burst_sequential)                                                                         |                                                 bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_sequential_16 |        178 |        178 |       0 |    0 |   327 |      0 |      0 |          0 |
|                 rs_req                                                                                     |                                                        bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_reg_slice_17 |        115 |        115 |       0 |    0 |   133 |      0 |      0 |          0 |
|             rs_rdata                                                                                       |                                           bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized3 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |          0 |
|           bus_write                                                                                        |                                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_write |        471 |        438 |       0 |   33 |   759 |      0 |      0 |          0 |
|             wreq_burst_conv                                                                                |                                                     bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_converter |        293 |        293 |       0 |    0 |   460 |      0 |      0 |          0 |
|               burst_sequential                                                                             |                                                    bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_sequential |        293 |        293 |       0 |    0 |   460 |      0 |      0 |          0 |
|                 (burst_sequential)                                                                         |                                                    bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_burst_sequential |        177 |        177 |       0 |    0 |   327 |      0 |      0 |          0 |
|                 rs_req                                                                                     |                                                           bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_reg_slice |        116 |        116 |       0 |    0 |   133 |      0 |      0 |          0 |
|             wreq_throttle                                                                                  |                                                            bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_throttle |        152 |        120 |       0 |   32 |   276 |      0 |      0 |          0 |
|               rs_req                                                                                       |                                           bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_reg_slice__parameterized1 |         74 |         74 |       0 |    0 |   137 |      0 |      0 |          0 |
|               fifo_burst_gen[0].fifo_req                                                                   |                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_fifo__parameterized5 |         53 |         21 |       0 |   32 |    79 |      0 |      0 |          0 |
|                 U_fifo_srl                                                                                 |                                                 bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_srl__parameterized4 |         33 |          1 |       0 |   32 |    62 |      0 |      0 |          0 |
|           load_unit_0                                                                                      |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_load |        101 |         68 |       0 |   33 |   180 |      0 |      1 |          0 |
|             (load_unit_0)                                                                                  |                                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |          0 |
|             fifo_rreq                                                                                      |                                              bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_fifo__parameterized0_9 |         53 |         20 |       0 |   33 |    77 |      0 |      0 |          0 |
|               U_fifo_srl                                                                                   |                                              bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_srl__parameterized0_10 |         37 |          4 |       0 |   33 |    63 |      0 |      0 |          0 |
|           store_unit_0                                                                                     |                                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_store |        201 |        127 |       0 |   74 |   261 |      0 |      0 |          0 |
|             (store_unit_0)                                                                                 |                                                               bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |          0 |
|             buff_wdata                                                                                     |                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_fifo__parameterized1 |         64 |         28 |       0 |   36 |    56 |      0 |      0 |          0 |
|             fifo_wreq                                                                                      |                                                bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_fifo__parameterized0 |         53 |         20 |       0 |   33 |    77 |      0 |      0 |          0 |
|               U_fifo_srl                                                                                   |                                                 bd_0_hls_inst_0_fmm_reduce_kernel_gmem_m_axi_srl__parameterized0 |         37 |          4 |       0 |   33 |    63 |      0 |      0 |          0 |
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


