#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 31 08:11:38 2017
# Process ID: 4048
# Current directory: E:/vivado_homework/MCPU/MCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent884 E:\vivado_homework\MCPU\MCPU\MCPU.xpr
# Log file: E:/vivado_homework/MCPU/MCPU/vivado.log
# Journal file: E:/vivado_homework/MCPU/MCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_homework/MCPU/MCPU/MCPU.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/vivado_homework/MCPU/MCPU/MCPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 694.125 ; gain = 78.895
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_homework/MCPU/MCPU/MCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj MCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/jumpInsExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpInsExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_WRdataSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_WRdataSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_RegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALU_memory_to_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALUSrcB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/Mux_ALUSrcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALUSrcA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sources_1/new/MCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.srcs/sim_1/new/MCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/MCPU/MCPU/MCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 728.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '43' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_homework/MCPU/MCPU/MCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto adf720633d504a9e8b4424c3ffdc0f2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCPU_sim_behav xil_defaultlib.MCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux_ALUSrcA
Compiling module xil_defaultlib.Mux_ALUSrcB
Compiling module xil_defaultlib.Mux_ALU_memory_to_reg
Compiling module xil_defaultlib.Mux_PCSrc
Compiling module xil_defaultlib.Mux_RegDst
Compiling module xil_defaultlib.Mux_WRdataSrc
Compiling module xil_defaultlib.Mux_signExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.addr_shift
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.jumpInsExtend
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.MCPU
Compiling module xil_defaultlib.MCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCPU_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado_homework/MCPU/MCPU/MCPU.sim/sim_1/behav/xsim.dir/MCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 51.891 ; gain = 0.941
INFO: [Common 17-206] Exiting Webtalk at Wed May 31 08:15:34 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 728.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_homework/MCPU/MCPU/MCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCPU_sim_behav -key {Behavioral:sim_1:Functional:MCPU_sim} -tclbatch {MCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source MCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 728.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:02:14 . Memory (MB): peak = 728.805 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 837.723 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 08:24:05 2017...
