{"vcs1":{"timestamp_begin":1699082772.278908901, "rt":1.58, "ut":0.27, "st":0.21}}
{"vcselab":{"timestamp_begin":1699082773.930251708, "rt":0.98, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1699082774.975326778, "rt":0.31, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699082771.740988056}
{"VCS_COMP_START_TIME": 1699082771.740988056}
{"VCS_COMP_END_TIME": 1699082776.684676601}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 323588}}
{"stitch_vcselab": {"peak_mem": 211252}}
