5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd slist3.vcd -o slist3.cdd -v slist3.v
3 0 $root $root NA 0 0
3 0 main main slist3.v 1 23
2 1 6 20006 4 3d 2600a 0 0 1 0 2 foo
2 2 0 0 2 1 c 0 0 c
2 3 0 0 0 2a 20000 0 0 1 0 102
2 4 0 0 2 29 20008 2 3 1 0 2
2 5 0 0 2 1 c 0 0 b
2 6 0 0 0 2a 20000 0 0 1 0 102
2 7 0 0 2 29 20008 5 6 1 0 2
2 8 0 0 4 2b 20008 4 7 1 0 2
2 9 5 70008 8 45 2100a 8 0 1 0 2
1 a 0 3 30004 1 16 2
1 b 0 3 30007 1 16 102
1 c 0 3 3000a 1 0 102
4 1 9 0
4 9 1 0
3 1 main.foo main.foo slist3.v 6 11
2 10 7 80008 1 1 14 0 0 b
2 11 7 40004 0 1 400 0 0 a
2 12 7 40008 2 37 11026 10 11
2 13 8 40008 4 3d 2000a 0 0 1 0 2 bar
4 13 0 0
4 12 13 13
3 1 main.foo.bar main.foo.bar slist3.v 8 10
2 14 9 a000a 2 1 c 0 0 c
2 15 9 60006 0 1 400 0 0 b
2 16 9 6000a 2 37 1100e 14 15
4 16 0 0
