OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/onurakkaya/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab6/runs/RUN_2025.06.05_16.46.04/tmp/18-TopModule.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
[WARNING GRT-0026] Missing route to pin _083_/D.
[WARNING GRT-0026] Missing route to pin max_cap1/A.
[WARNING GRT-0026] Missing route to pin _083_/Y.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _149_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.32    0.58 ^ _148_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[4] (net)
                  0.09    0.00    0.58 ^ _095_/A (sky130_fd_sc_hd__and3_1)
     2    0.01    0.09    0.17    0.75 ^ _095_/X (sky130_fd_sc_hd__and3_1)
                                         _052_ (net)
                  0.09    0.00    0.75 ^ _097_/B (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.03    0.05    0.81 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                         _005_ (net)
                  0.03    0.00    0.81 v _149_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _149_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.05    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _156_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _157_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _156_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.58 v _156_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[12] (net)
                  0.06    0.00    0.58 v _120_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.05    0.17    0.76 v _120_/X (sky130_fd_sc_hd__and3_1)
                                         _069_ (net)
                  0.05    0.00    0.76 v _121_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.08    0.83 ^ _121_/Y (sky130_fd_sc_hd__nor2_1)
                                         _013_ (net)
                  0.07    0.00    0.83 ^ _157_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _157_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _147_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _147_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _147_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.58 ^ _147_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[3] (net)
                  0.09    0.00    0.58 ^ _091_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.09    0.67 ^ _091_/X (sky130_fd_sc_hd__a31o_1)
                                         _050_ (net)
                  0.04    0.00    0.67 ^ _092_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.10    0.77 ^ _092_/X (sky130_fd_sc_hd__and2b_1)
                                         _051_ (net)
                  0.04    0.00    0.77 ^ _093_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.84 ^ _093_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    0.84 ^ _147_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _147_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _162_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _162_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _162_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.31    0.58 ^ _162_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[18] (net)
                  0.08    0.00    0.58 ^ _134_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.09    0.67 ^ _134_/X (sky130_fd_sc_hd__a31o_1)
                                         _030_ (net)
                  0.04    0.00    0.67 ^ _135_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.11    0.78 ^ _135_/X (sky130_fd_sc_hd__and2b_1)
                                         _031_ (net)
                  0.04    0.00    0.78 ^ _136_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.86 ^ _136_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    0.86 ^ _162_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _162_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.03    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _150_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.56 v _148_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[4] (net)
                  0.05    0.00    0.56 v _098_/A (sky130_fd_sc_hd__and4_1)
     5    0.01    0.08    0.18    0.74 v _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.08    0.00    0.74 v _100_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    0.84 ^ _100_/Y (sky130_fd_sc_hd__nor2_1)
                                         _006_ (net)
                  0.08    0.00    0.84 ^ _150_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _150_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.04    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _161_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _163_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _161_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.31    0.57 v _161_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[17] (net)
                  0.06    0.00    0.57 v _133_/A (sky130_fd_sc_hd__and4_1)
     2    0.01    0.05    0.16    0.73 v _133_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.05    0.00    0.73 v _137_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.10    0.12    0.85 ^ _137_/X (sky130_fd_sc_hd__xor2_1)
                                         _019_ (net)
                  0.10    0.00    0.85 ^ _163_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _163_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _150_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _150_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.56 ^ _150_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[6] (net)
                  0.07    0.00    0.57 ^ _082_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.04    0.10    0.66 ^ _082_/X (sky130_fd_sc_hd__or4_1)
                                         _044_ (net)
                  0.04    0.00    0.66 ^ _083_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.04    0.05    0.71 v _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.04    0.00    0.71 v max_cap1/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.04    0.09    0.80 v max_cap1/X (sky130_fd_sc_hd__buf_1)
                                         net34 (net)
                  0.04    0.00    0.80 v _084_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.07    0.87 ^ _084_/Y (sky130_fd_sc_hd__nor2_1)
                                         _000_ (net)
                  0.07    0.00    0.87 ^ _144_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _144_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.01    0.53   clock reconvergence pessimism
                         -0.04    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _145_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _145_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _145_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.58 v _145_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[1] (net)
                  0.06    0.00    0.58 v _086_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.08    0.09    0.67 ^ _086_/Y (sky130_fd_sc_hd__nand2_1)
                                         _047_ (net)
                  0.08    0.00    0.67 ^ _087_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.12    0.79 ^ _087_/X (sky130_fd_sc_hd__and2_1)
                                         _048_ (net)
                  0.05    0.00    0.79 ^ _088_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.86 ^ _088_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    0.86 ^ _145_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _145_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.03    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _151_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _155_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _151_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.30    0.56 v _151_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[7] (net)
                  0.06    0.00    0.56 v _110_/A (sky130_fd_sc_hd__and3_1)
     2    0.01    0.06    0.16    0.73 v _110_/X (sky130_fd_sc_hd__and3_1)
                                         _062_ (net)
                  0.06    0.00    0.73 v _116_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.10    0.82 ^ _116_/Y (sky130_fd_sc_hd__nor2_1)
                                         _067_ (net)
                  0.09    0.00    0.82 ^ _117_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.87 v _117_/Y (sky130_fd_sc_hd__nor2_1)
                                         _011_ (net)
                  0.03    0.00    0.87 v _155_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _155_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.01    0.53   clock reconvergence pessimism
                         -0.05    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.08    0.32    0.58 v _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.08    0.00    0.58 v _139_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.06    0.08    0.66 ^ _139_/Y (sky130_fd_sc_hd__nand2_1)
                                         _033_ (net)
                  0.06    0.00    0.66 ^ _140_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.05    0.12    0.78 ^ _140_/X (sky130_fd_sc_hd__and2_1)
                                         _034_ (net)
                  0.05    0.00    0.78 ^ _141_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    0.86 ^ _141_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.05    0.00    0.86 ^ _164_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _150_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _150_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.31    0.56 ^ _150_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[6] (net)
                  0.07    0.00    0.57 ^ _082_/B (sky130_fd_sc_hd__or4_1)
     1    0.00    0.04    0.10    0.66 ^ _082_/X (sky130_fd_sc_hd__or4_1)
                                         _044_ (net)
                  0.04    0.00    0.66 ^ _083_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.04    0.05    0.71 v _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.04    0.00    0.71 v _127_/A (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.15    0.17    0.88 ^ _127_/Y (sky130_fd_sc_hd__nor3_1)
                                         _015_ (net)
                  0.15    0.00    0.88 ^ _159_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _159_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.01    0.53   clock reconvergence pessimism
                         -0.05    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _154_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _154_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _154_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.32    0.58 ^ _154_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[10] (net)
                  0.09    0.00    0.58 ^ _108_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.09    0.67 ^ _108_/X (sky130_fd_sc_hd__a31o_1)
                                         _060_ (net)
                  0.03    0.00    0.67 ^ _112_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.13    0.80 ^ _112_/X (sky130_fd_sc_hd__and3b_1)
                                         _064_ (net)
                  0.05    0.00    0.80 ^ _113_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.08    0.88 ^ _113_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.05    0.00    0.88 ^ _154_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _154_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.57 v _160_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[16] (net)
                  0.06    0.00    0.57 v _129_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.08    0.09    0.66 ^ _129_/Y (sky130_fd_sc_hd__nand2_1)
                                         _027_ (net)
                  0.08    0.00    0.66 ^ _130_/C (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.15    0.81 ^ _130_/X (sky130_fd_sc_hd__and3b_1)
                                         _028_ (net)
                  0.05    0.00    0.81 ^ _131_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.88 ^ _131_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.04    0.00    0.88 ^ _160_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: _158_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _158_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.57 v _158_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[14] (net)
                  0.05    0.00    0.57 v _123_/A (sky130_fd_sc_hd__and3_1)
     2    0.01    0.04    0.15    0.72 v _123_/X (sky130_fd_sc_hd__and3_1)
                                         _023_ (net)
                  0.04    0.00    0.72 v _124_/B1_N (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.04    0.19    0.91 ^ _124_/X (sky130_fd_sc_hd__o21ba_1)
                                         _014_ (net)
                  0.04    0.00    0.91 ^ _158_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _158_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.03    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _145_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _145_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.58 v _145_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[1] (net)
                  0.06    0.00    0.58 v _090_/A (sky130_fd_sc_hd__and4_1)
     5    0.01    0.08    0.19    0.77 v _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.08    0.00    0.77 v _094_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.10    0.13    0.90 ^ _094_/X (sky130_fd_sc_hd__xor2_1)
                                         _004_ (net)
                  0.10    0.00    0.90 ^ _148_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.01    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _151_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.56 v _148_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[4] (net)
                  0.05    0.00    0.56 v _098_/A (sky130_fd_sc_hd__and4_1)
     5    0.01    0.08    0.18    0.74 v _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.08    0.00    0.74 v _104_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.17    0.91 v _104_/X (sky130_fd_sc_hd__o21a_1)
                                         _007_ (net)
                  0.03    0.00    0.91 v _151_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _151_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.05    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _151_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _151_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.30    0.56 v _151_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[7] (net)
                  0.06    0.00    0.56 v _114_/A (sky130_fd_sc_hd__and4_1)
     1    0.00    0.03    0.14    0.70 v _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.03    0.00    0.70 v _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.10    0.18    0.88 v _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.10    0.00    0.88 v _118_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.13    1.01 ^ _118_/X (sky130_fd_sc_hd__xor2_1)
                                         _012_ (net)
                  0.09    0.00    1.01 ^ _156_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _156_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.01    0.53   clock reconvergence pessimism
                         -0.04    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _151_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _152_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _151_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.30    0.56 v _151_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[7] (net)
                  0.06    0.00    0.56 v _101_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.69 v _101_/X (sky130_fd_sc_hd__and2_1)
                                         _056_ (net)
                  0.03    0.00    0.69 v _102_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.10    0.17    0.86 v _102_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _057_ (net)
                  0.10    0.00    0.86 v _105_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.08    0.13    0.99 ^ _105_/X (sky130_fd_sc_hd__xor2_1)
                                         _008_ (net)
                  0.08    0.00    0.99 ^ _152_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _152_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.04    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _161_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.57 v _160_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[16] (net)
                  0.06    0.00    0.57 v _129_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.08    0.09    0.66 ^ _129_/Y (sky130_fd_sc_hd__nand2_1)
                                         _027_ (net)
                  0.08    0.00    0.66 ^ _132_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.06    0.71 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _017_ (net)
                  0.03    0.00    0.71 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    1.23 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.06    0.00    1.23 v _161_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _161_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.01    0.53   clock reconvergence pessimism
                         -0.06    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _152_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _152_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.15    0.36    0.62 ^ _152_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[8] (net)
                  0.15    0.00    0.62 ^ _107_/A1 (sky130_fd_sc_hd__a311oi_1)
     1    0.00    0.04    0.09    0.71 v _107_/Y (sky130_fd_sc_hd__a311oi_1)
                                         _009_ (net)
                  0.04    0.00    0.71 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.51    1.23 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net31 (net)
                  0.05    0.00    1.23 v _153_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.06    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _145_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.27 ^ _145_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.31    0.58 v _145_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[1] (net)
                  0.06    0.00    0.58 v _086_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.08    0.09    0.67 ^ _086_/Y (sky130_fd_sc_hd__nand2_1)
                                         _047_ (net)
                  0.08    0.00    0.67 ^ _089_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.06    0.73 v _089_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _002_ (net)
                  0.04    0.00    0.73 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    1.25 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net23 (net)
                  0.05    0.00    1.25 v _146_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                         -0.05    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.08    0.32    0.58 v _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.08    0.00    0.58 v _139_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.06    0.08    0.66 ^ _139_/Y (sky130_fd_sc_hd__nand2_1)
                                         _033_ (net)
                  0.06    0.00    0.66 ^ _143_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.10    0.76 ^ _143_/X (sky130_fd_sc_hd__a21o_1)
                                         _021_ (net)
                  0.03    0.00    0.76 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    1.26 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net29 (net)
                  0.05    0.00    1.26 ^ _165_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.07    0.32    0.57 v _165_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[1] (net)
                  0.07    0.00    0.57 v _076_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.06    0.64 ^ _076_/Y (sky130_fd_sc_hd__nand2_1)
                                         net4 (net)
                  0.04    0.00    0.64 ^ output4/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.82 ^ output4/X (sky130_fd_sc_hd__buf_2)
                                         an[3] (net)
                  0.17    0.00    0.83 ^ an[3] (out)
                                  0.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  2.58   slack (MET)


Startpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.07    0.32    0.57 v _165_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[1] (net)
                  0.07    0.00    0.57 v _074_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.15    0.72 ^ _074_/X (sky130_fd_sc_hd__or2b_1)
                                         _038_ (net)
                  0.04    0.00    0.72 ^ _075_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.79 ^ _075_/X (sky130_fd_sc_hd__buf_1)
                                         net3 (net)
                  0.03    0.00    0.79 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    0.97 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         an[2] (net)
                  0.17    0.00    0.97 ^ an[2] (out)
                                  0.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.36    0.62 ^ _165_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[1] (net)
                  0.14    0.00    0.62 ^ _072_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.11    0.73 ^ _072_/X (sky130_fd_sc_hd__or2b_1)
                                         _037_ (net)
                  0.04    0.00    0.73 ^ _073_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.79 ^ _073_/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.03    0.00    0.79 ^ output2/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.98 ^ output2/X (sky130_fd_sc_hd__buf_2)
                                         an[1] (net)
                  0.17    0.00    0.98 ^ an[1] (out)
                                  0.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.26 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.36    0.62 ^ _165_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[1] (net)
                  0.14    0.00    0.62 ^ _070_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.12    0.73 ^ _070_/X (sky130_fd_sc_hd__or2_1)
                                         _036_ (net)
                  0.05    0.00    0.73 ^ _071_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.80 ^ _071_/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.03    0.00    0.80 ^ output1/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.18    0.19    0.99 ^ output1/X (sky130_fd_sc_hd__buf_2)
                                         an[0] (net)
                  0.18    0.00    1.00 ^ an[0] (out)
                                  1.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)



worst slack corner Typical: 0.3485
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.16    0.41    0.69 ^ _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.16    0.00    0.69 ^ _072_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.94 v _072_/X (sky130_fd_sc_hd__or2b_1)
                                         _037_ (net)
                  0.04    0.00    0.94 v _073_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.03 v _073_/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.02    0.00    1.03 v output2/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    1.21 v output2/X (sky130_fd_sc_hd__buf_2)
                                         an[1] (net)
                  0.09    0.00    1.21 v an[1] (out)
                                  1.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)


Startpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.40    0.68 ^ _165_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[1] (net)
                  0.14    0.00    0.68 ^ _074_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.93 v _074_/X (sky130_fd_sc_hd__or2b_1)
                                         _038_ (net)
                  0.04    0.00    0.93 v _075_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.01 v _075_/X (sky130_fd_sc_hd__buf_1)
                                         net3 (net)
                  0.02    0.00    1.01 v output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    1.19 v output3/X (sky130_fd_sc_hd__buf_2)
                                         an[2] (net)
                  0.09    0.00    1.19 v an[2] (out)
                                  1.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)


Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.08    0.36    0.64 v _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.08    0.00    0.64 v _070_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.25    0.89 v _070_/X (sky130_fd_sc_hd__or2_1)
                                         _036_ (net)
                  0.05    0.00    0.89 v _071_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    0.98 v _071_/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.02    0.00    0.98 v output1/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.18    1.16 v output1/X (sky130_fd_sc_hd__buf_2)
                                         an[0] (net)
                  0.09    0.00    1.16 v an[0] (out)
                                  1.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.16    0.41    0.69 ^ _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.16    0.00    0.69 ^ _076_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.06    0.75 v _076_/Y (sky130_fd_sc_hd__nand2_1)
                                         net4 (net)
                  0.05    0.00    0.75 v output4/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    0.94 v output4/X (sky130_fd_sc_hd__buf_2)
                                         an[3] (net)
                  0.09    0.00    0.94 v an[3] (out)
                                  0.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _165_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _139_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    2.28 v _139_/Y (sky130_fd_sc_hd__nand2_1)
                                         _033_ (net)
                  0.07    0.00    2.28 v _143_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.18    2.46 v _143_/X (sky130_fd_sc_hd__a21o_1)
                                         _021_ (net)
                  0.03    0.00    2.46 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    3.03 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net29 (net)
                  0.05    0.00    3.03 v _165_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.11    9.92   library setup time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _161_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _126_/C (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    2.03 ^ _126_/X (sky130_fd_sc_hd__and4_1)
                                         _025_ (net)
                  0.15    0.00    2.03 ^ _129_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.11    2.14 v _129_/Y (sky130_fd_sc_hd__nand2_1)
                                         _027_ (net)
                  0.07    0.00    2.14 v _132_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    2.27 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _017_ (net)
                  0.04    0.00    2.27 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.58    2.85 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.06    0.00    2.85 v _161_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.85   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _161_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _107_/C1 (sky130_fd_sc_hd__a311oi_1)
     1    0.00    0.07    0.05    2.25 v _107_/Y (sky130_fd_sc_hd__a311oi_1)
                                         _009_ (net)
                  0.07    0.00    2.25 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    2.83 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net31 (net)
                  0.05    0.00    2.83 v _153_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.83   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.11    9.92   library setup time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _162_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _126_/C (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    2.03 ^ _126_/X (sky130_fd_sc_hd__and4_1)
                                         _025_ (net)
                  0.15    0.00    2.03 ^ _133_/D (sky130_fd_sc_hd__and4_1)
     2    0.01    0.09    0.25    2.28 ^ _133_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.09    0.00    2.28 ^ _135_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.19    2.47 v _135_/X (sky130_fd_sc_hd__and2b_1)
                                         _031_ (net)
                  0.03    0.00    2.47 v _136_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.56 v _136_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.03    0.00    2.56 v _162_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _162_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.10    9.94   library setup time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _139_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    2.28 v _139_/Y (sky130_fd_sc_hd__nand2_1)
                                         _033_ (net)
                  0.07    0.00    2.28 v _140_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.17    2.45 v _140_/X (sky130_fd_sc_hd__and2_1)
                                         _034_ (net)
                  0.04    0.00    2.45 v _141_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.54 v _141_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.03    0.00    2.54 v _164_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.10    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _154_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _112_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.04    0.19    2.39 v _112_/X (sky130_fd_sc_hd__and3b_1)
                                         _064_ (net)
                  0.04    0.00    2.39 v _113_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.48 v _113_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.03    0.00    2.48 v _154_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _154_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.10    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _130_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.04    0.19    2.39 v _130_/X (sky130_fd_sc_hd__and3b_1)
                                         _028_ (net)
                  0.04    0.00    2.39 v _131_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.48 v _131_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.03    0.00    2.48 v _160_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.10    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _157_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _119_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.82 v _119_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _068_ (net)
                  0.06    0.00    1.82 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    2.40 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.05    0.00    2.40 v _121_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.10    2.51 ^ _121_/Y (sky130_fd_sc_hd__nor2_1)
                                         _013_ (net)
                  0.08    0.00    2.51 ^ _157_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _157_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.06    9.99   library setup time
                                  9.99   data required time
-----------------------------------------------------------------------------
                                  9.99   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _163_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _126_/C (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    2.03 ^ _126_/X (sky130_fd_sc_hd__and4_1)
                                         _025_ (net)
                  0.15    0.00    2.03 ^ _133_/D (sky130_fd_sc_hd__and4_1)
     2    0.01    0.09    0.25    2.28 ^ _133_/X (sky130_fd_sc_hd__and4_1)
                                         _029_ (net)
                  0.09    0.00    2.28 ^ _137_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.11    0.15    2.43 ^ _137_/X (sky130_fd_sc_hd__xor2_1)
                                         _019_ (net)
                  0.11    0.00    2.43 ^ _163_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _163_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _151_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap5/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.11    0.25    2.20 ^ max_cap5/X (sky130_fd_sc_hd__clkbuf_2)
                                         net5 (net)
                  0.11    0.00    2.20 ^ _103_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    2.26 v _103_/Y (sky130_fd_sc_hd__nor2_1)
                                         _058_ (net)
                  0.05    0.00    2.26 v _104_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    2.37 v _104_/X (sky130_fd_sc_hd__o21a_1)
                                         _007_ (net)
                  0.04    0.00    2.37 v _151_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _151_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _149_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap1/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.16    2.10 ^ max_cap1/X (sky130_fd_sc_hd__buf_1)
                                         net34 (net)
                  0.07    0.00    2.10 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.04    0.06    2.16 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                         _005_ (net)
                  0.04    0.00    2.16 v _149_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _149_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.76   slack (MET)


Startpoint: _153_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _153_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.66 ^ _153_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[9] (net)
                  0.11    0.00    0.66 ^ _080_/C_N (sky130_fd_sc_hd__or4bb_1)
     1    0.00    0.07    0.49    1.15 v _080_/X (sky130_fd_sc_hd__or4bb_1)
                                         _042_ (net)
                  0.07    0.00    1.15 v _081_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.43    1.58 v _081_/X (sky130_fd_sc_hd__or4_1)
                                         _043_ (net)
                  0.09    0.00    1.58 v _083_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.38    0.37    1.95 ^ _083_/Y (sky130_fd_sc_hd__nor4_1)
                                         _045_ (net)
                  0.38    0.00    1.95 ^ max_cap1/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.16    2.10 ^ max_cap1/X (sky130_fd_sc_hd__buf_1)
                                         net34 (net)
                  0.07    0.00    2.10 ^ _084_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    2.15 v _084_/Y (sky130_fd_sc_hd__nor2_1)
                                         _000_ (net)
                  0.03    0.00    2.15 v _144_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _144_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.01   10.03   clock reconvergence pessimism
                         -0.10    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.78   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _123_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.21    1.93 ^ _123_/X (sky130_fd_sc_hd__and3_1)
                                         _023_ (net)
                  0.07    0.00    1.93 ^ _125_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    1.99 v _125_/Y (sky130_fd_sc_hd__nor2_1)
                                         _024_ (net)
                  0.03    0.00    1.99 v _127_/B (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.15    0.17    2.15 ^ _127_/Y (sky130_fd_sc_hd__nor3_1)
                                         _015_ (net)
                  0.15    0.00    2.15 ^ _159_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _159_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.08    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _144_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.68 ^ _144_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[0] (net)
                  0.13    0.00    0.68 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.01    0.09    0.62    1.30 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.09    0.00    1.30 ^ _086_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    1.39 v _086_/Y (sky130_fd_sc_hd__nand2_1)
                                         _047_ (net)
                  0.07    0.00    1.39 v _089_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.05    0.14    1.53 v _089_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _002_ (net)
                  0.05    0.00    1.53 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.57    2.10 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net23 (net)
                  0.05    0.00    2.10 v _146_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _158_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _123_/B (sky130_fd_sc_hd__and3_1)
     2    0.01    0.07    0.21    1.93 ^ _123_/X (sky130_fd_sc_hd__and3_1)
                                         _023_ (net)
                  0.07    0.00    1.93 ^ _124_/B1_N (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.03    0.15    2.08 v _124_/X (sky130_fd_sc_hd__o21ba_1)
                                         _014_ (net)
                  0.03    0.00    2.08 v _158_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _158_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.10    9.94   library setup time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _118_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.10    0.16    1.88 ^ _118_/X (sky130_fd_sc_hd__xor2_1)
                                         _012_ (net)
                  0.10    0.00    1.88 ^ _156_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _156_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.07    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  8.10   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _155_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _114_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.21    1.50 ^ _114_/X (sky130_fd_sc_hd__and4_1)
                                         _065_ (net)
                  0.06    0.00    1.50 ^ _115_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.21    0.22    1.72 ^ _115_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _066_ (net)
                  0.21    0.00    1.72 ^ _117_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.08    1.80 v _117_/Y (sky130_fd_sc_hd__nor2_1)
                                         _011_ (net)
                  0.05    0.00    1.80 v _155_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _155_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.11    9.93   library setup time
                                  9.93   data required time
-----------------------------------------------------------------------------
                                  9.93   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  8.13   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _152_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _101_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.15    1.44 ^ _101_/X (sky130_fd_sc_hd__and2_1)
                                         _056_ (net)
                  0.04    0.00    1.44 ^ _102_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.20    0.21    1.65 ^ _102_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _057_ (net)
                  0.20    0.00    1.65 ^ _105_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.10    0.16    1.81 ^ _105_/X (sky130_fd_sc_hd__xor2_1)
                                         _008_ (net)
                  0.10    0.00    1.81 ^ _152_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _152_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.01   10.02   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.15   slack (MET)


Startpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _145_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _144_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.68 ^ _144_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[0] (net)
                  0.13    0.00    0.68 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.01    0.09    0.62    1.30 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.09    0.00    1.30 ^ _086_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    1.39 v _086_/Y (sky130_fd_sc_hd__nand2_1)
                                         _047_ (net)
                  0.07    0.00    1.39 v _087_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.17    1.56 v _087_/X (sky130_fd_sc_hd__and2_1)
                                         _048_ (net)
                  0.04    0.00    1.56 v _088_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.65 v _088_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.03    0.00    1.65 v _145_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.65   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.13   10.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.27 ^ _145_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.03   10.05   clock reconvergence pessimism
                         -0.10    9.94   library setup time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)


Startpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _148_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.61 v _148_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[4] (net)
                  0.05    0.00    0.61 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.01    0.08    0.62    1.23 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net24 (net)
                  0.08    0.00    1.23 v _094_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.06    0.18    1.41 v _094_/X (sky130_fd_sc_hd__xor2_1)
                                         _004_ (net)
                  0.06    0.00    1.41 v _148_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _148_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.03   10.04   clock reconvergence pessimism
                         -0.12    9.92   library setup time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.51   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _150_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _098_/D (sky130_fd_sc_hd__and4_1)
     5    0.01    0.15    0.31    1.29 ^ _098_/X (sky130_fd_sc_hd__and4_1)
                                         _054_ (net)
                  0.15    0.00    1.29 ^ _100_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.07    1.36 v _100_/Y (sky130_fd_sc_hd__nor2_1)
                                         _006_ (net)
                  0.04    0.00    1.36 v _150_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.36   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _150_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.01   10.02   clock reconvergence pessimism
                         -0.11    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: _146_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _147_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.14    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.30 ^ _146_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.12    0.38    0.68 ^ _146_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.counter[2] (net)
                  0.12    0.00    0.68 ^ _090_/D (sky130_fd_sc_hd__and4_1)
     5    0.02    0.16    0.31    0.98 ^ _090_/X (sky130_fd_sc_hd__and4_1)
                                         _049_ (net)
                  0.16    0.00    0.98 ^ _092_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    1.19 v _092_/X (sky130_fd_sc_hd__and2b_1)
                                         _051_ (net)
                  0.03    0.00    1.19 v _093_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.27 v _093_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    1.27 v _147_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.27   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.12   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.26 ^ _147_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.01   clock uncertainty
                          0.01   10.02   clock reconvergence pessimism
                         -0.10    9.92   library setup time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)



worst slack corner Typical: 6.5401
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _164_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: an[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.02    0.04    0.13    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.29 ^ _164_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.16    0.41    0.69 ^ _164_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_module.pos[0] (net)
                  0.16    0.00    0.69 ^ _072_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.04    0.25    0.94 v _072_/X (sky130_fd_sc_hd__or2b_1)
                                         _037_ (net)
                  0.04    0.00    0.94 v _073_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.03 v _073_/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.02    0.00    1.03 v output2/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    1.21 v output2/X (sky130_fd_sc_hd__buf_2)
                                         an[1] (net)
                  0.09    0.00    1.21 v an[1] (out)
                                  1.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     11        (VIOLATED)
clkbuf_1_1__f_clk/X                      10     11        (VIOLATED)


max slew violations count Typical: 0
max fanout violations count Typical: 2
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 10 unannotated drivers.
 control
 reset
 TopModule_10/HI
 TopModule_11/HI
 TopModule_12/LO
 TopModule_6/HI
 TopModule_7/HI
 TopModule_8/HI
 TopModule_9/HI
 max_cap1/X
Found 9 partially unannotated drivers.
 clk
 _071_/X
 _073_/X
 _075_/X
 _076_/Y
 _082_/X
 _083_/Y
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 7 unconstrained endpoints.
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.79e-05   0.00e+00   1.77e-10   8.79e-05  54.4%
Combinational          0.00e+00   0.00e+00   4.62e-10   4.62e-10   0.0%
Clock                  5.20e-05   2.17e-05   4.58e-10   7.37e-05  45.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.40e-04   2.17e-05   1.10e-09   1.62e-04 100.0%
                          86.6%      13.4%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.30 source latency _161_/CLK ^
  -0.26 target latency _149_/CLK ^
   0.25 clock uncertainty
  -0.01 CRPR
--------------
   0.27 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 6.54

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.35
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 1851 u^2 6% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/lab6/runs/RUN_2025.06.05_16.46.04/results/signoff/TopModule.sdf'…
Writing timing model to '/openlane/designs/lab6/runs/RUN_2025.06.05_16.46.04/results/signoff/TopModule.lib'…
