// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "06/08/2016 12:52:58"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	rs232_tx,
	BusA,
	BusB,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;
inout 	[57:56] BusA;
inout 	[98:98] BusB;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_tx[0]~21 ;
wire \speed_select|cnt_tx[1]~23 ;
wire \speed_select|cnt_tx[1]~23COUT1_27 ;
wire \speed_select|cnt_tx[2]~25 ;
wire \speed_select|cnt_tx[2]~25COUT1_28 ;
wire \speed_select|cnt_tx[3]~17 ;
wire \speed_select|cnt_tx[3]~17COUT1_29 ;
wire \speed_select|cnt_tx[4]~19 ;
wire \speed_select|cnt_tx[4]~19COUT1_30 ;
wire \speed_select|cnt_tx[5]~13 ;
wire \speed_select|cnt_tx[6]~11 ;
wire \speed_select|cnt_tx[6]~11COUT1_31 ;
wire \speed_select|LessThan3~0_combout ;
wire \speed_select|LessThan3~1_combout ;
wire \speed_select|cnt_tx[7]~15 ;
wire \speed_select|cnt_tx[7]~15COUT1_32 ;
wire \speed_select|cnt_tx[8]~9 ;
wire \speed_select|cnt_tx[8]~9COUT1_33 ;
wire \speed_select|cnt_tx[9]~1 ;
wire \speed_select|cnt_tx[9]~1COUT1_34 ;
wire \speed_select|cnt_tx[10]~5 ;
wire \speed_select|cnt_tx[11]~7 ;
wire \speed_select|cnt_tx[11]~7COUT1_35 ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_tx|Mux4~0_combout ;
wire \my_uart_tx|tx_complete_reg~1_combout ;
wire \my_uart_tx|tx_complete_reg~regout ;
wire \my_uart_tx|tx_enable_reg~0_combout ;
wire \my_uart_tx|tx_enable_reg~regout ;
wire \speed_select|always4~0_combout ;
wire \speed_select|always4~1_combout ;
wire \speed_select|always3~0_combout ;
wire \speed_select|always4~2_combout ;
wire \speed_select|always4~3_combout ;
wire \speed_select|always4~4_combout ;
wire \speed_select|buad_clk_tx_reg~regout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|rx_data_temp[1]~3_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|rx_data_temp[6]~0_combout ;
wire \my_uart_rx|rx_data_temp[6]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_tx|Decoder0~0_combout ;
wire \my_uart_tx|Mux4~2 ;
wire \my_uart_tx|Mux4~3 ;
wire \my_uart_tx|Mux4~1 ;
wire \my_uart_tx|Mux4~4 ;
wire \my_uart_tx|Mux4~5 ;
wire \my_uart_tx|uart_tx_reg~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~6 ;
wire \Equal2~0 ;
wire \Equal2~3 ;
wire \Equal2~1 ;
wire \Equal2~2 ;
wire \Equal2~4_combout ;
wire \Equal2~5 ;
wire \led~reg0_regout ;
wire \Equal2~7 ;
wire \linkENC~regout ;
wire \enc|count_reg[0]~21 ;
wire \enc|count_reg[1]~23 ;
wire \enc|count_reg[1]~23COUT1_65 ;
wire \enc|count_reg[2]~25 ;
wire \enc|count_reg[2]~25COUT1_66 ;
wire \enc|count_reg[3]~27 ;
wire \enc|count_reg[3]~27COUT1_67 ;
wire \enc|count_reg[4]~29 ;
wire \enc|count_reg[4]~29COUT1_68 ;
wire \enc|count_reg[5]~31 ;
wire \enc|count_reg[6]~33 ;
wire \enc|count_reg[6]~33COUT1_69 ;
wire \enc|count_reg[7]~35 ;
wire \enc|count_reg[7]~35COUT1_70 ;
wire \enc|count_reg[8]~13 ;
wire \enc|count_reg[8]~13COUT1_71 ;
wire \enc|count_reg[9]~15 ;
wire \enc|count_reg[9]~15COUT1_72 ;
wire \enc|count_reg[10]~17 ;
wire \enc|count_reg[11]~19 ;
wire \enc|count_reg[11]~19COUT1_73 ;
wire \enc|count_reg[12]~3 ;
wire \enc|count_reg[12]~3COUT1_74 ;
wire \enc|count_reg[13]~1 ;
wire \enc|count_reg[13]~1COUT1_75 ;
wire \enc|count_reg[14]~5 ;
wire \enc|count_reg[14]~5COUT1_76 ;
wire \enc|count_reg[15]~7 ;
wire \enc|count_reg[16]~9 ;
wire \enc|count_reg[16]~9COUT1_77 ;
wire \enc|LessThan0~0_combout ;
wire \enc|LessThan0~2_combout ;
wire \enc|LessThan0~1_combout ;
wire \enc|LessThan0~3_combout ;
wire \enc|LessThan0~4_combout ;
wire \enc|LessThan0~5_combout ;
wire \enc|LessThan0~11_combout ;
wire \enc|count_reg[17]~11 ;
wire \enc|count_reg[17]~11COUT1_78 ;
wire \enc|count_reg[18]~37 ;
wire \enc|count_reg[18]~37COUT1_79 ;
wire \enc|count_reg[19]~39 ;
wire \enc|count_reg[19]~39COUT1_80 ;
wire \enc|count_reg[20]~41 ;
wire \enc|count_reg[21]~43 ;
wire \enc|count_reg[21]~43COUT1_81 ;
wire \enc|count_reg[22]~45 ;
wire \enc|count_reg[22]~45COUT1_82 ;
wire \enc|count_reg[23]~47 ;
wire \enc|count_reg[23]~47COUT1_83 ;
wire \enc|count_reg[24]~49 ;
wire \enc|count_reg[24]~49COUT1_84 ;
wire \enc|count_reg[25]~51 ;
wire \enc|count_reg[26]~53 ;
wire \enc|count_reg[26]~53COUT1_85 ;
wire \enc|count_reg[27]~55 ;
wire \enc|count_reg[27]~55COUT1_86 ;
wire \enc|count_reg[28]~57 ;
wire \enc|count_reg[28]~57COUT1_87 ;
wire \enc|LessThan0~8_combout ;
wire \enc|LessThan0~6_combout ;
wire \enc|count_reg[29]~59 ;
wire \enc|count_reg[29]~59COUT1_88 ;
wire \enc|count_reg[30]~61 ;
wire \enc|LessThan0~9_combout ;
wire \enc|LessThan0~7_combout ;
wire \enc|LessThan0~10_combout ;
wire \enc|out_100hz~regout ;
wire \enc|pha_reg~regout ;
wire \enc|phb_reg~regout ;
wire \enc|pha_count.00000000~regout ;
wire \enc|pha_count.00000001~regout ;
wire \enc|pha_count.00000010~regout ;
wire \enc|pha_count.00000011~regout ;
wire \enc|pha_count.00000100~regout ;
wire \enc|pha_count.00000101~regout ;
wire \enc|pha_count.00000110~regout ;
wire \enc|pha_count.00000111~regout ;
wire \enc|pha_count.00001000~regout ;
wire \enc|pha_count.00001001~regout ;
wire \enc|pha_count.00001010~regout ;
wire \enc|pha_count.00001011~regout ;
wire \enc|pha_count.00001100~regout ;
wire \enc|index_reg~regout ;
wire [3:0] \my_uart_rx|rx_count ;
wire [23:0] Rx_cmd;
wire [3:0] \my_uart_tx|tx_count ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [7:0] \my_uart_tx|tx_data_reg ;
wire [12:0] \speed_select|cnt_tx ;
wire [31:0] Buff_temp;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [31:0] \enc|count_reg ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \speed_select|cnt_tx[0] (
// Equation(s):
// \speed_select|cnt_tx [0] = DFFEAS((!\speed_select|cnt_tx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[0]~21  = CARRY((\speed_select|cnt_tx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [0]),
	.cout(\speed_select|cnt_tx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_tx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_tx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \speed_select|cnt_tx[1] (
// Equation(s):
// \speed_select|cnt_tx [1] = DFFEAS(\speed_select|cnt_tx [1] $ ((((\speed_select|cnt_tx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[1]~23  = CARRY(((!\speed_select|cnt_tx[0]~21 )) # (!\speed_select|cnt_tx [1]))
// \speed_select|cnt_tx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_tx[0]~21 )) # (!\speed_select|cnt_tx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [1]),
	.cout(),
	.cout0(\speed_select|cnt_tx[1]~23 ),
	.cout1(\speed_select|cnt_tx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[1] .cin_used = "true";
defparam \speed_select|cnt_tx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \speed_select|cnt_tx[2] (
// Equation(s):
// \speed_select|cnt_tx [2] = DFFEAS(\speed_select|cnt_tx [2] $ ((((!(!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[1]~23 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[2]~25  = CARRY((\speed_select|cnt_tx [2] & ((!\speed_select|cnt_tx[1]~23 ))))
// \speed_select|cnt_tx[2]~25COUT1_28  = CARRY((\speed_select|cnt_tx [2] & ((!\speed_select|cnt_tx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[1]~23 ),
	.cin1(\speed_select|cnt_tx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [2]),
	.cout(),
	.cout0(\speed_select|cnt_tx[2]~25 ),
	.cout1(\speed_select|cnt_tx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[2] .cin0_used = "true";
defparam \speed_select|cnt_tx[2] .cin1_used = "true";
defparam \speed_select|cnt_tx[2] .cin_used = "true";
defparam \speed_select|cnt_tx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \speed_select|cnt_tx[3] (
// Equation(s):
// \speed_select|cnt_tx [3] = DFFEAS((\speed_select|cnt_tx [3] $ (((!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[2]~25 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[2]~25COUT1_28 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[3]~17  = CARRY(((!\speed_select|cnt_tx[2]~25 ) # (!\speed_select|cnt_tx [3])))
// \speed_select|cnt_tx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_tx[2]~25COUT1_28 ) # (!\speed_select|cnt_tx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[2]~25 ),
	.cin1(\speed_select|cnt_tx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [3]),
	.cout(),
	.cout0(\speed_select|cnt_tx[3]~17 ),
	.cout1(\speed_select|cnt_tx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[3] .cin0_used = "true";
defparam \speed_select|cnt_tx[3] .cin1_used = "true";
defparam \speed_select|cnt_tx[3] .cin_used = "true";
defparam \speed_select|cnt_tx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \speed_select|cnt_tx[4] (
// Equation(s):
// \speed_select|cnt_tx [4] = DFFEAS(\speed_select|cnt_tx [4] $ ((((!(!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[3]~17 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[4]~19  = CARRY((\speed_select|cnt_tx [4] & ((!\speed_select|cnt_tx[3]~17 ))))
// \speed_select|cnt_tx[4]~19COUT1_30  = CARRY((\speed_select|cnt_tx [4] & ((!\speed_select|cnt_tx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[3]~17 ),
	.cin1(\speed_select|cnt_tx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [4]),
	.cout(),
	.cout0(\speed_select|cnt_tx[4]~19 ),
	.cout1(\speed_select|cnt_tx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[4] .cin0_used = "true";
defparam \speed_select|cnt_tx[4] .cin1_used = "true";
defparam \speed_select|cnt_tx[4] .cin_used = "true";
defparam \speed_select|cnt_tx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \speed_select|cnt_tx[5] (
// Equation(s):
// \speed_select|cnt_tx [5] = DFFEAS((\speed_select|cnt_tx [5] $ (((!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[4]~19 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[5]~13  = CARRY(((!\speed_select|cnt_tx[4]~19COUT1_30 ) # (!\speed_select|cnt_tx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[4]~19 ),
	.cin1(\speed_select|cnt_tx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [5]),
	.cout(\speed_select|cnt_tx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[5] .cin0_used = "true";
defparam \speed_select|cnt_tx[5] .cin1_used = "true";
defparam \speed_select|cnt_tx[5] .cin_used = "true";
defparam \speed_select|cnt_tx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \speed_select|cnt_tx[6] (
// Equation(s):
// \speed_select|cnt_tx [6] = DFFEAS((\speed_select|cnt_tx [6] $ ((!\speed_select|cnt_tx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[6]~11  = CARRY(((\speed_select|cnt_tx [6] & !\speed_select|cnt_tx[5]~13 )))
// \speed_select|cnt_tx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_tx [6] & !\speed_select|cnt_tx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [6]),
	.cout(),
	.cout0(\speed_select|cnt_tx[6]~11 ),
	.cout1(\speed_select|cnt_tx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[6] .cin_used = "true";
defparam \speed_select|cnt_tx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_tx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \speed_select|cnt_tx[7] (
// Equation(s):
// \speed_select|cnt_tx [7] = DFFEAS((\speed_select|cnt_tx [7] $ (((!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[6]~11 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[7]~15  = CARRY(((!\speed_select|cnt_tx[6]~11 ) # (!\speed_select|cnt_tx [7])))
// \speed_select|cnt_tx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_tx[6]~11COUT1_31 ) # (!\speed_select|cnt_tx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[6]~11 ),
	.cin1(\speed_select|cnt_tx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [7]),
	.cout(),
	.cout0(\speed_select|cnt_tx[7]~15 ),
	.cout1(\speed_select|cnt_tx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[7] .cin0_used = "true";
defparam \speed_select|cnt_tx[7] .cin1_used = "true";
defparam \speed_select|cnt_tx[7] .cin_used = "true";
defparam \speed_select|cnt_tx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \speed_select|LessThan3~0 (
// Equation(s):
// \speed_select|LessThan3~0_combout  = ((!\speed_select|cnt_tx [3] & (!\speed_select|cnt_tx [1] & !\speed_select|cnt_tx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [3]),
	.datac(\speed_select|cnt_tx [1]),
	.datad(\speed_select|cnt_tx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan3~0 .lut_mask = "0003";
defparam \speed_select|LessThan3~0 .operation_mode = "normal";
defparam \speed_select|LessThan3~0 .output_mode = "comb_only";
defparam \speed_select|LessThan3~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan3~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \speed_select|LessThan3~1 (
// Equation(s):
// \speed_select|LessThan3~1_combout  = (!\speed_select|cnt_tx [6] & (((\speed_select|LessThan3~0_combout ) # (!\speed_select|cnt_tx [5])) # (!\speed_select|cnt_tx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [6]),
	.datab(\speed_select|cnt_tx [4]),
	.datac(\speed_select|LessThan3~0_combout ),
	.datad(\speed_select|cnt_tx [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan3~1 .lut_mask = "5155";
defparam \speed_select|LessThan3~1 .operation_mode = "normal";
defparam \speed_select|LessThan3~1 .output_mode = "comb_only";
defparam \speed_select|LessThan3~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan3~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \speed_select|cnt_tx[8] (
// Equation(s):
// \speed_select|cnt_tx [8] = DFFEAS((\speed_select|cnt_tx [8] $ ((!(!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[7]~15 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[8]~9  = CARRY(((\speed_select|cnt_tx [8] & !\speed_select|cnt_tx[7]~15 )))
// \speed_select|cnt_tx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_tx [8] & !\speed_select|cnt_tx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[7]~15 ),
	.cin1(\speed_select|cnt_tx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [8]),
	.cout(),
	.cout0(\speed_select|cnt_tx[8]~9 ),
	.cout1(\speed_select|cnt_tx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[8] .cin0_used = "true";
defparam \speed_select|cnt_tx[8] .cin1_used = "true";
defparam \speed_select|cnt_tx[8] .cin_used = "true";
defparam \speed_select|cnt_tx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_tx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \speed_select|cnt_tx[9] (
// Equation(s):
// \speed_select|cnt_tx [9] = DFFEAS(\speed_select|cnt_tx [9] $ (((((!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[8]~9 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[9]~1  = CARRY(((!\speed_select|cnt_tx[8]~9 )) # (!\speed_select|cnt_tx [9]))
// \speed_select|cnt_tx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_tx[8]~9COUT1_33 )) # (!\speed_select|cnt_tx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[8]~9 ),
	.cin1(\speed_select|cnt_tx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [9]),
	.cout(),
	.cout0(\speed_select|cnt_tx[9]~1 ),
	.cout1(\speed_select|cnt_tx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[9] .cin0_used = "true";
defparam \speed_select|cnt_tx[9] .cin1_used = "true";
defparam \speed_select|cnt_tx[9] .cin_used = "true";
defparam \speed_select|cnt_tx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \speed_select|cnt_tx[10] (
// Equation(s):
// \speed_select|cnt_tx [10] = DFFEAS(\speed_select|cnt_tx [10] $ ((((!(!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[9]~1 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[9]~1COUT1_34 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[10]~5  = CARRY((\speed_select|cnt_tx [10] & ((!\speed_select|cnt_tx[9]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[9]~1 ),
	.cin1(\speed_select|cnt_tx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [10]),
	.cout(\speed_select|cnt_tx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[10] .cin0_used = "true";
defparam \speed_select|cnt_tx[10] .cin1_used = "true";
defparam \speed_select|cnt_tx[10] .cin_used = "true";
defparam \speed_select|cnt_tx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \speed_select|cnt_tx[11] (
// Equation(s):
// \speed_select|cnt_tx [11] = DFFEAS(\speed_select|cnt_tx [11] $ ((((\speed_select|cnt_tx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[11]~7  = CARRY(((!\speed_select|cnt_tx[10]~5 )) # (!\speed_select|cnt_tx [11]))
// \speed_select|cnt_tx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_tx[10]~5 )) # (!\speed_select|cnt_tx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [11]),
	.cout(),
	.cout0(\speed_select|cnt_tx[11]~7 ),
	.cout1(\speed_select|cnt_tx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[11] .cin_used = "true";
defparam \speed_select|cnt_tx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \speed_select|cnt_tx[12] (
// Equation(s):
// \speed_select|cnt_tx [12] = DFFEAS((((!\speed_select|cnt_tx[10]~5  & \speed_select|cnt_tx[11]~7 ) # (\speed_select|cnt_tx[10]~5  & \speed_select|cnt_tx[11]~7COUT1_35 ) $ (!\speed_select|cnt_tx [12]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_tx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[10]~5 ),
	.cin0(\speed_select|cnt_tx[11]~7 ),
	.cin1(\speed_select|cnt_tx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[12] .cin0_used = "true";
defparam \speed_select|cnt_tx[12] .cin1_used = "true";
defparam \speed_select|cnt_tx[12] .cin_used = "true";
defparam \speed_select|cnt_tx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_tx[12] .operation_mode = "normal";
defparam \speed_select|cnt_tx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS(\speed_select|cnt_rx [3] $ (((((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 )) # (!\speed_select|cnt_rx [3]))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 )) # (!\speed_select|cnt_rx [3]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [4])) # (!\speed_select|cnt_rx [5])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [6]),
	.datac(\speed_select|cnt_rx [4]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "3313";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS(\speed_select|cnt_rx [12] $ ((((!(!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "a5a5";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [0] & ((\speed_select|cnt_rx [7]) # (\speed_select|cnt_rx [1]))) # (!\speed_select|cnt_rx [0] & (\speed_select|cnt_rx [7] & \speed_select|cnt_rx [1])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|cnt_rx [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "feea";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [7] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "8e0c";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "5f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~1_combout  & \speed_select|always2~4_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ ((((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "aa5a";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "f078";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "c387";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # (\my_uart_rx|rx_count [1]))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [1])))) # 
// (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_count [3])), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ecc4";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "3f3f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff02";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \my_uart_tx|tx_count[1] (
// Equation(s):
// \my_uart_tx|tx_count [1] = DFFEAS(\my_uart_tx|tx_count [1] $ (((!\my_uart_tx|tx_count [3] & ((\my_uart_tx|tx_count [0]))))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(vcc),
	.datad(\my_uart_tx|tx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[1] .lut_mask = "99cc";
defparam \my_uart_tx|tx_count[1] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[1] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[1] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \my_uart_tx|tx_count[2] (
// Equation(s):
// \my_uart_tx|tx_count [2] = DFFEAS(\my_uart_tx|tx_count [2] $ (((!\my_uart_tx|tx_count [3] & (\my_uart_tx|tx_count [0] & \my_uart_tx|tx_count [1])))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [0]),
	.datac(\my_uart_tx|tx_count [1]),
	.datad(\my_uart_tx|tx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[2] .lut_mask = "bf40";
defparam \my_uart_tx|tx_count[2] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[2] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[2] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \my_uart_tx|tx_count[0] (
// Equation(s):
// \my_uart_tx|tx_count [0] = DFFEAS(\my_uart_tx|tx_count [0] $ ((((!\my_uart_tx|tx_count [2] & !\my_uart_tx|tx_count [1])) # (!\my_uart_tx|tx_count [3]))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [2]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [3]),
	.datad(\my_uart_tx|tx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[0] .lut_mask = "e01f";
defparam \my_uart_tx|tx_count[0] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[0] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[0] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \my_uart_tx|tx_count[3] (
// Equation(s):
// \my_uart_tx|tx_count [3] = DFFEAS((\my_uart_tx|tx_count [3] & (((\my_uart_tx|tx_count [1]) # (\my_uart_tx|tx_count [2])) # (!\my_uart_tx|tx_count [0]))) # (!\my_uart_tx|tx_count [3] & (\my_uart_tx|tx_count [0] & (\my_uart_tx|tx_count [1] & 
// \my_uart_tx|tx_count [2]))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [0]),
	.datac(\my_uart_tx|tx_count [1]),
	.datad(\my_uart_tx|tx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[3] .lut_mask = "eaa2";
defparam \my_uart_tx|tx_count[3] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[3] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[3] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \my_uart_tx|Mux4~0 (
// Equation(s):
// \my_uart_tx|Mux4~0_combout  = (((!\my_uart_tx|tx_count [2] & !\my_uart_tx|tx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|Mux4~0 .lut_mask = "000f";
defparam \my_uart_tx|Mux4~0 .operation_mode = "normal";
defparam \my_uart_tx|Mux4~0 .output_mode = "comb_only";
defparam \my_uart_tx|Mux4~0 .register_cascade_mode = "off";
defparam \my_uart_tx|Mux4~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \my_uart_tx|tx_complete_reg~1 (
// Equation(s):
// \my_uart_tx|tx_complete_reg~1_combout  = (((!\my_uart_tx|tx_enable_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_tx|tx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|tx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_tx|tx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_tx|tx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_tx|tx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_tx|tx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \my_uart_tx|tx_complete_reg (
// Equation(s):
// \my_uart_tx|tx_complete_reg~regout  = DFFEAS((\my_uart_tx|tx_complete_reg~regout ) # ((!\my_uart_tx|tx_count [3] & (!\my_uart_tx|tx_count [0] & \my_uart_tx|Mux4~0_combout ))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), 
// !\my_uart_tx|tx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_complete_reg~regout ),
	.datab(\my_uart_tx|tx_count [3]),
	.datac(\my_uart_tx|tx_count [0]),
	.datad(\my_uart_tx|Mux4~0_combout ),
	.aclr(\my_uart_tx|tx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_complete_reg .lut_mask = "abaa";
defparam \my_uart_tx|tx_complete_reg .operation_mode = "normal";
defparam \my_uart_tx|tx_complete_reg .output_mode = "reg_only";
defparam \my_uart_tx|tx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_tx|tx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \my_uart_tx|tx_enable_reg~0 (
// Equation(s):
// \my_uart_tx|tx_enable_reg~0_combout  = (((\my_uart_tx|tx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_tx|tx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|tx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_tx|tx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_tx|tx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_tx|tx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_tx|tx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \my_uart_tx|tx_enable_reg (
// Equation(s):
// \my_uart_tx|tx_enable_reg~regout  = DFFEAS(VCC, \my_uart_rx|rx_complete_reg~regout , !\my_uart_tx|tx_enable_reg~0_combout , , , , , , )

	.clk(\my_uart_rx|rx_complete_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_tx|tx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_enable_reg .lut_mask = "ffff";
defparam \my_uart_tx|tx_enable_reg .operation_mode = "normal";
defparam \my_uart_tx|tx_enable_reg .output_mode = "reg_only";
defparam \my_uart_tx|tx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_tx|tx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \speed_select|always4~0 (
// Equation(s):
// \speed_select|always4~0_combout  = (((!\speed_select|cnt_tx [9] & \my_uart_tx|tx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_tx [9]),
	.datad(\my_uart_tx|tx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~0 .lut_mask = "0f00";
defparam \speed_select|always4~0 .operation_mode = "normal";
defparam \speed_select|always4~0 .output_mode = "comb_only";
defparam \speed_select|always4~0 .register_cascade_mode = "off";
defparam \speed_select|always4~0 .sum_lutc_input = "datac";
defparam \speed_select|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \speed_select|always4~1 (
// Equation(s):
// \speed_select|always4~1_combout  = (!\speed_select|cnt_tx [12] & (!\speed_select|cnt_tx [10] & (!\speed_select|cnt_tx [11] & \speed_select|always4~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [12]),
	.datab(\speed_select|cnt_tx [10]),
	.datac(\speed_select|cnt_tx [11]),
	.datad(\speed_select|always4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~1 .lut_mask = "0100";
defparam \speed_select|always4~1 .operation_mode = "normal";
defparam \speed_select|always4~1 .output_mode = "comb_only";
defparam \speed_select|always4~1 .register_cascade_mode = "off";
defparam \speed_select|always4~1 .sum_lutc_input = "datac";
defparam \speed_select|always4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \speed_select|always3~0 (
// Equation(s):
// \speed_select|always3~0_combout  = ((\speed_select|cnt_tx [7] & (\speed_select|cnt_tx [8] & !\speed_select|LessThan3~1_combout ))) # (!\speed_select|always4~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [7]),
	.datab(\speed_select|cnt_tx [8]),
	.datac(\speed_select|LessThan3~1_combout ),
	.datad(\speed_select|always4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always3~0 .lut_mask = "08ff";
defparam \speed_select|always3~0 .operation_mode = "normal";
defparam \speed_select|always3~0 .output_mode = "comb_only";
defparam \speed_select|always3~0 .register_cascade_mode = "off";
defparam \speed_select|always3~0 .sum_lutc_input = "datac";
defparam \speed_select|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \speed_select|always4~2 (
// Equation(s):
// \speed_select|always4~2_combout  = (\speed_select|cnt_tx [2]) # ((\speed_select|cnt_tx [1] & ((\speed_select|cnt_tx [0]) # (\speed_select|cnt_tx [7]))) # (!\speed_select|cnt_tx [1] & (\speed_select|cnt_tx [0] & \speed_select|cnt_tx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [1]),
	.datab(\speed_select|cnt_tx [0]),
	.datac(\speed_select|cnt_tx [2]),
	.datad(\speed_select|cnt_tx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~2 .lut_mask = "fef8";
defparam \speed_select|always4~2 .operation_mode = "normal";
defparam \speed_select|always4~2 .output_mode = "comb_only";
defparam \speed_select|always4~2 .register_cascade_mode = "off";
defparam \speed_select|always4~2 .sum_lutc_input = "datac";
defparam \speed_select|always4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \speed_select|always4~3 (
// Equation(s):
// \speed_select|always4~3_combout  = (\speed_select|cnt_tx [4] & (((\speed_select|always4~2_combout  & \speed_select|cnt_tx [3])) # (!\speed_select|cnt_tx [7]))) # (!\speed_select|cnt_tx [4] & (!\speed_select|cnt_tx [7] & (\speed_select|always4~2_combout  & 
// \speed_select|cnt_tx [3])))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [4]),
	.datab(\speed_select|cnt_tx [7]),
	.datac(\speed_select|always4~2_combout ),
	.datad(\speed_select|cnt_tx [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~3 .lut_mask = "b222";
defparam \speed_select|always4~3 .operation_mode = "normal";
defparam \speed_select|always4~3 .output_mode = "comb_only";
defparam \speed_select|always4~3 .register_cascade_mode = "off";
defparam \speed_select|always4~3 .sum_lutc_input = "datac";
defparam \speed_select|always4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \speed_select|always4~4 (
// Equation(s):
// \speed_select|always4~4_combout  = (\speed_select|cnt_tx [6] & (((!\speed_select|cnt_tx [5] & !\speed_select|always4~3_combout )) # (!\speed_select|cnt_tx [7]))) # (!\speed_select|cnt_tx [6] & ((\speed_select|cnt_tx [7]) # ((\speed_select|cnt_tx [5]) # 
// (\speed_select|always4~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [6]),
	.datab(\speed_select|cnt_tx [7]),
	.datac(\speed_select|cnt_tx [5]),
	.datad(\speed_select|always4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~4 .lut_mask = "777e";
defparam \speed_select|always4~4 .operation_mode = "normal";
defparam \speed_select|always4~4 .output_mode = "comb_only";
defparam \speed_select|always4~4 .register_cascade_mode = "off";
defparam \speed_select|always4~4 .sum_lutc_input = "datac";
defparam \speed_select|always4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \speed_select|buad_clk_tx_reg (
// Equation(s):
// \speed_select|buad_clk_tx_reg~regout  = DFFEAS((!\speed_select|cnt_tx [8] & (((\speed_select|always4~1_combout  & \speed_select|always4~4_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [8]),
	.datab(vcc),
	.datac(\speed_select|always4~1_combout ),
	.datad(\speed_select|always4~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_tx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_tx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_tx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_tx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_tx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_tx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_tx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "00a0";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (!\my_uart_rx|rx_count [3] & (((\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "5500";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|Mux2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "ea00";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \my_uart_rx|rx_data_reg [3] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[1]~3 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~3_combout  = (!\my_uart_rx|rx_count [3] & (\rs232_rx~combout  & (!\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~3 .lut_mask = "0400";
defparam \my_uart_rx|rx_data_temp[1]~3 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~3 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~3 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_count [3]) # ((\my_uart_rx|rx_count [2]) # (\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "fefb";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[1]~3_combout  & (((\my_uart_rx|rx_data_temp[0]~6_combout  & \my_uart_rx|rx_data_temp [0])) # (!\my_uart_rx|rx_count [0]))) # (!\my_uart_rx|rx_data_temp[1]~3_combout  & 
// (((\my_uart_rx|rx_data_temp[0]~6_combout  & \my_uart_rx|rx_data_temp [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~3_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "f222";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [4]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_data_temp [4] & 
// \my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "d8a0";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (!\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "0550";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~2_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux7~3_combout , , 
// , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|Mux7~2_combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "0440";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS((((\my_uart_rx|rx_data_temp [4]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[1]~3_combout ) # ((!\my_uart_rx|rx_data_reg[7]~0_combout  & \my_uart_rx|rx_data_temp [1])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [1])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~3_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "bf88";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS((((\my_uart_rx|rx_data_temp [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~3_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux7~3_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux7~3_combout ),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[6]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[6]~0_combout  = (!\my_uart_rx|rx_count [2] & (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6]~0 .lut_mask = "0400";
defparam \my_uart_rx|rx_data_temp[6]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[6]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[6]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[6]~1_combout  = ((!\my_uart_rx|rx_count [2] & ((!\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[6]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[6]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [3] $ (\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[6]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[6]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[6]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[6]~1_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "ceaa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[6]~0_combout ) # ((!\my_uart_rx|rx_data_temp[6]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[6]~1_combout ),
	.datab(\my_uart_rx|rx_data_temp[6]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "dcf0";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \my_uart_rx|rx_data_reg [7] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \Equal0~0  = (((!C1_rx_data_reg[6] & !\my_uart_rx|rx_data_reg [7])))
// \my_uart_rx|rx_data_reg [6] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (C1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [3] & (C1_rx_data_reg[0] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [0] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_count [1] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "da80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux6~2_combout  & ((\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|Mux6~2_combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "4400";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [3] & (C1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \my_uart_tx|Decoder0~0 (
// Equation(s):
// \my_uart_tx|Decoder0~0_combout  = (!\my_uart_tx|tx_count [3] & (!\my_uart_tx|tx_count [1] & (!\my_uart_tx|tx_count [2] & \my_uart_tx|tx_count [0])))

	.clk(gnd),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|Decoder0~0 .lut_mask = "0100";
defparam \my_uart_tx|Decoder0~0 .operation_mode = "normal";
defparam \my_uart_tx|Decoder0~0 .output_mode = "comb_only";
defparam \my_uart_tx|Decoder0~0 .register_cascade_mode = "off";
defparam \my_uart_tx|Decoder0~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \my_uart_tx|tx_data_reg[5] (
// Equation(s):
// \my_uart_tx|tx_data_reg [5] = DFFEAS((((\my_uart_rx|rx_data_reg [5]))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , \my_uart_tx|Decoder0~0_combout , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[5] .lut_mask = "ff00";
defparam \my_uart_tx|tx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[5] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[5] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \my_uart_tx|tx_data_reg[2] (
// Equation(s):
// \my_uart_tx|tx_data_reg [2] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , \my_uart_tx|Decoder0~0_combout , \my_uart_rx|rx_data_reg [2], , , VCC)

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_reg [2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[2] .lut_mask = "0000";
defparam \my_uart_tx|tx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[2] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[2] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \my_uart_tx|tx_data_reg[3] (
// Equation(s):
// \my_uart_tx|Mux4~2  = (\my_uart_tx|tx_count [0] & ((\my_uart_tx|tx_count [1]) # ((D1_tx_data_reg[3])))) # (!\my_uart_tx|tx_count [0] & (!\my_uart_tx|tx_count [1] & ((\my_uart_tx|tx_data_reg [2]))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_rx|rx_data_reg [3]),
	.datad(\my_uart_tx|tx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~2 ),
	.regout(\my_uart_tx|tx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[3] .lut_mask = "b9a8";
defparam \my_uart_tx|tx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[3] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \my_uart_tx|tx_data_reg[4] (
// Equation(s):
// \my_uart_tx|Mux4~3  = (\my_uart_tx|tx_count [1] & ((\my_uart_tx|Mux4~2  & (\my_uart_tx|tx_data_reg [5])) # (!\my_uart_tx|Mux4~2  & ((D1_tx_data_reg[4]))))) # (!\my_uart_tx|tx_count [1] & (((\my_uart_tx|Mux4~2 ))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_data_reg [5]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_rx|rx_data_reg [4]),
	.datad(\my_uart_tx|Mux4~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~3 ),
	.regout(\my_uart_tx|tx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[4] .lut_mask = "bbc0";
defparam \my_uart_tx|tx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[4] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[4] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \my_uart_tx|tx_data_reg[7] (
// Equation(s):
// \my_uart_tx|Mux4~1  = (\my_uart_tx|tx_count [3] & (((\my_uart_tx|tx_count [0] & D1_tx_data_reg[7])) # (!\my_uart_tx|Mux4~0_combout )))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [3]),
	.datac(\my_uart_rx|rx_data_reg [7]),
	.datad(\my_uart_tx|Mux4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~1 ),
	.regout(\my_uart_tx|tx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[7] .lut_mask = "80cc";
defparam \my_uart_tx|tx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[7] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \my_uart_tx|tx_data_reg[0] (
// Equation(s):
// \my_uart_tx|tx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , \my_uart_tx|Decoder0~0_combout , \my_uart_rx|rx_data_reg [0], , , VCC)

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_reg [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_tx|tx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \my_uart_tx|tx_data_reg[6] (
// Equation(s):
// \my_uart_tx|Mux4~4  = (\my_uart_tx|tx_count [1] & (\my_uart_tx|tx_data_reg [0] & ((!\my_uart_tx|tx_count [3])))) # (!\my_uart_tx|tx_count [1] & (((!D1_tx_data_reg[6] & \my_uart_tx|tx_count [3]))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_data_reg [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_rx|rx_data_reg [6]),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~4 ),
	.regout(\my_uart_tx|tx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[6] .lut_mask = "0388";
defparam \my_uart_tx|tx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[6] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[6] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \my_uart_tx|tx_data_reg[1] (
// Equation(s):
// \my_uart_tx|Mux4~5  = (\my_uart_tx|tx_count [0] & (\my_uart_tx|tx_count [1] & (D1_tx_data_reg[1]))) # (!\my_uart_tx|tx_count [0] & (\my_uart_tx|tx_count [1] $ (((!\my_uart_tx|Mux4~4 )))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_rx|rx_data_reg [1]),
	.datad(\my_uart_tx|Mux4~4 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~5 ),
	.regout(\my_uart_tx|tx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[1] .lut_mask = "c491";
defparam \my_uart_tx|tx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[1] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[1] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \my_uart_tx|uart_tx_reg (
// Equation(s):
// \my_uart_tx|uart_tx_reg~regout  = DFFEAS((!\my_uart_tx|Mux4~1  & ((\my_uart_tx|tx_count [2] & (!\my_uart_tx|Mux4~3 )) # (!\my_uart_tx|tx_count [2] & ((!\my_uart_tx|Mux4~5 ))))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [2]),
	.datab(\my_uart_tx|Mux4~3 ),
	.datac(\my_uart_tx|Mux4~1 ),
	.datad(\my_uart_tx|Mux4~5 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|uart_tx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|uart_tx_reg .lut_mask = "0207";
defparam \my_uart_tx|uart_tx_reg .operation_mode = "normal";
defparam \my_uart_tx|uart_tx_reg .output_mode = "reg_only";
defparam \my_uart_tx|uart_tx_reg .register_cascade_mode = "off";
defparam \my_uart_tx|uart_tx_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|uart_tx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , \rst_n~combout , , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = \Flag_temp~regout  $ ((((\flag_reg~regout ))))

	.clk(gnd),
	.dataa(\Flag_temp~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "55aa";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "4000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # ((\Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(vcc),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "5544";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (!\Equal1~0  & ((\Selector1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((!\Equal1~0  & \Selector1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7350";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Flag_temp~regout ),
	.datab(\flag_reg~regout ),
	.datac(\Current.SAVE~regout ),
	.datad(\Current.IDLE~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "0900";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))) # (!Buff_temp[3] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [3])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// Rx_cmd[3] = DFFEAS((((Buff_temp[3]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "ff00";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_only";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "datac";
defparam \Rx_cmd[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[0]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[0]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// Rx_cmd[0] = DFFEAS((((Buff_temp[0]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "ff00";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_only";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "datac";
defparam \Rx_cmd[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1]) # ((\Current.WAIT~regout  & Buff_temp[1])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[1]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[1]),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eac0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\my_uart_rx|rx_data_reg [2] & ((\Current.S1~regout ) # ((Buff_temp[2] & \Current.WAIT~regout )))) # (!\my_uart_rx|rx_data_reg [2] & (Buff_temp[2] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\my_uart_rx|rx_data_reg [2]),
	.datab(Buff_temp[2]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eca0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// Rx_cmd[2] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_only";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "datac";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~6  = (!Rx_cmd[3] & (Rx_cmd[0] & (Rx_cmd[1] & !Rx_cmd[2])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[0]),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0040";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "comb_only";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4]) # ((\Current.WAIT~regout  & Buff_temp[4])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[4]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eac0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((\Current.S1~regout  & ((Buff_temp[4]) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & ((Buff_temp[12])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[4]),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eca0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((\Current.S1~regout  & ((Buff_temp[12]) # ((\Current.WAIT~regout  & Buff_temp[20])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[20]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[20]),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eac0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// Rx_cmd[20] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_only";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "datac";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[5]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[13]) # ((Buff_temp[5] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[5] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eac0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[21]) # ((\Current.S1~regout  & Buff_temp[13])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[13])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[21]),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eca0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((Buff_temp[6] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!Buff_temp[6] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "f888";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[14] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[6])))) # (!Buff_temp[14] & (((\Current.S1~regout  & Buff_temp[6])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "f888";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((\Current.S1~regout  & ((Buff_temp[14]) # ((\Current.WAIT~regout  & Buff_temp[22])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[22]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[22]),
	.datad(Buff_temp[14]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eca0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[15]) # ((\Current.S1~regout  & Buff_temp[7])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Buff_temp[7]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eac0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((\Current.S1~regout  & Buff_temp[15])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[15])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[23]),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[20] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[10]) # ((Buff_temp[2] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[2] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[2]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eac0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// Rx_cmd[10] = DFFEAS((((Buff_temp[10]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "ff00";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_only";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "datac";
defparam \Rx_cmd[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((Buff_temp[9] & \Current.WAIT~regout )))) # (!Buff_temp[1] & (((Buff_temp[9] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[9]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "f888";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// Rx_cmd[9] = DFFEAS((((Buff_temp[9]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "ff00";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_only";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "datac";
defparam \Rx_cmd[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[11] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[3])))) # (!Buff_temp[11] & (\Current.S1~regout  & ((Buff_temp[3])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eca0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((Buff_temp[8] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[0])))) # (!Buff_temp[8] & (((\Current.S1~regout  & Buff_temp[0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[8]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// Rx_cmd[8] = DFFEAS((((Buff_temp[8]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "ff00";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_only";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "datac";
defparam \Rx_cmd[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal2~3  = (Rx_cmd[10] & (Rx_cmd[9] & (Rx_cmd[11] & !Rx_cmd[8])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[9]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "0080";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "comb_only";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[19] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[11])))) # (!Buff_temp[19] & (\Current.S1~regout  & ((Buff_temp[11])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[19]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eca0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// Rx_cmd[19] = DFFEAS((((Buff_temp[19]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "ff00";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "datac";
defparam \Rx_cmd[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[17] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[9])))) # (!Buff_temp[17] & (\Current.S1~regout  & (Buff_temp[9]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[17]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[9]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eac0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// Rx_cmd[17] = DFFEAS((((Buff_temp[17]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "ff00";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_only";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "datac";
defparam \Rx_cmd[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[18]) # ((\Current.S1~regout  & Buff_temp[10])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[10])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[18]),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eca0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[8] & ((\Current.S1~regout ) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!Buff_temp[8] & (((Buff_temp[16] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[8]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[16]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// Rx_cmd[16] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0000";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_only";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "datac";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[19] & (!Rx_cmd[17] & (Rx_cmd[18] & Rx_cmd[16])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "1000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "comb_only";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// Rx_cmd[12] = DFFEAS((((Buff_temp[12]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "ff00";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_only";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "datac";
defparam \Rx_cmd[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS((((Buff_temp[15]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "ff00";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[12] & (!Rx_cmd[15] & (Rx_cmd[14] & !Rx_cmd[13])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~0  & (\Equal2~3  & (\Equal2~1  & \Equal2~2 )))

	.clk(gnd),
	.dataa(\Equal2~0 ),
	.datab(\Equal2~3 ),
	.datac(\Equal2~1 ),
	.datad(\Equal2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// Rx_cmd[4] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_only";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "datac";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS((((Buff_temp[5]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "ff00";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~5  = (!Rx_cmd[4] & (!Rx_cmd[7] & (Rx_cmd[6] & !Rx_cmd[5])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[6]),
	.datad(Rx_cmd[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "0010";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \led~reg0 (
// Equation(s):
// \Equal2~7  = (\Equal2~6  & (((\Equal2~4_combout  & \Equal2~5 ))))
// \led~reg0_regout  = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~6 ),
	.datab(vcc),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~5 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "a000";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_and_comb";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell linkENC(
// Equation(s):
// \linkENC~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , , \Equal2~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~7 ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkENC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkENC.lut_mask = "0000";
defparam linkENC.operation_mode = "normal";
defparam linkENC.output_mode = "reg_only";
defparam linkENC.register_cascade_mode = "off";
defparam linkENC.sum_lutc_input = "datac";
defparam linkENC.synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \enc|count_reg[0] (
// Equation(s):
// \enc|count_reg [0] = DFFEAS((!\enc|count_reg [0]), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[0]~21  = CARRY((\enc|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [0]),
	.cout(\enc|count_reg[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[0] .lut_mask = "55aa";
defparam \enc|count_reg[0] .operation_mode = "arithmetic";
defparam \enc|count_reg[0] .output_mode = "reg_only";
defparam \enc|count_reg[0] .register_cascade_mode = "off";
defparam \enc|count_reg[0] .sum_lutc_input = "datac";
defparam \enc|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \enc|count_reg[1] (
// Equation(s):
// \enc|count_reg [1] = DFFEAS(\enc|count_reg [1] $ ((((\enc|count_reg[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[1]~23  = CARRY(((!\enc|count_reg[0]~21 )) # (!\enc|count_reg [1]))
// \enc|count_reg[1]~23COUT1_65  = CARRY(((!\enc|count_reg[0]~21 )) # (!\enc|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [1]),
	.cout(),
	.cout0(\enc|count_reg[1]~23 ),
	.cout1(\enc|count_reg[1]~23COUT1_65 ));
// synopsys translate_off
defparam \enc|count_reg[1] .cin_used = "true";
defparam \enc|count_reg[1] .lut_mask = "5a5f";
defparam \enc|count_reg[1] .operation_mode = "arithmetic";
defparam \enc|count_reg[1] .output_mode = "reg_only";
defparam \enc|count_reg[1] .register_cascade_mode = "off";
defparam \enc|count_reg[1] .sum_lutc_input = "cin";
defparam \enc|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \enc|count_reg[2] (
// Equation(s):
// \enc|count_reg [2] = DFFEAS((\enc|count_reg [2] $ ((!(!\enc|count_reg[0]~21  & \enc|count_reg[1]~23 ) # (\enc|count_reg[0]~21  & \enc|count_reg[1]~23COUT1_65 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , 
// )
// \enc|count_reg[2]~25  = CARRY(((\enc|count_reg [2] & !\enc|count_reg[1]~23 )))
// \enc|count_reg[2]~25COUT1_66  = CARRY(((\enc|count_reg [2] & !\enc|count_reg[1]~23COUT1_65 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[0]~21 ),
	.cin0(\enc|count_reg[1]~23 ),
	.cin1(\enc|count_reg[1]~23COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [2]),
	.cout(),
	.cout0(\enc|count_reg[2]~25 ),
	.cout1(\enc|count_reg[2]~25COUT1_66 ));
// synopsys translate_off
defparam \enc|count_reg[2] .cin0_used = "true";
defparam \enc|count_reg[2] .cin1_used = "true";
defparam \enc|count_reg[2] .cin_used = "true";
defparam \enc|count_reg[2] .lut_mask = "c30c";
defparam \enc|count_reg[2] .operation_mode = "arithmetic";
defparam \enc|count_reg[2] .output_mode = "reg_only";
defparam \enc|count_reg[2] .register_cascade_mode = "off";
defparam \enc|count_reg[2] .sum_lutc_input = "cin";
defparam \enc|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \enc|count_reg[3] (
// Equation(s):
// \enc|count_reg [3] = DFFEAS((\enc|count_reg [3] $ (((!\enc|count_reg[0]~21  & \enc|count_reg[2]~25 ) # (\enc|count_reg[0]~21  & \enc|count_reg[2]~25COUT1_66 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , 
// )
// \enc|count_reg[3]~27  = CARRY(((!\enc|count_reg[2]~25 ) # (!\enc|count_reg [3])))
// \enc|count_reg[3]~27COUT1_67  = CARRY(((!\enc|count_reg[2]~25COUT1_66 ) # (!\enc|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[0]~21 ),
	.cin0(\enc|count_reg[2]~25 ),
	.cin1(\enc|count_reg[2]~25COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [3]),
	.cout(),
	.cout0(\enc|count_reg[3]~27 ),
	.cout1(\enc|count_reg[3]~27COUT1_67 ));
// synopsys translate_off
defparam \enc|count_reg[3] .cin0_used = "true";
defparam \enc|count_reg[3] .cin1_used = "true";
defparam \enc|count_reg[3] .cin_used = "true";
defparam \enc|count_reg[3] .lut_mask = "3c3f";
defparam \enc|count_reg[3] .operation_mode = "arithmetic";
defparam \enc|count_reg[3] .output_mode = "reg_only";
defparam \enc|count_reg[3] .register_cascade_mode = "off";
defparam \enc|count_reg[3] .sum_lutc_input = "cin";
defparam \enc|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \enc|count_reg[4] (
// Equation(s):
// \enc|count_reg [4] = DFFEAS(\enc|count_reg [4] $ ((((!(!\enc|count_reg[0]~21  & \enc|count_reg[3]~27 ) # (\enc|count_reg[0]~21  & \enc|count_reg[3]~27COUT1_67 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout 
// , )
// \enc|count_reg[4]~29  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~27 ))))
// \enc|count_reg[4]~29COUT1_68  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~27COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[0]~21 ),
	.cin0(\enc|count_reg[3]~27 ),
	.cin1(\enc|count_reg[3]~27COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [4]),
	.cout(),
	.cout0(\enc|count_reg[4]~29 ),
	.cout1(\enc|count_reg[4]~29COUT1_68 ));
// synopsys translate_off
defparam \enc|count_reg[4] .cin0_used = "true";
defparam \enc|count_reg[4] .cin1_used = "true";
defparam \enc|count_reg[4] .cin_used = "true";
defparam \enc|count_reg[4] .lut_mask = "a50a";
defparam \enc|count_reg[4] .operation_mode = "arithmetic";
defparam \enc|count_reg[4] .output_mode = "reg_only";
defparam \enc|count_reg[4] .register_cascade_mode = "off";
defparam \enc|count_reg[4] .sum_lutc_input = "cin";
defparam \enc|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \enc|count_reg[5] (
// Equation(s):
// \enc|count_reg [5] = DFFEAS((\enc|count_reg [5] $ (((!\enc|count_reg[0]~21  & \enc|count_reg[4]~29 ) # (\enc|count_reg[0]~21  & \enc|count_reg[4]~29COUT1_68 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , 
// )
// \enc|count_reg[5]~31  = CARRY(((!\enc|count_reg[4]~29COUT1_68 ) # (!\enc|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[0]~21 ),
	.cin0(\enc|count_reg[4]~29 ),
	.cin1(\enc|count_reg[4]~29COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [5]),
	.cout(\enc|count_reg[5]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[5] .cin0_used = "true";
defparam \enc|count_reg[5] .cin1_used = "true";
defparam \enc|count_reg[5] .cin_used = "true";
defparam \enc|count_reg[5] .lut_mask = "3c3f";
defparam \enc|count_reg[5] .operation_mode = "arithmetic";
defparam \enc|count_reg[5] .output_mode = "reg_only";
defparam \enc|count_reg[5] .register_cascade_mode = "off";
defparam \enc|count_reg[5] .sum_lutc_input = "cin";
defparam \enc|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \enc|count_reg[6] (
// Equation(s):
// \enc|count_reg [6] = DFFEAS((\enc|count_reg [6] $ ((!\enc|count_reg[5]~31 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[6]~33  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~31 )))
// \enc|count_reg[6]~33COUT1_69  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~31 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[5]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [6]),
	.cout(),
	.cout0(\enc|count_reg[6]~33 ),
	.cout1(\enc|count_reg[6]~33COUT1_69 ));
// synopsys translate_off
defparam \enc|count_reg[6] .cin_used = "true";
defparam \enc|count_reg[6] .lut_mask = "c30c";
defparam \enc|count_reg[6] .operation_mode = "arithmetic";
defparam \enc|count_reg[6] .output_mode = "reg_only";
defparam \enc|count_reg[6] .register_cascade_mode = "off";
defparam \enc|count_reg[6] .sum_lutc_input = "cin";
defparam \enc|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \enc|count_reg[7] (
// Equation(s):
// \enc|count_reg [7] = DFFEAS((\enc|count_reg [7] $ (((!\enc|count_reg[5]~31  & \enc|count_reg[6]~33 ) # (\enc|count_reg[5]~31  & \enc|count_reg[6]~33COUT1_69 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , 
// )
// \enc|count_reg[7]~35  = CARRY(((!\enc|count_reg[6]~33 ) # (!\enc|count_reg [7])))
// \enc|count_reg[7]~35COUT1_70  = CARRY(((!\enc|count_reg[6]~33COUT1_69 ) # (!\enc|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[5]~31 ),
	.cin0(\enc|count_reg[6]~33 ),
	.cin1(\enc|count_reg[6]~33COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [7]),
	.cout(),
	.cout0(\enc|count_reg[7]~35 ),
	.cout1(\enc|count_reg[7]~35COUT1_70 ));
// synopsys translate_off
defparam \enc|count_reg[7] .cin0_used = "true";
defparam \enc|count_reg[7] .cin1_used = "true";
defparam \enc|count_reg[7] .cin_used = "true";
defparam \enc|count_reg[7] .lut_mask = "3c3f";
defparam \enc|count_reg[7] .operation_mode = "arithmetic";
defparam \enc|count_reg[7] .output_mode = "reg_only";
defparam \enc|count_reg[7] .register_cascade_mode = "off";
defparam \enc|count_reg[7] .sum_lutc_input = "cin";
defparam \enc|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \enc|count_reg[8] (
// Equation(s):
// \enc|count_reg [8] = DFFEAS((\enc|count_reg [8] $ ((!(!\enc|count_reg[5]~31  & \enc|count_reg[7]~35 ) # (\enc|count_reg[5]~31  & \enc|count_reg[7]~35COUT1_70 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , 
// )
// \enc|count_reg[8]~13  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~35 )))
// \enc|count_reg[8]~13COUT1_71  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~35COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[5]~31 ),
	.cin0(\enc|count_reg[7]~35 ),
	.cin1(\enc|count_reg[7]~35COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [8]),
	.cout(),
	.cout0(\enc|count_reg[8]~13 ),
	.cout1(\enc|count_reg[8]~13COUT1_71 ));
// synopsys translate_off
defparam \enc|count_reg[8] .cin0_used = "true";
defparam \enc|count_reg[8] .cin1_used = "true";
defparam \enc|count_reg[8] .cin_used = "true";
defparam \enc|count_reg[8] .lut_mask = "c30c";
defparam \enc|count_reg[8] .operation_mode = "arithmetic";
defparam \enc|count_reg[8] .output_mode = "reg_only";
defparam \enc|count_reg[8] .register_cascade_mode = "off";
defparam \enc|count_reg[8] .sum_lutc_input = "cin";
defparam \enc|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \enc|count_reg[9] (
// Equation(s):
// \enc|count_reg [9] = DFFEAS(\enc|count_reg [9] $ (((((!\enc|count_reg[5]~31  & \enc|count_reg[8]~13 ) # (\enc|count_reg[5]~31  & \enc|count_reg[8]~13COUT1_71 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout 
// , )
// \enc|count_reg[9]~15  = CARRY(((!\enc|count_reg[8]~13 )) # (!\enc|count_reg [9]))
// \enc|count_reg[9]~15COUT1_72  = CARRY(((!\enc|count_reg[8]~13COUT1_71 )) # (!\enc|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[5]~31 ),
	.cin0(\enc|count_reg[8]~13 ),
	.cin1(\enc|count_reg[8]~13COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [9]),
	.cout(),
	.cout0(\enc|count_reg[9]~15 ),
	.cout1(\enc|count_reg[9]~15COUT1_72 ));
// synopsys translate_off
defparam \enc|count_reg[9] .cin0_used = "true";
defparam \enc|count_reg[9] .cin1_used = "true";
defparam \enc|count_reg[9] .cin_used = "true";
defparam \enc|count_reg[9] .lut_mask = "5a5f";
defparam \enc|count_reg[9] .operation_mode = "arithmetic";
defparam \enc|count_reg[9] .output_mode = "reg_only";
defparam \enc|count_reg[9] .register_cascade_mode = "off";
defparam \enc|count_reg[9] .sum_lutc_input = "cin";
defparam \enc|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \enc|count_reg[10] (
// Equation(s):
// \enc|count_reg [10] = DFFEAS(\enc|count_reg [10] $ ((((!(!\enc|count_reg[5]~31  & \enc|count_reg[9]~15 ) # (\enc|count_reg[5]~31  & \enc|count_reg[9]~15COUT1_72 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[10]~17  = CARRY((\enc|count_reg [10] & ((!\enc|count_reg[9]~15COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[5]~31 ),
	.cin0(\enc|count_reg[9]~15 ),
	.cin1(\enc|count_reg[9]~15COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [10]),
	.cout(\enc|count_reg[10]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[10] .cin0_used = "true";
defparam \enc|count_reg[10] .cin1_used = "true";
defparam \enc|count_reg[10] .cin_used = "true";
defparam \enc|count_reg[10] .lut_mask = "a50a";
defparam \enc|count_reg[10] .operation_mode = "arithmetic";
defparam \enc|count_reg[10] .output_mode = "reg_only";
defparam \enc|count_reg[10] .register_cascade_mode = "off";
defparam \enc|count_reg[10] .sum_lutc_input = "cin";
defparam \enc|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \enc|count_reg[11] (
// Equation(s):
// \enc|count_reg [11] = DFFEAS(\enc|count_reg [11] $ ((((\enc|count_reg[10]~17 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[11]~19  = CARRY(((!\enc|count_reg[10]~17 )) # (!\enc|count_reg [11]))
// \enc|count_reg[11]~19COUT1_73  = CARRY(((!\enc|count_reg[10]~17 )) # (!\enc|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[10]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [11]),
	.cout(),
	.cout0(\enc|count_reg[11]~19 ),
	.cout1(\enc|count_reg[11]~19COUT1_73 ));
// synopsys translate_off
defparam \enc|count_reg[11] .cin_used = "true";
defparam \enc|count_reg[11] .lut_mask = "5a5f";
defparam \enc|count_reg[11] .operation_mode = "arithmetic";
defparam \enc|count_reg[11] .output_mode = "reg_only";
defparam \enc|count_reg[11] .register_cascade_mode = "off";
defparam \enc|count_reg[11] .sum_lutc_input = "cin";
defparam \enc|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \enc|count_reg[12] (
// Equation(s):
// \enc|count_reg [12] = DFFEAS(\enc|count_reg [12] $ ((((!(!\enc|count_reg[10]~17  & \enc|count_reg[11]~19 ) # (\enc|count_reg[10]~17  & \enc|count_reg[11]~19COUT1_73 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[12]~3  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~19 ))))
// \enc|count_reg[12]~3COUT1_74  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~19COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[10]~17 ),
	.cin0(\enc|count_reg[11]~19 ),
	.cin1(\enc|count_reg[11]~19COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [12]),
	.cout(),
	.cout0(\enc|count_reg[12]~3 ),
	.cout1(\enc|count_reg[12]~3COUT1_74 ));
// synopsys translate_off
defparam \enc|count_reg[12] .cin0_used = "true";
defparam \enc|count_reg[12] .cin1_used = "true";
defparam \enc|count_reg[12] .cin_used = "true";
defparam \enc|count_reg[12] .lut_mask = "a50a";
defparam \enc|count_reg[12] .operation_mode = "arithmetic";
defparam \enc|count_reg[12] .output_mode = "reg_only";
defparam \enc|count_reg[12] .register_cascade_mode = "off";
defparam \enc|count_reg[12] .sum_lutc_input = "cin";
defparam \enc|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \enc|count_reg[13] (
// Equation(s):
// \enc|count_reg [13] = DFFEAS((\enc|count_reg [13] $ (((!\enc|count_reg[10]~17  & \enc|count_reg[12]~3 ) # (\enc|count_reg[10]~17  & \enc|count_reg[12]~3COUT1_74 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[13]~1  = CARRY(((!\enc|count_reg[12]~3 ) # (!\enc|count_reg [13])))
// \enc|count_reg[13]~1COUT1_75  = CARRY(((!\enc|count_reg[12]~3COUT1_74 ) # (!\enc|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[10]~17 ),
	.cin0(\enc|count_reg[12]~3 ),
	.cin1(\enc|count_reg[12]~3COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [13]),
	.cout(),
	.cout0(\enc|count_reg[13]~1 ),
	.cout1(\enc|count_reg[13]~1COUT1_75 ));
// synopsys translate_off
defparam \enc|count_reg[13] .cin0_used = "true";
defparam \enc|count_reg[13] .cin1_used = "true";
defparam \enc|count_reg[13] .cin_used = "true";
defparam \enc|count_reg[13] .lut_mask = "3c3f";
defparam \enc|count_reg[13] .operation_mode = "arithmetic";
defparam \enc|count_reg[13] .output_mode = "reg_only";
defparam \enc|count_reg[13] .register_cascade_mode = "off";
defparam \enc|count_reg[13] .sum_lutc_input = "cin";
defparam \enc|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \enc|count_reg[14] (
// Equation(s):
// \enc|count_reg [14] = DFFEAS(\enc|count_reg [14] $ ((((!(!\enc|count_reg[10]~17  & \enc|count_reg[13]~1 ) # (\enc|count_reg[10]~17  & \enc|count_reg[13]~1COUT1_75 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[14]~5  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~1 ))))
// \enc|count_reg[14]~5COUT1_76  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~1COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[10]~17 ),
	.cin0(\enc|count_reg[13]~1 ),
	.cin1(\enc|count_reg[13]~1COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [14]),
	.cout(),
	.cout0(\enc|count_reg[14]~5 ),
	.cout1(\enc|count_reg[14]~5COUT1_76 ));
// synopsys translate_off
defparam \enc|count_reg[14] .cin0_used = "true";
defparam \enc|count_reg[14] .cin1_used = "true";
defparam \enc|count_reg[14] .cin_used = "true";
defparam \enc|count_reg[14] .lut_mask = "a50a";
defparam \enc|count_reg[14] .operation_mode = "arithmetic";
defparam \enc|count_reg[14] .output_mode = "reg_only";
defparam \enc|count_reg[14] .register_cascade_mode = "off";
defparam \enc|count_reg[14] .sum_lutc_input = "cin";
defparam \enc|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \enc|count_reg[15] (
// Equation(s):
// \enc|count_reg [15] = DFFEAS((\enc|count_reg [15] $ (((!\enc|count_reg[10]~17  & \enc|count_reg[14]~5 ) # (\enc|count_reg[10]~17  & \enc|count_reg[14]~5COUT1_76 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[15]~7  = CARRY(((!\enc|count_reg[14]~5COUT1_76 ) # (!\enc|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[10]~17 ),
	.cin0(\enc|count_reg[14]~5 ),
	.cin1(\enc|count_reg[14]~5COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [15]),
	.cout(\enc|count_reg[15]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[15] .cin0_used = "true";
defparam \enc|count_reg[15] .cin1_used = "true";
defparam \enc|count_reg[15] .cin_used = "true";
defparam \enc|count_reg[15] .lut_mask = "3c3f";
defparam \enc|count_reg[15] .operation_mode = "arithmetic";
defparam \enc|count_reg[15] .output_mode = "reg_only";
defparam \enc|count_reg[15] .register_cascade_mode = "off";
defparam \enc|count_reg[15] .sum_lutc_input = "cin";
defparam \enc|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \enc|count_reg[16] (
// Equation(s):
// \enc|count_reg [16] = DFFEAS((\enc|count_reg [16] $ ((!\enc|count_reg[15]~7 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[16]~9  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~7 )))
// \enc|count_reg[16]~9COUT1_77  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~7 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[15]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [16]),
	.cout(),
	.cout0(\enc|count_reg[16]~9 ),
	.cout1(\enc|count_reg[16]~9COUT1_77 ));
// synopsys translate_off
defparam \enc|count_reg[16] .cin_used = "true";
defparam \enc|count_reg[16] .lut_mask = "c30c";
defparam \enc|count_reg[16] .operation_mode = "arithmetic";
defparam \enc|count_reg[16] .output_mode = "reg_only";
defparam \enc|count_reg[16] .register_cascade_mode = "off";
defparam \enc|count_reg[16] .sum_lutc_input = "cin";
defparam \enc|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \enc|count_reg[17] (
// Equation(s):
// \enc|count_reg [17] = DFFEAS((\enc|count_reg [17] $ (((!\enc|count_reg[15]~7  & \enc|count_reg[16]~9 ) # (\enc|count_reg[15]~7  & \enc|count_reg[16]~9COUT1_77 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout 
// , )
// \enc|count_reg[17]~11  = CARRY(((!\enc|count_reg[16]~9 ) # (!\enc|count_reg [17])))
// \enc|count_reg[17]~11COUT1_78  = CARRY(((!\enc|count_reg[16]~9COUT1_77 ) # (!\enc|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[15]~7 ),
	.cin0(\enc|count_reg[16]~9 ),
	.cin1(\enc|count_reg[16]~9COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [17]),
	.cout(),
	.cout0(\enc|count_reg[17]~11 ),
	.cout1(\enc|count_reg[17]~11COUT1_78 ));
// synopsys translate_off
defparam \enc|count_reg[17] .cin0_used = "true";
defparam \enc|count_reg[17] .cin1_used = "true";
defparam \enc|count_reg[17] .cin_used = "true";
defparam \enc|count_reg[17] .lut_mask = "3c3f";
defparam \enc|count_reg[17] .operation_mode = "arithmetic";
defparam \enc|count_reg[17] .output_mode = "reg_only";
defparam \enc|count_reg[17] .register_cascade_mode = "off";
defparam \enc|count_reg[17] .sum_lutc_input = "cin";
defparam \enc|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \enc|LessThan0~0 (
// Equation(s):
// \enc|LessThan0~0_combout  = (\enc|count_reg [14] & (\enc|count_reg [15] & (\enc|count_reg [17] & \enc|count_reg [16])))

	.clk(gnd),
	.dataa(\enc|count_reg [14]),
	.datab(\enc|count_reg [15]),
	.datac(\enc|count_reg [17]),
	.datad(\enc|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~0 .lut_mask = "8000";
defparam \enc|LessThan0~0 .operation_mode = "normal";
defparam \enc|LessThan0~0 .output_mode = "comb_only";
defparam \enc|LessThan0~0 .register_cascade_mode = "off";
defparam \enc|LessThan0~0 .sum_lutc_input = "datac";
defparam \enc|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \enc|LessThan0~2 (
// Equation(s):
// \enc|LessThan0~2_combout  = (((!\enc|count_reg [2]) # (!\enc|count_reg [0])) # (!\enc|count_reg [3])) # (!\enc|count_reg [1])

	.clk(gnd),
	.dataa(\enc|count_reg [1]),
	.datab(\enc|count_reg [3]),
	.datac(\enc|count_reg [0]),
	.datad(\enc|count_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~2 .lut_mask = "7fff";
defparam \enc|LessThan0~2 .operation_mode = "normal";
defparam \enc|LessThan0~2 .output_mode = "comb_only";
defparam \enc|LessThan0~2 .register_cascade_mode = "off";
defparam \enc|LessThan0~2 .sum_lutc_input = "datac";
defparam \enc|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \enc|LessThan0~1 (
// Equation(s):
// \enc|LessThan0~1_combout  = (!\enc|count_reg [9] & (!\enc|count_reg [10] & (!\enc|count_reg [8] & !\enc|count_reg [11])))

	.clk(gnd),
	.dataa(\enc|count_reg [9]),
	.datab(\enc|count_reg [10]),
	.datac(\enc|count_reg [8]),
	.datad(\enc|count_reg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~1 .lut_mask = "0001";
defparam \enc|LessThan0~1 .operation_mode = "normal";
defparam \enc|LessThan0~1 .output_mode = "comb_only";
defparam \enc|LessThan0~1 .register_cascade_mode = "off";
defparam \enc|LessThan0~1 .sum_lutc_input = "datac";
defparam \enc|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \enc|LessThan0~3 (
// Equation(s):
// \enc|LessThan0~3_combout  = ((!\enc|count_reg [5] & (!\enc|count_reg [6] & !\enc|count_reg [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|count_reg [5]),
	.datac(\enc|count_reg [6]),
	.datad(\enc|count_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~3 .lut_mask = "0003";
defparam \enc|LessThan0~3 .operation_mode = "normal";
defparam \enc|LessThan0~3 .output_mode = "comb_only";
defparam \enc|LessThan0~3 .register_cascade_mode = "off";
defparam \enc|LessThan0~3 .sum_lutc_input = "datac";
defparam \enc|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \enc|LessThan0~4 (
// Equation(s):
// \enc|LessThan0~4_combout  = (\enc|LessThan0~1_combout  & (((\enc|LessThan0~2_combout  & \enc|LessThan0~3_combout )) # (!\enc|count_reg [7])))

	.clk(gnd),
	.dataa(\enc|count_reg [7]),
	.datab(\enc|LessThan0~2_combout ),
	.datac(\enc|LessThan0~1_combout ),
	.datad(\enc|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~4 .lut_mask = "d050";
defparam \enc|LessThan0~4 .operation_mode = "normal";
defparam \enc|LessThan0~4 .output_mode = "comb_only";
defparam \enc|LessThan0~4 .register_cascade_mode = "off";
defparam \enc|LessThan0~4 .sum_lutc_input = "datac";
defparam \enc|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \enc|LessThan0~5 (
// Equation(s):
// \enc|LessThan0~5_combout  = ((!\enc|count_reg [13] & ((\enc|LessThan0~4_combout ) # (!\enc|count_reg [12])))) # (!\enc|LessThan0~0_combout )

	.clk(gnd),
	.dataa(\enc|count_reg [12]),
	.datab(\enc|count_reg [13]),
	.datac(\enc|LessThan0~0_combout ),
	.datad(\enc|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~5 .lut_mask = "3f1f";
defparam \enc|LessThan0~5 .operation_mode = "normal";
defparam \enc|LessThan0~5 .output_mode = "comb_only";
defparam \enc|LessThan0~5 .register_cascade_mode = "off";
defparam \enc|LessThan0~5 .sum_lutc_input = "datac";
defparam \enc|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \enc|LessThan0~11 (
// Equation(s):
// \enc|LessThan0~11_combout  = (((!\enc|LessThan0~5_combout ) # (!\enc|LessThan0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|LessThan0~10_combout ),
	.datad(\enc|LessThan0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~11 .lut_mask = "0fff";
defparam \enc|LessThan0~11 .operation_mode = "normal";
defparam \enc|LessThan0~11 .output_mode = "comb_only";
defparam \enc|LessThan0~11 .register_cascade_mode = "off";
defparam \enc|LessThan0~11 .sum_lutc_input = "datac";
defparam \enc|LessThan0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \enc|count_reg[18] (
// Equation(s):
// \enc|count_reg [18] = DFFEAS((\enc|count_reg [18] $ ((!(!\enc|count_reg[15]~7  & \enc|count_reg[17]~11 ) # (\enc|count_reg[15]~7  & \enc|count_reg[17]~11COUT1_78 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[18]~37  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~11 )))
// \enc|count_reg[18]~37COUT1_79  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~11COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[15]~7 ),
	.cin0(\enc|count_reg[17]~11 ),
	.cin1(\enc|count_reg[17]~11COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [18]),
	.cout(),
	.cout0(\enc|count_reg[18]~37 ),
	.cout1(\enc|count_reg[18]~37COUT1_79 ));
// synopsys translate_off
defparam \enc|count_reg[18] .cin0_used = "true";
defparam \enc|count_reg[18] .cin1_used = "true";
defparam \enc|count_reg[18] .cin_used = "true";
defparam \enc|count_reg[18] .lut_mask = "c30c";
defparam \enc|count_reg[18] .operation_mode = "arithmetic";
defparam \enc|count_reg[18] .output_mode = "reg_only";
defparam \enc|count_reg[18] .register_cascade_mode = "off";
defparam \enc|count_reg[18] .sum_lutc_input = "cin";
defparam \enc|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \enc|count_reg[19] (
// Equation(s):
// \enc|count_reg [19] = DFFEAS(\enc|count_reg [19] $ (((((!\enc|count_reg[15]~7  & \enc|count_reg[18]~37 ) # (\enc|count_reg[15]~7  & \enc|count_reg[18]~37COUT1_79 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[19]~39  = CARRY(((!\enc|count_reg[18]~37 )) # (!\enc|count_reg [19]))
// \enc|count_reg[19]~39COUT1_80  = CARRY(((!\enc|count_reg[18]~37COUT1_79 )) # (!\enc|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[15]~7 ),
	.cin0(\enc|count_reg[18]~37 ),
	.cin1(\enc|count_reg[18]~37COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [19]),
	.cout(),
	.cout0(\enc|count_reg[19]~39 ),
	.cout1(\enc|count_reg[19]~39COUT1_80 ));
// synopsys translate_off
defparam \enc|count_reg[19] .cin0_used = "true";
defparam \enc|count_reg[19] .cin1_used = "true";
defparam \enc|count_reg[19] .cin_used = "true";
defparam \enc|count_reg[19] .lut_mask = "5a5f";
defparam \enc|count_reg[19] .operation_mode = "arithmetic";
defparam \enc|count_reg[19] .output_mode = "reg_only";
defparam \enc|count_reg[19] .register_cascade_mode = "off";
defparam \enc|count_reg[19] .sum_lutc_input = "cin";
defparam \enc|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \enc|count_reg[20] (
// Equation(s):
// \enc|count_reg [20] = DFFEAS(\enc|count_reg [20] $ ((((!(!\enc|count_reg[15]~7  & \enc|count_reg[19]~39 ) # (\enc|count_reg[15]~7  & \enc|count_reg[19]~39COUT1_80 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[20]~41  = CARRY((\enc|count_reg [20] & ((!\enc|count_reg[19]~39COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[15]~7 ),
	.cin0(\enc|count_reg[19]~39 ),
	.cin1(\enc|count_reg[19]~39COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [20]),
	.cout(\enc|count_reg[20]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[20] .cin0_used = "true";
defparam \enc|count_reg[20] .cin1_used = "true";
defparam \enc|count_reg[20] .cin_used = "true";
defparam \enc|count_reg[20] .lut_mask = "a50a";
defparam \enc|count_reg[20] .operation_mode = "arithmetic";
defparam \enc|count_reg[20] .output_mode = "reg_only";
defparam \enc|count_reg[20] .register_cascade_mode = "off";
defparam \enc|count_reg[20] .sum_lutc_input = "cin";
defparam \enc|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \enc|count_reg[21] (
// Equation(s):
// \enc|count_reg [21] = DFFEAS(\enc|count_reg [21] $ ((((\enc|count_reg[20]~41 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[21]~43  = CARRY(((!\enc|count_reg[20]~41 )) # (!\enc|count_reg [21]))
// \enc|count_reg[21]~43COUT1_81  = CARRY(((!\enc|count_reg[20]~41 )) # (!\enc|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [21]),
	.cout(),
	.cout0(\enc|count_reg[21]~43 ),
	.cout1(\enc|count_reg[21]~43COUT1_81 ));
// synopsys translate_off
defparam \enc|count_reg[21] .cin_used = "true";
defparam \enc|count_reg[21] .lut_mask = "5a5f";
defparam \enc|count_reg[21] .operation_mode = "arithmetic";
defparam \enc|count_reg[21] .output_mode = "reg_only";
defparam \enc|count_reg[21] .register_cascade_mode = "off";
defparam \enc|count_reg[21] .sum_lutc_input = "cin";
defparam \enc|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \enc|count_reg[22] (
// Equation(s):
// \enc|count_reg [22] = DFFEAS(\enc|count_reg [22] $ ((((!(!\enc|count_reg[20]~41  & \enc|count_reg[21]~43 ) # (\enc|count_reg[20]~41  & \enc|count_reg[21]~43COUT1_81 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[22]~45  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~43 ))))
// \enc|count_reg[22]~45COUT1_82  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~43COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[21]~43 ),
	.cin1(\enc|count_reg[21]~43COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [22]),
	.cout(),
	.cout0(\enc|count_reg[22]~45 ),
	.cout1(\enc|count_reg[22]~45COUT1_82 ));
// synopsys translate_off
defparam \enc|count_reg[22] .cin0_used = "true";
defparam \enc|count_reg[22] .cin1_used = "true";
defparam \enc|count_reg[22] .cin_used = "true";
defparam \enc|count_reg[22] .lut_mask = "a50a";
defparam \enc|count_reg[22] .operation_mode = "arithmetic";
defparam \enc|count_reg[22] .output_mode = "reg_only";
defparam \enc|count_reg[22] .register_cascade_mode = "off";
defparam \enc|count_reg[22] .sum_lutc_input = "cin";
defparam \enc|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \enc|count_reg[23] (
// Equation(s):
// \enc|count_reg [23] = DFFEAS((\enc|count_reg [23] $ (((!\enc|count_reg[20]~41  & \enc|count_reg[22]~45 ) # (\enc|count_reg[20]~41  & \enc|count_reg[22]~45COUT1_82 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[23]~47  = CARRY(((!\enc|count_reg[22]~45 ) # (!\enc|count_reg [23])))
// \enc|count_reg[23]~47COUT1_83  = CARRY(((!\enc|count_reg[22]~45COUT1_82 ) # (!\enc|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[22]~45 ),
	.cin1(\enc|count_reg[22]~45COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [23]),
	.cout(),
	.cout0(\enc|count_reg[23]~47 ),
	.cout1(\enc|count_reg[23]~47COUT1_83 ));
// synopsys translate_off
defparam \enc|count_reg[23] .cin0_used = "true";
defparam \enc|count_reg[23] .cin1_used = "true";
defparam \enc|count_reg[23] .cin_used = "true";
defparam \enc|count_reg[23] .lut_mask = "3c3f";
defparam \enc|count_reg[23] .operation_mode = "arithmetic";
defparam \enc|count_reg[23] .output_mode = "reg_only";
defparam \enc|count_reg[23] .register_cascade_mode = "off";
defparam \enc|count_reg[23] .sum_lutc_input = "cin";
defparam \enc|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \enc|count_reg[24] (
// Equation(s):
// \enc|count_reg [24] = DFFEAS(\enc|count_reg [24] $ ((((!(!\enc|count_reg[20]~41  & \enc|count_reg[23]~47 ) # (\enc|count_reg[20]~41  & \enc|count_reg[23]~47COUT1_83 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[24]~49  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~47 ))))
// \enc|count_reg[24]~49COUT1_84  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~47COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[23]~47 ),
	.cin1(\enc|count_reg[23]~47COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [24]),
	.cout(),
	.cout0(\enc|count_reg[24]~49 ),
	.cout1(\enc|count_reg[24]~49COUT1_84 ));
// synopsys translate_off
defparam \enc|count_reg[24] .cin0_used = "true";
defparam \enc|count_reg[24] .cin1_used = "true";
defparam \enc|count_reg[24] .cin_used = "true";
defparam \enc|count_reg[24] .lut_mask = "a50a";
defparam \enc|count_reg[24] .operation_mode = "arithmetic";
defparam \enc|count_reg[24] .output_mode = "reg_only";
defparam \enc|count_reg[24] .register_cascade_mode = "off";
defparam \enc|count_reg[24] .sum_lutc_input = "cin";
defparam \enc|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \enc|count_reg[25] (
// Equation(s):
// \enc|count_reg [25] = DFFEAS((\enc|count_reg [25] $ (((!\enc|count_reg[20]~41  & \enc|count_reg[24]~49 ) # (\enc|count_reg[20]~41  & \enc|count_reg[24]~49COUT1_84 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[25]~51  = CARRY(((!\enc|count_reg[24]~49COUT1_84 ) # (!\enc|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[20]~41 ),
	.cin0(\enc|count_reg[24]~49 ),
	.cin1(\enc|count_reg[24]~49COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [25]),
	.cout(\enc|count_reg[25]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[25] .cin0_used = "true";
defparam \enc|count_reg[25] .cin1_used = "true";
defparam \enc|count_reg[25] .cin_used = "true";
defparam \enc|count_reg[25] .lut_mask = "3c3f";
defparam \enc|count_reg[25] .operation_mode = "arithmetic";
defparam \enc|count_reg[25] .output_mode = "reg_only";
defparam \enc|count_reg[25] .register_cascade_mode = "off";
defparam \enc|count_reg[25] .sum_lutc_input = "cin";
defparam \enc|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \enc|count_reg[26] (
// Equation(s):
// \enc|count_reg [26] = DFFEAS((\enc|count_reg [26] $ ((!\enc|count_reg[25]~51 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )
// \enc|count_reg[26]~53  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~51 )))
// \enc|count_reg[26]~53COUT1_85  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~51 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [26]),
	.cout(),
	.cout0(\enc|count_reg[26]~53 ),
	.cout1(\enc|count_reg[26]~53COUT1_85 ));
// synopsys translate_off
defparam \enc|count_reg[26] .cin_used = "true";
defparam \enc|count_reg[26] .lut_mask = "c30c";
defparam \enc|count_reg[26] .operation_mode = "arithmetic";
defparam \enc|count_reg[26] .output_mode = "reg_only";
defparam \enc|count_reg[26] .register_cascade_mode = "off";
defparam \enc|count_reg[26] .sum_lutc_input = "cin";
defparam \enc|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \enc|count_reg[27] (
// Equation(s):
// \enc|count_reg [27] = DFFEAS((\enc|count_reg [27] $ (((!\enc|count_reg[25]~51  & \enc|count_reg[26]~53 ) # (\enc|count_reg[25]~51  & \enc|count_reg[26]~53COUT1_85 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[27]~55  = CARRY(((!\enc|count_reg[26]~53 ) # (!\enc|count_reg [27])))
// \enc|count_reg[27]~55COUT1_86  = CARRY(((!\enc|count_reg[26]~53COUT1_85 ) # (!\enc|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[26]~53 ),
	.cin1(\enc|count_reg[26]~53COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [27]),
	.cout(),
	.cout0(\enc|count_reg[27]~55 ),
	.cout1(\enc|count_reg[27]~55COUT1_86 ));
// synopsys translate_off
defparam \enc|count_reg[27] .cin0_used = "true";
defparam \enc|count_reg[27] .cin1_used = "true";
defparam \enc|count_reg[27] .cin_used = "true";
defparam \enc|count_reg[27] .lut_mask = "3c3f";
defparam \enc|count_reg[27] .operation_mode = "arithmetic";
defparam \enc|count_reg[27] .output_mode = "reg_only";
defparam \enc|count_reg[27] .register_cascade_mode = "off";
defparam \enc|count_reg[27] .sum_lutc_input = "cin";
defparam \enc|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \enc|count_reg[28] (
// Equation(s):
// \enc|count_reg [28] = DFFEAS((\enc|count_reg [28] $ ((!(!\enc|count_reg[25]~51  & \enc|count_reg[27]~55 ) # (\enc|count_reg[25]~51  & \enc|count_reg[27]~55COUT1_86 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[28]~57  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~55 )))
// \enc|count_reg[28]~57COUT1_87  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~55COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[27]~55 ),
	.cin1(\enc|count_reg[27]~55COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [28]),
	.cout(),
	.cout0(\enc|count_reg[28]~57 ),
	.cout1(\enc|count_reg[28]~57COUT1_87 ));
// synopsys translate_off
defparam \enc|count_reg[28] .cin0_used = "true";
defparam \enc|count_reg[28] .cin1_used = "true";
defparam \enc|count_reg[28] .cin_used = "true";
defparam \enc|count_reg[28] .lut_mask = "c30c";
defparam \enc|count_reg[28] .operation_mode = "arithmetic";
defparam \enc|count_reg[28] .output_mode = "reg_only";
defparam \enc|count_reg[28] .register_cascade_mode = "off";
defparam \enc|count_reg[28] .sum_lutc_input = "cin";
defparam \enc|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \enc|count_reg[29] (
// Equation(s):
// \enc|count_reg [29] = DFFEAS(\enc|count_reg [29] $ (((((!\enc|count_reg[25]~51  & \enc|count_reg[28]~57 ) # (\enc|count_reg[25]~51  & \enc|count_reg[28]~57COUT1_87 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[29]~59  = CARRY(((!\enc|count_reg[28]~57 )) # (!\enc|count_reg [29]))
// \enc|count_reg[29]~59COUT1_88  = CARRY(((!\enc|count_reg[28]~57COUT1_87 )) # (!\enc|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[28]~57 ),
	.cin1(\enc|count_reg[28]~57COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [29]),
	.cout(),
	.cout0(\enc|count_reg[29]~59 ),
	.cout1(\enc|count_reg[29]~59COUT1_88 ));
// synopsys translate_off
defparam \enc|count_reg[29] .cin0_used = "true";
defparam \enc|count_reg[29] .cin1_used = "true";
defparam \enc|count_reg[29] .cin_used = "true";
defparam \enc|count_reg[29] .lut_mask = "5a5f";
defparam \enc|count_reg[29] .operation_mode = "arithmetic";
defparam \enc|count_reg[29] .output_mode = "reg_only";
defparam \enc|count_reg[29] .register_cascade_mode = "off";
defparam \enc|count_reg[29] .sum_lutc_input = "cin";
defparam \enc|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \enc|LessThan0~8 (
// Equation(s):
// \enc|LessThan0~8_combout  = (!\enc|count_reg [29] & (!\enc|count_reg [27] & (!\enc|count_reg [26] & !\enc|count_reg [28])))

	.clk(gnd),
	.dataa(\enc|count_reg [29]),
	.datab(\enc|count_reg [27]),
	.datac(\enc|count_reg [26]),
	.datad(\enc|count_reg [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~8 .lut_mask = "0001";
defparam \enc|LessThan0~8 .operation_mode = "normal";
defparam \enc|LessThan0~8 .output_mode = "comb_only";
defparam \enc|LessThan0~8 .register_cascade_mode = "off";
defparam \enc|LessThan0~8 .sum_lutc_input = "datac";
defparam \enc|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \enc|LessThan0~6 (
// Equation(s):
// \enc|LessThan0~6_combout  = (!\enc|count_reg [21] & (!\enc|count_reg [18] & (!\enc|count_reg [19] & !\enc|count_reg [20])))

	.clk(gnd),
	.dataa(\enc|count_reg [21]),
	.datab(\enc|count_reg [18]),
	.datac(\enc|count_reg [19]),
	.datad(\enc|count_reg [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~6 .lut_mask = "0001";
defparam \enc|LessThan0~6 .operation_mode = "normal";
defparam \enc|LessThan0~6 .output_mode = "comb_only";
defparam \enc|LessThan0~6 .register_cascade_mode = "off";
defparam \enc|LessThan0~6 .sum_lutc_input = "datac";
defparam \enc|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \enc|count_reg[30] (
// Equation(s):
// \enc|count_reg [30] = DFFEAS((\enc|count_reg [30] $ ((!(!\enc|count_reg[25]~51  & \enc|count_reg[29]~59 ) # (\enc|count_reg[25]~51  & \enc|count_reg[29]~59COUT1_88 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , 
// \enc|LessThan0~11_combout , )
// \enc|count_reg[30]~61  = CARRY(((\enc|count_reg [30] & !\enc|count_reg[29]~59COUT1_88 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[25]~51 ),
	.cin0(\enc|count_reg[29]~59 ),
	.cin1(\enc|count_reg[29]~59COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [30]),
	.cout(\enc|count_reg[30]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[30] .cin0_used = "true";
defparam \enc|count_reg[30] .cin1_used = "true";
defparam \enc|count_reg[30] .cin_used = "true";
defparam \enc|count_reg[30] .lut_mask = "c30c";
defparam \enc|count_reg[30] .operation_mode = "arithmetic";
defparam \enc|count_reg[30] .output_mode = "reg_only";
defparam \enc|count_reg[30] .register_cascade_mode = "off";
defparam \enc|count_reg[30] .sum_lutc_input = "cin";
defparam \enc|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \enc|count_reg[31] (
// Equation(s):
// \enc|count_reg [31] = DFFEAS(\enc|count_reg [31] $ ((((\enc|count_reg[30]~61 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \linkENC~regout , , , \enc|LessThan0~11_combout , )

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~11_combout ),
	.sload(gnd),
	.ena(\linkENC~regout ),
	.cin(\enc|count_reg[30]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[31] .cin_used = "true";
defparam \enc|count_reg[31] .lut_mask = "5a5a";
defparam \enc|count_reg[31] .operation_mode = "normal";
defparam \enc|count_reg[31] .output_mode = "reg_only";
defparam \enc|count_reg[31] .register_cascade_mode = "off";
defparam \enc|count_reg[31] .sum_lutc_input = "cin";
defparam \enc|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \enc|LessThan0~9 (
// Equation(s):
// \enc|LessThan0~9_combout  = ((!\enc|count_reg [30] & ((!\enc|count_reg [31]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|count_reg [30]),
	.datac(vcc),
	.datad(\enc|count_reg [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~9 .lut_mask = "0033";
defparam \enc|LessThan0~9 .operation_mode = "normal";
defparam \enc|LessThan0~9 .output_mode = "comb_only";
defparam \enc|LessThan0~9 .register_cascade_mode = "off";
defparam \enc|LessThan0~9 .sum_lutc_input = "datac";
defparam \enc|LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \enc|LessThan0~7 (
// Equation(s):
// \enc|LessThan0~7_combout  = (!\enc|count_reg [25] & (!\enc|count_reg [23] & (!\enc|count_reg [22] & !\enc|count_reg [24])))

	.clk(gnd),
	.dataa(\enc|count_reg [25]),
	.datab(\enc|count_reg [23]),
	.datac(\enc|count_reg [22]),
	.datad(\enc|count_reg [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~7 .lut_mask = "0001";
defparam \enc|LessThan0~7 .operation_mode = "normal";
defparam \enc|LessThan0~7 .output_mode = "comb_only";
defparam \enc|LessThan0~7 .register_cascade_mode = "off";
defparam \enc|LessThan0~7 .sum_lutc_input = "datac";
defparam \enc|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \enc|LessThan0~10 (
// Equation(s):
// \enc|LessThan0~10_combout  = (\enc|LessThan0~8_combout  & (\enc|LessThan0~6_combout  & (\enc|LessThan0~9_combout  & \enc|LessThan0~7_combout )))

	.clk(gnd),
	.dataa(\enc|LessThan0~8_combout ),
	.datab(\enc|LessThan0~6_combout ),
	.datac(\enc|LessThan0~9_combout ),
	.datad(\enc|LessThan0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~10 .lut_mask = "8000";
defparam \enc|LessThan0~10 .operation_mode = "normal";
defparam \enc|LessThan0~10 .output_mode = "comb_only";
defparam \enc|LessThan0~10 .register_cascade_mode = "off";
defparam \enc|LessThan0~10 .sum_lutc_input = "datac";
defparam \enc|LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \enc|out_100hz (
// Equation(s):
// \enc|out_100hz~regout  = DFFEAS(\enc|out_100hz~regout  $ (((\linkENC~regout  & ((!\enc|LessThan0~5_combout ) # (!\enc|LessThan0~10_combout ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkENC~regout ),
	.datab(\enc|out_100hz~regout ),
	.datac(\enc|LessThan0~10_combout ),
	.datad(\enc|LessThan0~5_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|out_100hz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|out_100hz .lut_mask = "c666";
defparam \enc|out_100hz .operation_mode = "normal";
defparam \enc|out_100hz .output_mode = "reg_only";
defparam \enc|out_100hz .register_cascade_mode = "off";
defparam \enc|out_100hz .sum_lutc_input = "datac";
defparam \enc|out_100hz .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \enc|pha_reg (
// Equation(s):
// \enc|pha_reg~regout  = DFFEAS((((!\enc|pha_reg~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_reg .lut_mask = "00ff";
defparam \enc|pha_reg .operation_mode = "normal";
defparam \enc|pha_reg .output_mode = "reg_only";
defparam \enc|pha_reg .register_cascade_mode = "off";
defparam \enc|pha_reg .sum_lutc_input = "datac";
defparam \enc|pha_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \enc|phb_reg (
// Equation(s):
// \enc|phb_reg~regout  = DFFEAS((((!\enc|pha_reg~regout ))), GLOBAL(\enc|out_100hz~regout ), VCC, , \rst_n~combout , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|phb_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|phb_reg .lut_mask = "00ff";
defparam \enc|phb_reg .operation_mode = "normal";
defparam \enc|phb_reg .output_mode = "reg_only";
defparam \enc|phb_reg .register_cascade_mode = "off";
defparam \enc|phb_reg .sum_lutc_input = "datac";
defparam \enc|phb_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \enc|pha_count.00000000 (
// Equation(s):
// \enc|pha_count.00000000~regout  = DFFEAS((((!\enc|pha_count.00001100~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_count.00001100~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000000~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000000 .lut_mask = "00ff";
defparam \enc|pha_count.00000000 .operation_mode = "normal";
defparam \enc|pha_count.00000000 .output_mode = "reg_only";
defparam \enc|pha_count.00000000 .register_cascade_mode = "off";
defparam \enc|pha_count.00000000 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000000 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \enc|pha_count.00000001 (
// Equation(s):
// \enc|pha_count.00000001~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000000~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000000~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000001~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000001 .lut_mask = "0000";
defparam \enc|pha_count.00000001 .operation_mode = "normal";
defparam \enc|pha_count.00000001 .output_mode = "reg_only";
defparam \enc|pha_count.00000001 .register_cascade_mode = "off";
defparam \enc|pha_count.00000001 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000001 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \enc|pha_count.00000010 (
// Equation(s):
// \enc|pha_count.00000010~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000001~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000001~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000010~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000010 .lut_mask = "0000";
defparam \enc|pha_count.00000010 .operation_mode = "normal";
defparam \enc|pha_count.00000010 .output_mode = "reg_only";
defparam \enc|pha_count.00000010 .register_cascade_mode = "off";
defparam \enc|pha_count.00000010 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000010 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \enc|pha_count.00000011 (
// Equation(s):
// \enc|pha_count.00000011~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000010~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000010~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000011~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000011 .lut_mask = "0000";
defparam \enc|pha_count.00000011 .operation_mode = "normal";
defparam \enc|pha_count.00000011 .output_mode = "reg_only";
defparam \enc|pha_count.00000011 .register_cascade_mode = "off";
defparam \enc|pha_count.00000011 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000011 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \enc|pha_count.00000100 (
// Equation(s):
// \enc|pha_count.00000100~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000011~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000011~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000100~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000100 .lut_mask = "0000";
defparam \enc|pha_count.00000100 .operation_mode = "normal";
defparam \enc|pha_count.00000100 .output_mode = "reg_only";
defparam \enc|pha_count.00000100 .register_cascade_mode = "off";
defparam \enc|pha_count.00000100 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000100 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \enc|pha_count.00000101 (
// Equation(s):
// \enc|pha_count.00000101~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000100~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000100~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000101~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000101 .lut_mask = "0000";
defparam \enc|pha_count.00000101 .operation_mode = "normal";
defparam \enc|pha_count.00000101 .output_mode = "reg_only";
defparam \enc|pha_count.00000101 .register_cascade_mode = "off";
defparam \enc|pha_count.00000101 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000101 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \enc|pha_count.00000110 (
// Equation(s):
// \enc|pha_count.00000110~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000101~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000101~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000110~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000110 .lut_mask = "0000";
defparam \enc|pha_count.00000110 .operation_mode = "normal";
defparam \enc|pha_count.00000110 .output_mode = "reg_only";
defparam \enc|pha_count.00000110 .register_cascade_mode = "off";
defparam \enc|pha_count.00000110 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000110 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \enc|pha_count.00000111 (
// Equation(s):
// \enc|pha_count.00000111~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000110~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000110~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00000111~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00000111 .lut_mask = "0000";
defparam \enc|pha_count.00000111 .operation_mode = "normal";
defparam \enc|pha_count.00000111 .output_mode = "reg_only";
defparam \enc|pha_count.00000111 .register_cascade_mode = "off";
defparam \enc|pha_count.00000111 .sum_lutc_input = "datac";
defparam \enc|pha_count.00000111 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \enc|pha_count.00001000 (
// Equation(s):
// \enc|pha_count.00001000~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00000111~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00000111~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00001000~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00001000 .lut_mask = "0000";
defparam \enc|pha_count.00001000 .operation_mode = "normal";
defparam \enc|pha_count.00001000 .output_mode = "reg_only";
defparam \enc|pha_count.00001000 .register_cascade_mode = "off";
defparam \enc|pha_count.00001000 .sum_lutc_input = "datac";
defparam \enc|pha_count.00001000 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \enc|pha_count.00001001 (
// Equation(s):
// \enc|pha_count.00001001~regout  = DFFEAS(GND, GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , \enc|pha_count.00001000~regout , , , VCC)

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|pha_count.00001000~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00001001~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00001001 .lut_mask = "0000";
defparam \enc|pha_count.00001001 .operation_mode = "normal";
defparam \enc|pha_count.00001001 .output_mode = "reg_only";
defparam \enc|pha_count.00001001 .register_cascade_mode = "off";
defparam \enc|pha_count.00001001 .sum_lutc_input = "datac";
defparam \enc|pha_count.00001001 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \enc|pha_count.00001010 (
// Equation(s):
// \enc|pha_count.00001010~regout  = DFFEAS((((\enc|pha_count.00001001~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_count.00001001~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00001010~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00001010 .lut_mask = "ff00";
defparam \enc|pha_count.00001010 .operation_mode = "normal";
defparam \enc|pha_count.00001010 .output_mode = "reg_only";
defparam \enc|pha_count.00001010 .register_cascade_mode = "off";
defparam \enc|pha_count.00001010 .sum_lutc_input = "datac";
defparam \enc|pha_count.00001010 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \enc|pha_count.00001011 (
// Equation(s):
// \enc|pha_count.00001011~regout  = DFFEAS((((\enc|pha_count.00001010~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_count.00001010~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00001011~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00001011 .lut_mask = "ff00";
defparam \enc|pha_count.00001011 .operation_mode = "normal";
defparam \enc|pha_count.00001011 .output_mode = "reg_only";
defparam \enc|pha_count.00001011 .register_cascade_mode = "off";
defparam \enc|pha_count.00001011 .sum_lutc_input = "datac";
defparam \enc|pha_count.00001011 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \enc|pha_count.00001100 (
// Equation(s):
// \enc|pha_count.00001100~regout  = DFFEAS((((!\enc|pha_count.00001011~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_count.00001011~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count.00001100~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count.00001100 .lut_mask = "00ff";
defparam \enc|pha_count.00001100 .operation_mode = "normal";
defparam \enc|pha_count.00001100 .output_mode = "reg_only";
defparam \enc|pha_count.00001100 .register_cascade_mode = "off";
defparam \enc|pha_count.00001100 .sum_lutc_input = "datac";
defparam \enc|pha_count.00001100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \enc|index_reg (
// Equation(s):
// \enc|index_reg~regout  = DFFEAS((((!\enc|pha_count.00001100~regout ))), GLOBAL(\enc|out_100hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_100hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|pha_count.00001100~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|index_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|index_reg .lut_mask = "00ff";
defparam \enc|index_reg .operation_mode = "normal";
defparam \enc|index_reg .output_mode = "reg_only";
defparam \enc|index_reg .register_cascade_mode = "off";
defparam \enc|index_reg .sum_lutc_input = "datac";
defparam \enc|index_reg .synch_mode = "off";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rs232_tx~I (
	.datain(!\my_uart_tx|uart_tx_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(rs232_tx));
// synopsys translate_off
defparam \rs232_tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[56]~I (
	.datain(\enc|phb_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusA[56]));
// synopsys translate_off
defparam \BusA[56]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[57]~I (
	.datain(!\enc|pha_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusA[57]));
// synopsys translate_off
defparam \BusA[57]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[98]~I (
	.datain(\enc|index_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusB[98]));
// synopsys translate_off
defparam \BusB[98]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
