INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling matmul-tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_matmul.cpp
   Compiling matmul.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Last signal: 1
Success!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matmul_top glbl -prj matmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matmul -debug wave 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_A_0_ram
INFO: [VRFC 10-311] analyzing module matmul_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_s_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_fmul_32ns_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_fmul_32ns_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_s_in_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_B_0_ram
INFO: [VRFC 10-311] analyzing module matmul_B_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_mux_164_32dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_mux_164_32dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_fadd_32ns_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_fadd_32ns_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/DiagMatMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DiagMatMul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matmul_top
INFO: [VRFC 10-163] Analyzing VHDL file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/ip/xil_defaultlib/matmul_ap_fadd_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matmul_ap_fadd_2_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/ip/xil_defaultlib/matmul_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matmul_ap_fmul_0_max_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_ap_fadd_2_full_dsp_32.vhd:202]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_ap_fmul_0_max_dsp_32.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.matmul_control_s_axi
Compiling module xil_defaultlib.matmul_A_0_ram
Compiling module xil_defaultlib.matmul_A_0(DataWidth=32,AddressR...
Compiling module xil_defaultlib.matmul_B_0_ram
Compiling module xil_defaultlib.matmul_B_0(DataWidth=32,AddressR...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_10.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_10.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_10.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture matmul_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.matmul_ap_fadd_2_full_dsp_32 [matmul_ap_fadd_2_full_dsp_32_def...]
Compiling module xil_defaultlib.matmul_fadd_32ns_bkb
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_10.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_10.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_10.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture matmul_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.matmul_ap_fmul_0_max_dsp_32 [matmul_ap_fmul_0_max_dsp_32_defa...]
Compiling module xil_defaultlib.matmul_fmul_32ns_cud(ID=1)
Compiling module xil_defaultlib.matmul_mux_164_32dEe(ID=1,din16_...
Compiling module xil_defaultlib.DiagMatMul
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=5)
Compiling module xil_defaultlib.obuf(W=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.matmul
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_stream
Compiling module xil_defaultlib.fifo(WIDTH=32)
Compiling module xil_defaultlib.fifo(WIDTH=4)
Compiling module xil_defaultlib.fifo(WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_out_stream
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_matmul_top
Compiling module work.glbl
Built simulation snapshot matmul

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 21 15:18:26 2021. For additional details about this file, please refer to the WebTalk help file at /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 21 15:18:26 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matmul/xsim_script.tcl
# xsim {matmul} -autoloadwcfg -tclbatch {matmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source matmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_stream_group [add_wave_group out_stream(axis) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TLAST -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TSTRB -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TKEEP -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TREADY -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TVALID -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TDATA -into $out_stream_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARADDR -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WSTRB -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_stream_group [add_wave_group in_stream(axis) -into $cinputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TLAST -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TSTRB -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TKEEP -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TREADY -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TVALID -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TDATA -into $in_stream_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_done -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_ready -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_stream_group [add_wave_group out_stream(axis) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/out_stream_TLAST -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TSTRB -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TKEEP -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TREADY -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TVALID -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TDATA -into $tb_out_stream_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/control_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_stream_group [add_wave_group in_stream(axis) -into $tbcinputgroup]
## add_wave /apatb_matmul_top/in_stream_TLAST -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TSTRB -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TKEEP -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TREADY -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TVALID -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TDATA -into $tb_in_stream_group -radix hex
## save_wave_config matmul.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11195 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11235 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11275 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11275 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11315 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11315 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11355 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11365 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11395 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11405 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11445 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11445 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11485 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11485 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11525 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11535 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11565 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11575 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11615 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11615 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11655 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11655 ns  Iteration: 12  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11695 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11735 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12465 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12505 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12545 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12545 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12585 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12585 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12625 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12625 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12665 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12665 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12705 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12705 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12745 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12745 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12825 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12825 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12945 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U1/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12945 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12985 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13025 ns  Iteration: 11  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_725/matmul_fadd_32ns_bkb_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "13325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13365 ns : File "/ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.autotb.v" Line 406
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 21 15:18:37 2021...
Last signal: 1
Success!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
