

================================================================
== Vivado HLS Report for 'findScaleSpaceExtrem'
================================================================
* Date:           Wed Dec  5 18:30:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |   90|   90|        21|          2|          2|    36|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 1
  Pipeline-0 : II = 2, D = 21, States = { 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (tmp_236)
	2  / (!tmp_236)
4 --> 
	5  / (tmp_237)
	3  / (!tmp_237)
5 --> 
	91  / (!tmp_239)
	6  / (tmp_239 & tmp_240)
	32  / (tmp_239 & !tmp_240)
6 --> 
	7  / (!tmp_241)
	32  / (tmp_241)
7 --> 
	8  / (!tmp_242)
	32  / (tmp_242)
8 --> 
	9  / (!tmp_243)
	32  / (tmp_243)
9 --> 
	10  / (!tmp_244)
	32  / (tmp_244)
10 --> 
	11  / (!tmp_245)
	32  / (tmp_245)
11 --> 
	12  / (!tmp_246)
	32  / (tmp_246)
12 --> 
	13  / (!tmp_247)
	32  / (tmp_247)
13 --> 
	14  / (!tmp_248)
	32  / (tmp_248)
14 --> 
	15  / (!tmp_249)
	32  / (tmp_249)
15 --> 
	16  / (!tmp_250)
	32  / (tmp_250)
16 --> 
	17  / (!tmp_251)
	32  / (tmp_251)
17 --> 
	18  / (!tmp_253)
	32  / (tmp_253)
18 --> 
	19  / (!tmp_257)
	32  / (tmp_257)
19 --> 
	20  / (!tmp_258)
	32  / (tmp_258)
20 --> 
	21  / (!tmp_259)
	32  / (tmp_259)
21 --> 
	22  / (!tmp_260)
	32  / (tmp_260)
22 --> 
	23  / (!tmp_261)
	32  / (tmp_261)
23 --> 
	24  / (!tmp_262)
	32  / (tmp_262)
24 --> 
	25  / (!tmp_263)
	32  / (tmp_263)
25 --> 
	26  / (!tmp_264)
	32  / (tmp_264)
26 --> 
	27  / (!tmp_265)
	32  / (tmp_265)
27 --> 
	28  / (!tmp_266)
	32  / (tmp_266)
28 --> 
	29  / (!tmp_267)
	32  / (tmp_267)
29 --> 
	30  / (!tmp_268)
	32  / (tmp_268)
30 --> 
	31  / (!tmp_269)
	32  / (tmp_269)
31 --> 
	32  / (tmp_270)
	59  / (!tmp_270)
32 --> 
	33  / (tmp_1027)
	91  / (!tmp_1027)
33 --> 
	34  / (!tmp_271)
	91  / (tmp_271)
34 --> 
	35  / (!tmp_272)
	91  / (tmp_272)
35 --> 
	36  / (!tmp_273)
	91  / (tmp_273)
36 --> 
	37  / (!tmp_274)
	91  / (tmp_274)
37 --> 
	38  / (!tmp_275)
	91  / (tmp_275)
38 --> 
	39  / (!tmp_276)
	91  / (tmp_276)
39 --> 
	40  / (!tmp_277)
	91  / (tmp_277)
40 --> 
	41  / (!tmp_278)
	91  / (tmp_278)
41 --> 
	42  / (!tmp_279)
	91  / (tmp_279)
42 --> 
	43  / (!tmp_280)
	91  / (tmp_280)
43 --> 
	44  / (!tmp_281)
	91  / (tmp_281)
44 --> 
	45  / (!tmp_282)
	91  / (tmp_282)
45 --> 
	46  / (!tmp_283)
	91  / (tmp_283)
46 --> 
	47  / (!tmp_284)
	91  / (tmp_284)
47 --> 
	48  / (!tmp_285)
	91  / (tmp_285)
48 --> 
	49  / (!tmp_286)
	91  / (tmp_286)
49 --> 
	50  / (!tmp_287)
	91  / (tmp_287)
50 --> 
	51  / (!tmp_288)
	91  / (tmp_288)
51 --> 
	52  / (!tmp_289)
	91  / (tmp_289)
52 --> 
	53  / (!tmp_290)
	91  / (tmp_290)
53 --> 
	54  / (!tmp_291)
	91  / (tmp_291)
54 --> 
	55  / (!tmp_292)
	91  / (tmp_292)
55 --> 
	56  / (!tmp_293)
	91  / (tmp_293)
56 --> 
	57  / (!tmp_294)
	91  / (tmp_294)
57 --> 
	58  / (!tmp_295)
	91  / (tmp_295)
58 --> 
	59  / (!tmp_296)
	91  / (tmp_296)
59 --> 
	60  / true
60 --> 
	61  / (tmp_252)
	92  / (!tmp_252)
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	90  / (exitcond)
	70  / (!exitcond)
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	69  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%keypoints_length = alloca i32"   --->   Operation 93 'alloca' 'keypoints_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%kpt_layer_1 = alloca i8"   --->   Operation 94 'alloca' 'kpt_layer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%kpt_octave_1 = alloca i8"   --->   Operation 95 'alloca' 'kpt_octave_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%kpt_pt_x_1 = alloca i16"   --->   Operation 96 'alloca' 'kpt_pt_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%kpt_pt_y_1 = alloca i16"   --->   Operation 97 'alloca' 'kpt_pt_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%kpt_sigma_V_1 = alloca i32"   --->   Operation 98 'alloca' 'kpt_sigma_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%kpt_response_V_1 = alloca i32"   --->   Operation 99 'alloca' 'kpt_response_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%keypoints_length_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %keypoints_length_read)"   --->   Operation 100 'read' 'keypoints_length_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%octave_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %octave)"   --->   Operation 101 'read' 'octave_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dog_pyr_0_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_cols_read)"   --->   Operation 102 'read' 'dog_pyr_0_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dog_pyr_0_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_rows_read)"   --->   Operation 103 'read' 'dog_pyr_0_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)"   --->   Operation 104 'read' 'gauss_pyr_5_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)"   --->   Operation 105 'read' 'gauss_pyr_4_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)"   --->   Operation 106 'read' 'gauss_pyr_3_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)"   --->   Operation 107 'read' 'gauss_pyr_2_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)"   --->   Operation 108 'read' 'gauss_pyr_1_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%gauss_pyr_0_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_cols_read)"   --->   Operation 109 'read' 'gauss_pyr_0_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)"   --->   Operation 110 'read' 'gauss_pyr_5_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)"   --->   Operation 111 'read' 'gauss_pyr_4_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)"   --->   Operation 112 'read' 'gauss_pyr_3_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)"   --->   Operation 113 'read' 'gauss_pyr_2_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)"   --->   Operation 114 'read' 'gauss_pyr_1_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%gauss_pyr_0_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_rows_read)"   --->   Operation 115 'read' 'gauss_pyr_0_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%hist_V = alloca [36 x i32], align 4"   --->   Operation 116 'alloca' 'hist_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 117 [1/1] (1.57ns)   --->   "%tmp_s = add nsw i32 %dog_pyr_0_rows_read_1, -5" [./sift.h:413]   --->   Operation 117 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.57ns)   --->   "%tmp_235 = add nsw i32 %dog_pyr_0_cols_read_1, -5" [./sift.h:414]   --->   Operation 118 'add' 'tmp_235' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.97ns)   --->   "store i32 %keypoints_length_rea, i32* %keypoints_length" [./sift.h:394]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 120 [1/1] (0.97ns)   --->   "br label %.loopexit63" [./sift.h:409]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%layer = phi i3 [ 1, %ap_fixed_base.exit95 ], [ %l, %.loopexit63.loopexit ]"   --->   Operation 121 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.63ns)   --->   "%exitcond2 = icmp eq i3 %layer, -4" [./sift.h:409]   --->   Operation 122 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 123 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %0" [./sift.h:409]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.94ns)   --->   "%l = add i3 %layer, 1" [./sift.h:412]   --->   Operation 125 'add' 'l' <Predicate = (!exitcond2)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.63ns)   --->   "%sel_tmp26 = icmp eq i3 %layer, 1" [./sift.h:418]   --->   Operation 126 'icmp' 'sel_tmp26' <Predicate = (!exitcond2)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.63ns)   --->   "%sel_tmp28 = icmp eq i3 %layer, 2" [./sift.h:418]   --->   Operation 127 'icmp' 'sel_tmp28' <Predicate = (!exitcond2)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.97ns)   --->   "br label %.loopexit62" [./sift.h:413]   --->   Operation 128 'br' <Predicate = (!exitcond2)> <Delay = 0.97>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%keypoints_length_loa_1 = load i32* %keypoints_length" [./sift.h:465]   --->   Operation 129 'load' 'keypoints_length_loa_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "ret i32 %keypoints_length_loa_1" [./sift.h:465]   --->   Operation 130 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%r0 = phi i31 [ 5, %0 ], [ %r, %.loopexit62.loopexit ]"   --->   Operation 131 'phi' 'r0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%r0_cast = zext i31 %r0 to i32" [./sift.h:413]   --->   Operation 132 'zext' 'r0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.31ns)   --->   "%tmp_236 = icmp slt i32 %r0_cast, %tmp_s" [./sift.h:413]   --->   Operation 133 'icmp' 'tmp_236' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_236, label %.preheader.preheader, label %.loopexit63.loopexit" [./sift.h:413]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1016 = trunc i31 %r0 to i10" [./sift.h:420]   --->   Operation 135 'trunc' 'tmp_1016' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_152_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1016, i8 0)" [./sift.h:419]   --->   Operation 136 'bitconcatenate' 'tmp_152_cast' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1017 = trunc i31 %r0 to i10" [./sift.h:419]   --->   Operation 137 'trunc' 'tmp_1017' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.27ns)   --->   "%tmp_1018 = add i10 -1, %tmp_1017" [./sift.h:419]   --->   Operation 138 'add' 'tmp_1018' <Predicate = (tmp_236)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_154_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1018, i8 0)" [./sift.h:420]   --->   Operation 139 'bitconcatenate' 'tmp_154_cast' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.55ns)   --->   "%r = add i31 1, %r0" [./sift.h:420]   --->   Operation 140 'add' 'r' <Predicate = (tmp_236)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1019 = trunc i31 %r to i10" [./sift.h:420]   --->   Operation 141 'trunc' 'tmp_1019' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_156_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1019, i8 0)" [./sift.h:414]   --->   Operation 142 'bitconcatenate' 'tmp_156_cast' <Predicate = (tmp_236)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.97ns)   --->   "br label %.preheader" [./sift.h:414]   --->   Operation 143 'br' <Predicate = (tmp_236)> <Delay = 0.97>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit63"   --->   Operation 144 'br' <Predicate = (!tmp_236)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.28>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%c0 = phi i31 [ 5, %.preheader.preheader ], [ %c, %.critedge ]"   --->   Operation 145 'phi' 'c0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%c0_cast = zext i31 %c0 to i32" [./sift.h:414]   --->   Operation 146 'zext' 'c0_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.31ns)   --->   "%tmp_237 = icmp slt i32 %c0_cast, %tmp_235" [./sift.h:414]   --->   Operation 147 'icmp' 'tmp_237' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp_237, label %1, label %.loopexit62.loopexit" [./sift.h:414]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_238 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str55)" [./sift.h:414]   --->   Operation 149 'specregionbegin' 'tmp_238' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1020 = trunc i31 %c0 to i18" [./sift.h:424]   --->   Operation 150 'trunc' 'tmp_1020' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.28ns)   --->   "%tmp_157 = add i18 %tmp_152_cast, %tmp_1020" [./sift.h:424]   --->   Operation 151 'add' 'tmp_157' <Predicate = (tmp_237)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i18 %tmp_157 to i64" [./sift.h:424]   --->   Operation 152 'zext' 'tmp_157_cast' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_157_cast" [./sift.h:424]   --->   Operation 153 'getelementptr' 'dog_pyr_0_val_V_add' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.28ns)   --->   "%tmp_158 = add i18 %tmp_154_cast, %tmp_1020" [./sift.h:425]   --->   Operation 154 'add' 'tmp_158' <Predicate = (tmp_237)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i18 %tmp_158 to i64" [./sift.h:425]   --->   Operation 155 'zext' 'tmp_158_cast' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_1 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_158_cast" [./sift.h:425]   --->   Operation 156 'getelementptr' 'dog_pyr_0_val_V_add_1' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.28ns)   --->   "%tmp_159 = add i18 %tmp_156_cast, %tmp_1020" [./sift.h:426]   --->   Operation 157 'add' 'tmp_159' <Predicate = (tmp_237)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i18 %tmp_159 to i64" [./sift.h:426]   --->   Operation 158 'zext' 'tmp_159_cast' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_2 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_159_cast" [./sift.h:426]   --->   Operation 159 'getelementptr' 'dog_pyr_0_val_V_add_2' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_157_cast" [./sift.h:416]   --->   Operation 160 'getelementptr' 'dog_pyr_1_val_V_add' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_1 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_158_cast" [./sift.h:419]   --->   Operation 161 'getelementptr' 'dog_pyr_1_val_V_add_1' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_2 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_159_cast" [./sift.h:420]   --->   Operation 162 'getelementptr' 'dog_pyr_1_val_V_add_2' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_157_cast" [./sift.h:416]   --->   Operation 163 'getelementptr' 'dog_pyr_2_val_V_add' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_1 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_158_cast" [./sift.h:419]   --->   Operation 164 'getelementptr' 'dog_pyr_2_val_V_add_1' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_2 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_159_cast" [./sift.h:420]   --->   Operation 165 'getelementptr' 'dog_pyr_2_val_V_add_2' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_157_cast" [./sift.h:416]   --->   Operation 166 'getelementptr' 'dog_pyr_3_val_V_add' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_1 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_158_cast" [./sift.h:419]   --->   Operation 167 'getelementptr' 'dog_pyr_3_val_V_add_1' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_2 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_159_cast" [./sift.h:420]   --->   Operation 168 'getelementptr' 'dog_pyr_3_val_V_add_2' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_157_cast" [./sift.h:421]   --->   Operation 169 'getelementptr' 'dog_pyr_4_val_V_add' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_1 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_158_cast" [./sift.h:422]   --->   Operation 170 'getelementptr' 'dog_pyr_4_val_V_add_1' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_2 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_159_cast" [./sift.h:423]   --->   Operation 171 'getelementptr' 'dog_pyr_4_val_V_add_2' <Predicate = (tmp_237)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.63ns)   --->   "switch i3 %layer, label %branch263 [
    i3 1, label %branch261
    i3 2, label %branch262
  ]" [./sift.h:416]   --->   Operation 172 'switch' <Predicate = (tmp_237)> <Delay = 0.63>
ST_4 : Operation 173 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_18 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:416]   --->   Operation 173 'load' 'dog_pyr_2_val_V_loa_18' <Predicate = (tmp_237 & layer == 2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 174 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_18 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:416]   --->   Operation 174 'load' 'dog_pyr_1_val_V_loa_18' <Predicate = (tmp_237 & layer == 1)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 175 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_18 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:416]   --->   Operation 175 'load' 'dog_pyr_3_val_V_loa_18' <Predicate = (tmp_237 & layer != 1 & layer != 2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %.loopexit62"   --->   Operation 176 'br' <Predicate = (!tmp_237)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.36>
ST_5 : Operation 177 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_18 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:416]   --->   Operation 177 'load' 'dog_pyr_2_val_V_loa_18' <Predicate = (layer == 2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 178 [1/1] (1.00ns)   --->   "br label %2" [./sift.h:416]   --->   Operation 178 'br' <Predicate = (layer == 2)> <Delay = 1.00>
ST_5 : Operation 179 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_18 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:416]   --->   Operation 179 'load' 'dog_pyr_1_val_V_loa_18' <Predicate = (layer == 1)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 180 [1/1] (1.00ns)   --->   "br label %2" [./sift.h:416]   --->   Operation 180 'br' <Predicate = (layer == 1)> <Delay = 1.00>
ST_5 : Operation 181 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_18 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:416]   --->   Operation 181 'load' 'dog_pyr_3_val_V_loa_18' <Predicate = (layer != 1 & layer != 2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 182 [1/1] (1.00ns)   --->   "br label %2" [./sift.h:416]   --->   Operation 182 'br' <Predicate = (layer != 1 & layer != 2)> <Delay = 1.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%val_V = phi i32 [ %dog_pyr_1_val_V_loa_18, %branch261 ], [ %dog_pyr_2_val_V_loa_18, %branch262 ], [ %dog_pyr_3_val_V_loa_18, %branch263 ]" [./sift.h:416]   --->   Operation 183 'phi' 'val_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.57ns)   --->   "%p_Val2_41 = sub i32 0, %val_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:146->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417]   --->   Operation 184 'sub' 'p_Val2_41' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_239)   --->   "%p_Result_99 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_41, i32 31, i1 false)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417]   --->   Operation 185 'bitset' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_239)   --->   "%tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %val_V, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417]   --->   Operation 186 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_239)   --->   "%agg_result_V_i_i = select i1 %tmp_1022, i32 %p_Result_99, i32 %val_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417]   --->   Operation 187 'select' 'agg_result_V_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_239 = icmp sgt i32 %agg_result_V_i_i, 65536" [./sift.h:417]   --->   Operation 188 'icmp' 'tmp_239' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_239, label %3, label %._crit_edge2" [./sift.h:417]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.31ns)   --->   "%tmp_240 = icmp sgt i32 %val_V, 0" [./sift.h:418]   --->   Operation 190 'icmp' 'tmp_240' <Predicate = (tmp_239)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %tmp_240, label %_ifconv25, label %._crit_edge3" [./sift.h:418]   --->   Operation 191 'br' <Predicate = (tmp_239)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_1023 = trunc i31 %c0 to i18" [./sift.h:418]   --->   Operation 192 'trunc' 'tmp_1023' <Predicate = (tmp_239 & tmp_240)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.28ns)   --->   "%tmp_1024 = add i18 -1, %tmp_1023" [./sift.h:424]   --->   Operation 193 'add' 'tmp_1024' <Predicate = (tmp_239 & tmp_240)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (1.28ns)   --->   "%tmp_160 = add i18 %tmp_152_cast, %tmp_1024" [./sift.h:424]   --->   Operation 194 'add' 'tmp_160' <Predicate = (tmp_239 & tmp_240)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i18 %tmp_160 to i64" [./sift.h:424]   --->   Operation 195 'zext' 'tmp_160_cast' <Predicate = (tmp_239 & tmp_240)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_3 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_160_cast" [./sift.h:424]   --->   Operation 196 'getelementptr' 'dog_pyr_0_val_V_add_3' <Predicate = (tmp_239 & tmp_240 & !sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_3 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_160_cast" [./sift.h:418]   --->   Operation 197 'getelementptr' 'dog_pyr_1_val_V_add_3' <Predicate = (tmp_239 & tmp_240)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_3 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_160_cast" [./sift.h:418]   --->   Operation 198 'getelementptr' 'dog_pyr_2_val_V_add_3' <Predicate = (tmp_239 & tmp_240)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_3 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_160_cast" [./sift.h:418]   --->   Operation 199 'getelementptr' 'dog_pyr_3_val_V_add_3' <Predicate = (tmp_239 & tmp_240)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_3 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_160_cast" [./sift.h:421]   --->   Operation 200 'getelementptr' 'dog_pyr_4_val_V_add_3' <Predicate = (tmp_239 & tmp_240 & !sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_5 : Operation 201 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa = load i32* %dog_pyr_3_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 201 'load' 'dog_pyr_3_val_V_loa' <Predicate = (tmp_239 & tmp_240)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 202 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa = load i32* %dog_pyr_1_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 202 'load' 'dog_pyr_1_val_V_loa' <Predicate = (tmp_239 & tmp_240)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 203 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa = load i32* %dog_pyr_2_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 203 'load' 'dog_pyr_2_val_V_loa' <Predicate = (tmp_239 & tmp_240)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 6 <SV = 5> <Delay = 4.57>
ST_6 : Operation 204 [1/1] (1.28ns)   --->   "%tmp_161 = add i18 %tmp_154_cast, %tmp_1024" [./sift.h:425]   --->   Operation 204 'add' 'tmp_161' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i18 %tmp_161 to i64" [./sift.h:425]   --->   Operation 205 'zext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_4 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_161_cast" [./sift.h:425]   --->   Operation 206 'getelementptr' 'dog_pyr_0_val_V_add_4' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (1.28ns)   --->   "%tmp_162 = add i18 %tmp_156_cast, %tmp_1024" [./sift.h:426]   --->   Operation 207 'add' 'tmp_162' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i18 %tmp_162 to i64" [./sift.h:426]   --->   Operation 208 'zext' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_5 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_162_cast" [./sift.h:426]   --->   Operation 209 'getelementptr' 'dog_pyr_0_val_V_add_5' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_4 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_161_cast" [./sift.h:419]   --->   Operation 210 'getelementptr' 'dog_pyr_1_val_V_add_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_5 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_162_cast" [./sift.h:420]   --->   Operation 211 'getelementptr' 'dog_pyr_1_val_V_add_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_4 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_161_cast" [./sift.h:419]   --->   Operation 212 'getelementptr' 'dog_pyr_2_val_V_add_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_5 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_162_cast" [./sift.h:420]   --->   Operation 213 'getelementptr' 'dog_pyr_2_val_V_add_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_4 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_161_cast" [./sift.h:419]   --->   Operation 214 'getelementptr' 'dog_pyr_3_val_V_add_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_5 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_162_cast" [./sift.h:420]   --->   Operation 215 'getelementptr' 'dog_pyr_3_val_V_add_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_4 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_161_cast" [./sift.h:422]   --->   Operation 216 'getelementptr' 'dog_pyr_4_val_V_add_4' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_5 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_162_cast" [./sift.h:423]   --->   Operation 217 'getelementptr' 'dog_pyr_4_val_V_add_5' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 218 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa = load i32* %dog_pyr_3_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 218 'load' 'dog_pyr_3_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 219 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa = load i32* %dog_pyr_1_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 219 'load' 'dog_pyr_1_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 220 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa = load i32* %dog_pyr_2_val_V_add_3, align 4" [./sift.h:418]   --->   Operation 220 'load' 'dog_pyr_2_val_V_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_241)   --->   "%sel_tmp27 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa, i32 %dog_pyr_3_val_V_loa" [./sift.h:418]   --->   Operation 221 'select' 'sel_tmp27' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_241)   --->   "%dog_pyr_val_V_load_p = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa, i32 %sel_tmp27" [./sift.h:418]   --->   Operation 222 'select' 'dog_pyr_val_V_load_p' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_241 = icmp slt i32 %val_V, %dog_pyr_val_V_load_p" [./sift.h:418]   --->   Operation 223 'icmp' 'tmp_241' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_241, label %._crit_edge3, label %_ifconv35" [./sift.h:418]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_1025 = trunc i31 %c0 to i18" [./sift.h:418]   --->   Operation 225 'trunc' 'tmp_1025' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.28ns)   --->   "%tmp_1026 = add i18 1, %tmp_1025" [./sift.h:424]   --->   Operation 226 'add' 'tmp_1026' <Predicate = (!tmp_241)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (1.28ns)   --->   "%tmp_163 = add i18 %tmp_152_cast, %tmp_1026" [./sift.h:424]   --->   Operation 227 'add' 'tmp_163' <Predicate = (!tmp_241)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i18 %tmp_163 to i64" [./sift.h:424]   --->   Operation 228 'zext' 'tmp_163_cast' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_6 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_163_cast" [./sift.h:424]   --->   Operation 229 'getelementptr' 'dog_pyr_0_val_V_add_6' <Predicate = (!tmp_241 & !sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_6 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_163_cast" [./sift.h:418]   --->   Operation 230 'getelementptr' 'dog_pyr_1_val_V_add_6' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_6 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_163_cast" [./sift.h:418]   --->   Operation 231 'getelementptr' 'dog_pyr_2_val_V_add_6' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_6 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_163_cast" [./sift.h:418]   --->   Operation 232 'getelementptr' 'dog_pyr_3_val_V_add_6' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_6 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_163_cast" [./sift.h:421]   --->   Operation 233 'getelementptr' 'dog_pyr_4_val_V_add_6' <Predicate = (!tmp_241 & !sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_6 : Operation 234 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_1 = load i32* %dog_pyr_3_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 234 'load' 'dog_pyr_3_val_V_loa_1' <Predicate = (!tmp_241)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 235 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_1 = load i32* %dog_pyr_1_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 235 'load' 'dog_pyr_1_val_V_loa_1' <Predicate = (!tmp_241)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 236 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_1 = load i32* %dog_pyr_2_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 236 'load' 'dog_pyr_2_val_V_loa_1' <Predicate = (!tmp_241)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 237 [1/1] (1.28ns)   --->   "%tmp_164 = add i18 %tmp_154_cast, %tmp_1026" [./sift.h:425]   --->   Operation 237 'add' 'tmp_164' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_164_cast = zext i18 %tmp_164 to i64" [./sift.h:425]   --->   Operation 238 'zext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_7 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_164_cast" [./sift.h:425]   --->   Operation 239 'getelementptr' 'dog_pyr_0_val_V_add_7' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (1.28ns)   --->   "%tmp_165 = add i18 %tmp_156_cast, %tmp_1026" [./sift.h:426]   --->   Operation 240 'add' 'tmp_165' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_165_cast = zext i18 %tmp_165 to i64" [./sift.h:426]   --->   Operation 241 'zext' 'tmp_165_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_8 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_165_cast" [./sift.h:426]   --->   Operation 242 'getelementptr' 'dog_pyr_0_val_V_add_8' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_7 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_164_cast" [./sift.h:419]   --->   Operation 243 'getelementptr' 'dog_pyr_1_val_V_add_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_8 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_165_cast" [./sift.h:420]   --->   Operation 244 'getelementptr' 'dog_pyr_1_val_V_add_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_7 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_164_cast" [./sift.h:419]   --->   Operation 245 'getelementptr' 'dog_pyr_2_val_V_add_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_8 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_165_cast" [./sift.h:420]   --->   Operation 246 'getelementptr' 'dog_pyr_2_val_V_add_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_7 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_164_cast" [./sift.h:419]   --->   Operation 247 'getelementptr' 'dog_pyr_3_val_V_add_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_8 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_165_cast" [./sift.h:420]   --->   Operation 248 'getelementptr' 'dog_pyr_3_val_V_add_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_7 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_164_cast" [./sift.h:422]   --->   Operation 249 'getelementptr' 'dog_pyr_4_val_V_add_7' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_8 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_165_cast" [./sift.h:423]   --->   Operation 250 'getelementptr' 'dog_pyr_4_val_V_add_8' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_7 : Operation 251 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_1 = load i32* %dog_pyr_3_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 251 'load' 'dog_pyr_3_val_V_loa_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 252 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_1 = load i32* %dog_pyr_1_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 252 'load' 'dog_pyr_1_val_V_loa_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 253 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_1 = load i32* %dog_pyr_2_val_V_add_6, align 4" [./sift.h:418]   --->   Operation 253 'load' 'dog_pyr_2_val_V_loa_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node tmp_242)   --->   "%sel_tmp37 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_1, i32 %dog_pyr_3_val_V_loa_1" [./sift.h:418]   --->   Operation 254 'select' 'sel_tmp37' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_242)   --->   "%dog_pyr_val_V_load_1 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_1, i32 %sel_tmp37" [./sift.h:418]   --->   Operation 255 'select' 'dog_pyr_val_V_load_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_242 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1" [./sift.h:418]   --->   Operation 256 'icmp' 'tmp_242' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %tmp_242, label %._crit_edge3, label %_ifconv45" [./sift.h:418]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_2 = load i32* %dog_pyr_3_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 258 'load' 'dog_pyr_3_val_V_loa_2' <Predicate = (!tmp_242)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 259 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_2 = load i32* %dog_pyr_1_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 259 'load' 'dog_pyr_1_val_V_loa_2' <Predicate = (!tmp_242)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 260 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_2 = load i32* %dog_pyr_2_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 260 'load' 'dog_pyr_2_val_V_loa_2' <Predicate = (!tmp_242)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 8 <SV = 7> <Delay = 3.77>
ST_8 : Operation 261 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_2 = load i32* %dog_pyr_3_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 261 'load' 'dog_pyr_3_val_V_loa_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 262 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_2 = load i32* %dog_pyr_1_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 262 'load' 'dog_pyr_1_val_V_loa_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 263 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_2 = load i32* %dog_pyr_2_val_V_add_4, align 4" [./sift.h:419]   --->   Operation 263 'load' 'dog_pyr_2_val_V_loa_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_243)   --->   "%sel_tmp47 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_2, i32 %dog_pyr_3_val_V_loa_2" [./sift.h:419]   --->   Operation 264 'select' 'sel_tmp47' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tmp_243)   --->   "%dog_pyr_val_V_load_2 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_2, i32 %sel_tmp47" [./sift.h:419]   --->   Operation 265 'select' 'dog_pyr_val_V_load_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_243 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2" [./sift.h:419]   --->   Operation 266 'icmp' 'tmp_243' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %tmp_243, label %._crit_edge3, label %_ifconv55" [./sift.h:419]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_3 = load i32* %dog_pyr_3_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 268 'load' 'dog_pyr_3_val_V_loa_3' <Predicate = (!tmp_243)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 269 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_3 = load i32* %dog_pyr_1_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 269 'load' 'dog_pyr_1_val_V_loa_3' <Predicate = (!tmp_243)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 270 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_3 = load i32* %dog_pyr_2_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 270 'load' 'dog_pyr_2_val_V_loa_3' <Predicate = (!tmp_243)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 9 <SV = 8> <Delay = 3.77>
ST_9 : Operation 271 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_3 = load i32* %dog_pyr_3_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 271 'load' 'dog_pyr_3_val_V_loa_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 272 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_3 = load i32* %dog_pyr_1_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 272 'load' 'dog_pyr_1_val_V_loa_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 273 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_3 = load i32* %dog_pyr_2_val_V_add_1, align 4" [./sift.h:419]   --->   Operation 273 'load' 'dog_pyr_2_val_V_loa_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%sel_tmp57 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_3, i32 %dog_pyr_3_val_V_loa_3" [./sift.h:419]   --->   Operation 274 'select' 'sel_tmp57' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%dog_pyr_val_V_load_3 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_3, i32 %sel_tmp57" [./sift.h:419]   --->   Operation 275 'select' 'dog_pyr_val_V_load_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_244 = icmp slt i32 %val_V, %dog_pyr_val_V_load_3" [./sift.h:419]   --->   Operation 276 'icmp' 'tmp_244' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_244, label %._crit_edge3, label %_ifconv65" [./sift.h:419]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_4 = load i32* %dog_pyr_3_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 278 'load' 'dog_pyr_3_val_V_loa_4' <Predicate = (!tmp_244)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 279 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_4 = load i32* %dog_pyr_1_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 279 'load' 'dog_pyr_1_val_V_loa_4' <Predicate = (!tmp_244)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 280 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_4 = load i32* %dog_pyr_2_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 280 'load' 'dog_pyr_2_val_V_loa_4' <Predicate = (!tmp_244)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 10 <SV = 9> <Delay = 3.77>
ST_10 : Operation 281 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_4 = load i32* %dog_pyr_3_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 281 'load' 'dog_pyr_3_val_V_loa_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 282 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_4 = load i32* %dog_pyr_1_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 282 'load' 'dog_pyr_1_val_V_loa_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 283 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_4 = load i32* %dog_pyr_2_val_V_add_7, align 4" [./sift.h:419]   --->   Operation 283 'load' 'dog_pyr_2_val_V_loa_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%sel_tmp67 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_4, i32 %dog_pyr_3_val_V_loa_4" [./sift.h:419]   --->   Operation 284 'select' 'sel_tmp67' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%dog_pyr_val_V_load_4 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_4, i32 %sel_tmp67" [./sift.h:419]   --->   Operation 285 'select' 'dog_pyr_val_V_load_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_245 = icmp slt i32 %val_V, %dog_pyr_val_V_load_4" [./sift.h:419]   --->   Operation 286 'icmp' 'tmp_245' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %tmp_245, label %._crit_edge3, label %_ifconv75" [./sift.h:419]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_5 = load i32* %dog_pyr_3_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 288 'load' 'dog_pyr_3_val_V_loa_5' <Predicate = (!tmp_245)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 289 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_5 = load i32* %dog_pyr_1_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 289 'load' 'dog_pyr_1_val_V_loa_5' <Predicate = (!tmp_245)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 290 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_5 = load i32* %dog_pyr_2_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 290 'load' 'dog_pyr_2_val_V_loa_5' <Predicate = (!tmp_245)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 11 <SV = 10> <Delay = 3.77>
ST_11 : Operation 291 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_5 = load i32* %dog_pyr_3_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 291 'load' 'dog_pyr_3_val_V_loa_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 292 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_5 = load i32* %dog_pyr_1_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 292 'load' 'dog_pyr_1_val_V_loa_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 293 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_5 = load i32* %dog_pyr_2_val_V_add_5, align 4" [./sift.h:420]   --->   Operation 293 'load' 'dog_pyr_2_val_V_loa_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%sel_tmp77 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_5, i32 %dog_pyr_3_val_V_loa_5" [./sift.h:420]   --->   Operation 294 'select' 'sel_tmp77' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%dog_pyr_val_V_load_5 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_5, i32 %sel_tmp77" [./sift.h:420]   --->   Operation 295 'select' 'dog_pyr_val_V_load_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_246 = icmp slt i32 %val_V, %dog_pyr_val_V_load_5" [./sift.h:420]   --->   Operation 296 'icmp' 'tmp_246' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %tmp_246, label %._crit_edge3, label %_ifconv85" [./sift.h:420]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_6 = load i32* %dog_pyr_3_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 298 'load' 'dog_pyr_3_val_V_loa_6' <Predicate = (!tmp_246)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 299 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_6 = load i32* %dog_pyr_1_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 299 'load' 'dog_pyr_1_val_V_loa_6' <Predicate = (!tmp_246)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 300 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_6 = load i32* %dog_pyr_2_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 300 'load' 'dog_pyr_2_val_V_loa_6' <Predicate = (!tmp_246)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 301 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_6 = load i32* %dog_pyr_3_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 301 'load' 'dog_pyr_3_val_V_loa_6' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 302 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_6 = load i32* %dog_pyr_1_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 302 'load' 'dog_pyr_1_val_V_loa_6' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 303 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_6 = load i32* %dog_pyr_2_val_V_add_2, align 4" [./sift.h:420]   --->   Operation 303 'load' 'dog_pyr_2_val_V_loa_6' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node tmp_247)   --->   "%sel_tmp87 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_6, i32 %dog_pyr_3_val_V_loa_6" [./sift.h:420]   --->   Operation 304 'select' 'sel_tmp87' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp_247)   --->   "%dog_pyr_val_V_load_6 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_6, i32 %sel_tmp87" [./sift.h:420]   --->   Operation 305 'select' 'dog_pyr_val_V_load_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_247 = icmp slt i32 %val_V, %dog_pyr_val_V_load_6" [./sift.h:420]   --->   Operation 306 'icmp' 'tmp_247' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %tmp_247, label %._crit_edge3, label %_ifconv95" [./sift.h:420]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_7 = load i32* %dog_pyr_3_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 308 'load' 'dog_pyr_3_val_V_loa_7' <Predicate = (!tmp_247)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 309 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_7 = load i32* %dog_pyr_1_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 309 'load' 'dog_pyr_1_val_V_loa_7' <Predicate = (!tmp_247)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 310 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_7 = load i32* %dog_pyr_2_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 310 'load' 'dog_pyr_2_val_V_loa_7' <Predicate = (!tmp_247)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 13 <SV = 12> <Delay = 3.77>
ST_13 : Operation 311 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_7 = load i32* %dog_pyr_3_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 311 'load' 'dog_pyr_3_val_V_loa_7' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 312 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_7 = load i32* %dog_pyr_1_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 312 'load' 'dog_pyr_1_val_V_loa_7' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 313 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_7 = load i32* %dog_pyr_2_val_V_add_8, align 4" [./sift.h:420]   --->   Operation 313 'load' 'dog_pyr_2_val_V_loa_7' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%sel_tmp97 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_7, i32 %dog_pyr_3_val_V_loa_7" [./sift.h:420]   --->   Operation 314 'select' 'sel_tmp97' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%dog_pyr_val_V_load_7 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_7, i32 %sel_tmp97" [./sift.h:420]   --->   Operation 315 'select' 'dog_pyr_val_V_load_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_248 = icmp slt i32 %val_V, %dog_pyr_val_V_load_7" [./sift.h:420]   --->   Operation 316 'icmp' 'tmp_248' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %tmp_248, label %._crit_edge3, label %_ifconv105" [./sift.h:420]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa = load i32* %dog_pyr_4_val_V_add_3, align 4" [./sift.h:421]   --->   Operation 318 'load' 'dog_pyr_4_val_V_loa' <Predicate = (!tmp_248 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 14 <SV = 13> <Delay = 3.77>
ST_14 : Operation 319 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa = load i32* %dog_pyr_4_val_V_add_3, align 4" [./sift.h:421]   --->   Operation 319 'load' 'dog_pyr_4_val_V_loa' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_249)   --->   "%sel_tmp107 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa, i32 %dog_pyr_4_val_V_loa" [./sift.h:421]   --->   Operation 320 'select' 'sel_tmp107' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node tmp_249)   --->   "%dog_pyr_val_V_load_8 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa, i32 %sel_tmp107" [./sift.h:421]   --->   Operation 321 'select' 'dog_pyr_val_V_load_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_249 = icmp slt i32 %val_V, %dog_pyr_val_V_load_8" [./sift.h:421]   --->   Operation 322 'icmp' 'tmp_249' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %tmp_249, label %._crit_edge3, label %_ifconv115" [./sift.h:421]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_1 = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:421]   --->   Operation 324 'load' 'dog_pyr_4_val_V_loa_1' <Predicate = (!tmp_249 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 325 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_8 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:421]   --->   Operation 325 'load' 'dog_pyr_2_val_V_loa_8' <Predicate = (!tmp_249)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 326 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_8 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:421]   --->   Operation 326 'load' 'dog_pyr_3_val_V_loa_8' <Predicate = (!tmp_249 & sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 15 <SV = 14> <Delay = 3.77>
ST_15 : Operation 327 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_1 = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:421]   --->   Operation 327 'load' 'dog_pyr_4_val_V_loa_1' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 328 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_8 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:421]   --->   Operation 328 'load' 'dog_pyr_2_val_V_loa_8' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 329 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_8 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:421]   --->   Operation 329 'load' 'dog_pyr_3_val_V_loa_8' <Predicate = (sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_250)   --->   "%sel_tmp117 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_8, i32 %dog_pyr_4_val_V_loa_1" [./sift.h:421]   --->   Operation 330 'select' 'sel_tmp117' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_250)   --->   "%dog_pyr_val_V_load_9 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_8, i32 %sel_tmp117" [./sift.h:421]   --->   Operation 331 'select' 'dog_pyr_val_V_load_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_250 = icmp slt i32 %val_V, %dog_pyr_val_V_load_9" [./sift.h:421]   --->   Operation 332 'icmp' 'tmp_250' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "br i1 %tmp_250, label %._crit_edge3, label %_ifconv125" [./sift.h:421]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_2 = load i32* %dog_pyr_4_val_V_add_6, align 4" [./sift.h:421]   --->   Operation 334 'load' 'dog_pyr_4_val_V_loa_2' <Predicate = (!tmp_250 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 16 <SV = 15> <Delay = 3.77>
ST_16 : Operation 335 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_2 = load i32* %dog_pyr_4_val_V_add_6, align 4" [./sift.h:421]   --->   Operation 335 'load' 'dog_pyr_4_val_V_loa_2' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_251)   --->   "%sel_tmp127 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_1, i32 %dog_pyr_4_val_V_loa_2" [./sift.h:421]   --->   Operation 336 'select' 'sel_tmp127' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_251)   --->   "%dog_pyr_val_V_load_1_1 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_1, i32 %sel_tmp127" [./sift.h:421]   --->   Operation 337 'select' 'dog_pyr_val_V_load_1_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 338 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_251 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_1" [./sift.h:421]   --->   Operation 338 'icmp' 'tmp_251' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %tmp_251, label %._crit_edge3, label %_ifconv135" [./sift.h:421]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_3 = load i32* %dog_pyr_4_val_V_add_4, align 4" [./sift.h:422]   --->   Operation 340 'load' 'dog_pyr_4_val_V_loa_3' <Predicate = (!tmp_251 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 17 <SV = 16> <Delay = 3.77>
ST_17 : Operation 341 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_3 = load i32* %dog_pyr_4_val_V_add_4, align 4" [./sift.h:422]   --->   Operation 341 'load' 'dog_pyr_4_val_V_loa_3' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_253)   --->   "%sel_tmp137 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_2, i32 %dog_pyr_4_val_V_loa_3" [./sift.h:422]   --->   Operation 342 'select' 'sel_tmp137' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node tmp_253)   --->   "%dog_pyr_val_V_load_1_2 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_2, i32 %sel_tmp137" [./sift.h:422]   --->   Operation 343 'select' 'dog_pyr_val_V_load_1_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_253 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_2" [./sift.h:422]   --->   Operation 344 'icmp' 'tmp_253' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %tmp_253, label %._crit_edge3, label %_ifconv145" [./sift.h:422]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_4 = load i32* %dog_pyr_4_val_V_add_1, align 4" [./sift.h:422]   --->   Operation 346 'load' 'dog_pyr_4_val_V_loa_4' <Predicate = (!tmp_253 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 18 <SV = 17> <Delay = 3.77>
ST_18 : Operation 347 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_4 = load i32* %dog_pyr_4_val_V_add_1, align 4" [./sift.h:422]   --->   Operation 347 'load' 'dog_pyr_4_val_V_loa_4' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp_257)   --->   "%sel_tmp147 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_3, i32 %dog_pyr_4_val_V_loa_4" [./sift.h:422]   --->   Operation 348 'select' 'sel_tmp147' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_257)   --->   "%dog_pyr_val_V_load_1_3 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_3, i32 %sel_tmp147" [./sift.h:422]   --->   Operation 349 'select' 'dog_pyr_val_V_load_1_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 350 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_257 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_3" [./sift.h:422]   --->   Operation 350 'icmp' 'tmp_257' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %tmp_257, label %._crit_edge3, label %_ifconv155" [./sift.h:422]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_5 = load i32* %dog_pyr_4_val_V_add_7, align 4" [./sift.h:422]   --->   Operation 352 'load' 'dog_pyr_4_val_V_loa_5' <Predicate = (!tmp_257 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 19 <SV = 18> <Delay = 3.77>
ST_19 : Operation 353 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_5 = load i32* %dog_pyr_4_val_V_add_7, align 4" [./sift.h:422]   --->   Operation 353 'load' 'dog_pyr_4_val_V_loa_5' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp_258)   --->   "%sel_tmp157 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_4, i32 %dog_pyr_4_val_V_loa_5" [./sift.h:422]   --->   Operation 354 'select' 'sel_tmp157' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp_258)   --->   "%dog_pyr_val_V_load_1_4 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_4, i32 %sel_tmp157" [./sift.h:422]   --->   Operation 355 'select' 'dog_pyr_val_V_load_1_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 356 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_258 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_4" [./sift.h:422]   --->   Operation 356 'icmp' 'tmp_258' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "br i1 %tmp_258, label %._crit_edge3, label %_ifconv165" [./sift.h:422]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_6 = load i32* %dog_pyr_4_val_V_add_5, align 4" [./sift.h:423]   --->   Operation 358 'load' 'dog_pyr_4_val_V_loa_6' <Predicate = (!tmp_258 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 20 <SV = 19> <Delay = 3.77>
ST_20 : Operation 359 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_6 = load i32* %dog_pyr_4_val_V_add_5, align 4" [./sift.h:423]   --->   Operation 359 'load' 'dog_pyr_4_val_V_loa_6' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp_259)   --->   "%sel_tmp167 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_5, i32 %dog_pyr_4_val_V_loa_6" [./sift.h:423]   --->   Operation 360 'select' 'sel_tmp167' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node tmp_259)   --->   "%dog_pyr_val_V_load_1_5 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_5, i32 %sel_tmp167" [./sift.h:423]   --->   Operation 361 'select' 'dog_pyr_val_V_load_1_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 362 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_259 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_5" [./sift.h:423]   --->   Operation 362 'icmp' 'tmp_259' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %tmp_259, label %._crit_edge3, label %_ifconv175" [./sift.h:423]   --->   Operation 363 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 364 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_7 = load i32* %dog_pyr_4_val_V_add_2, align 4" [./sift.h:423]   --->   Operation 364 'load' 'dog_pyr_4_val_V_loa_7' <Predicate = (!tmp_259 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 21 <SV = 20> <Delay = 3.77>
ST_21 : Operation 365 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_7 = load i32* %dog_pyr_4_val_V_add_2, align 4" [./sift.h:423]   --->   Operation 365 'load' 'dog_pyr_4_val_V_loa_7' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_260)   --->   "%sel_tmp177 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_6, i32 %dog_pyr_4_val_V_loa_7" [./sift.h:423]   --->   Operation 366 'select' 'sel_tmp177' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_260)   --->   "%dog_pyr_val_V_load_1_6 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_6, i32 %sel_tmp177" [./sift.h:423]   --->   Operation 367 'select' 'dog_pyr_val_V_load_1_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_260 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_6" [./sift.h:423]   --->   Operation 368 'icmp' 'tmp_260' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %tmp_260, label %._crit_edge3, label %_ifconv185" [./sift.h:423]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 370 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_8 = load i32* %dog_pyr_4_val_V_add_8, align 4" [./sift.h:423]   --->   Operation 370 'load' 'dog_pyr_4_val_V_loa_8' <Predicate = (!tmp_260 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 22 <SV = 21> <Delay = 3.77>
ST_22 : Operation 371 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_8 = load i32* %dog_pyr_4_val_V_add_8, align 4" [./sift.h:423]   --->   Operation 371 'load' 'dog_pyr_4_val_V_loa_8' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp_261)   --->   "%sel_tmp187 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_7, i32 %dog_pyr_4_val_V_loa_8" [./sift.h:423]   --->   Operation 372 'select' 'sel_tmp187' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_261)   --->   "%dog_pyr_val_V_load_1_7 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_7, i32 %sel_tmp187" [./sift.h:423]   --->   Operation 373 'select' 'dog_pyr_val_V_load_1_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 374 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_261 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_7" [./sift.h:423]   --->   Operation 374 'icmp' 'tmp_261' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "br i1 %tmp_261, label %._crit_edge3, label %_ifconv195" [./sift.h:423]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa = load i32* %dog_pyr_0_val_V_add_3, align 4" [./sift.h:424]   --->   Operation 376 'load' 'dog_pyr_0_val_V_loa' <Predicate = (!tmp_261 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 23 <SV = 22> <Delay = 3.77>
ST_23 : Operation 377 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa = load i32* %dog_pyr_0_val_V_add_3, align 4" [./sift.h:424]   --->   Operation 377 'load' 'dog_pyr_0_val_V_loa' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node tmp_262)   --->   "%sel_tmp197 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa, i32 %dog_pyr_2_val_V_loa" [./sift.h:424]   --->   Operation 378 'select' 'sel_tmp197' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_262)   --->   "%dog_pyr_val_V_load_1_8 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa, i32 %sel_tmp197" [./sift.h:424]   --->   Operation 379 'select' 'dog_pyr_val_V_load_1_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_262 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_8" [./sift.h:424]   --->   Operation 380 'icmp' 'tmp_262' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "br i1 %tmp_262, label %._crit_edge3, label %_ifconv205" [./sift.h:424]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 382 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_1 = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:424]   --->   Operation 382 'load' 'dog_pyr_0_val_V_loa_1' <Predicate = (!tmp_262 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 383 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_8 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:424]   --->   Operation 383 'load' 'dog_pyr_1_val_V_loa_8' <Predicate = (!tmp_262 & sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 24 <SV = 23> <Delay = 3.77>
ST_24 : Operation 384 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_1 = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:424]   --->   Operation 384 'load' 'dog_pyr_0_val_V_loa_1' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 385 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_8 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:424]   --->   Operation 385 'load' 'dog_pyr_1_val_V_loa_8' <Predicate = (sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%sel_tmp207 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_1, i32 %dog_pyr_2_val_V_loa_8" [./sift.h:424]   --->   Operation 386 'select' 'sel_tmp207' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_263)   --->   "%dog_pyr_val_V_load_1_9 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_8, i32 %sel_tmp207" [./sift.h:424]   --->   Operation 387 'select' 'dog_pyr_val_V_load_1_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_263 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_9" [./sift.h:424]   --->   Operation 388 'icmp' 'tmp_263' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %tmp_263, label %._crit_edge3, label %_ifconv215" [./sift.h:424]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_2 = load i32* %dog_pyr_0_val_V_add_6, align 4" [./sift.h:424]   --->   Operation 390 'load' 'dog_pyr_0_val_V_loa_2' <Predicate = (!tmp_263 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 25 <SV = 24> <Delay = 3.77>
ST_25 : Operation 391 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_2 = load i32* %dog_pyr_0_val_V_add_6, align 4" [./sift.h:424]   --->   Operation 391 'load' 'dog_pyr_0_val_V_loa_2' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%sel_tmp217 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_2, i32 %dog_pyr_2_val_V_loa_1" [./sift.h:424]   --->   Operation 392 'select' 'sel_tmp217' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%dog_pyr_val_V_load_1_10 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_1, i32 %sel_tmp217" [./sift.h:424]   --->   Operation 393 'select' 'dog_pyr_val_V_load_1_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 394 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_264 = icmp slt i32 %val_V, %dog_pyr_val_V_load_1_10" [./sift.h:424]   --->   Operation 394 'icmp' 'tmp_264' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %tmp_264, label %._crit_edge3, label %_ifconv225" [./sift.h:424]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_3 = load i32* %dog_pyr_0_val_V_add_4, align 4" [./sift.h:425]   --->   Operation 396 'load' 'dog_pyr_0_val_V_loa_3' <Predicate = (!tmp_264 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 26 <SV = 25> <Delay = 3.77>
ST_26 : Operation 397 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_3 = load i32* %dog_pyr_0_val_V_add_4, align 4" [./sift.h:425]   --->   Operation 397 'load' 'dog_pyr_0_val_V_loa_3' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_265)   --->   "%sel_tmp227 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_3, i32 %dog_pyr_2_val_V_loa_2" [./sift.h:425]   --->   Operation 398 'select' 'sel_tmp227' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_265)   --->   "%dog_pyr_val_V_load_2_1 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_2, i32 %sel_tmp227" [./sift.h:425]   --->   Operation 399 'select' 'dog_pyr_val_V_load_2_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_265 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_1" [./sift.h:425]   --->   Operation 400 'icmp' 'tmp_265' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %tmp_265, label %._crit_edge3, label %_ifconv235" [./sift.h:425]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_4 = load i32* %dog_pyr_0_val_V_add_1, align 4" [./sift.h:425]   --->   Operation 402 'load' 'dog_pyr_0_val_V_loa_4' <Predicate = (!tmp_265 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 27 <SV = 26> <Delay = 3.77>
ST_27 : Operation 403 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_4 = load i32* %dog_pyr_0_val_V_add_1, align 4" [./sift.h:425]   --->   Operation 403 'load' 'dog_pyr_0_val_V_loa_4' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node tmp_266)   --->   "%sel_tmp237 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_4, i32 %dog_pyr_2_val_V_loa_3" [./sift.h:425]   --->   Operation 404 'select' 'sel_tmp237' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_266)   --->   "%dog_pyr_val_V_load_2_2 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_3, i32 %sel_tmp237" [./sift.h:425]   --->   Operation 405 'select' 'dog_pyr_val_V_load_2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_266 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_2" [./sift.h:425]   --->   Operation 406 'icmp' 'tmp_266' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %tmp_266, label %._crit_edge3, label %_ifconv245" [./sift.h:425]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 408 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_5 = load i32* %dog_pyr_0_val_V_add_7, align 4" [./sift.h:425]   --->   Operation 408 'load' 'dog_pyr_0_val_V_loa_5' <Predicate = (!tmp_266 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 28 <SV = 27> <Delay = 3.77>
ST_28 : Operation 409 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_5 = load i32* %dog_pyr_0_val_V_add_7, align 4" [./sift.h:425]   --->   Operation 409 'load' 'dog_pyr_0_val_V_loa_5' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node tmp_267)   --->   "%sel_tmp247 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_5, i32 %dog_pyr_2_val_V_loa_4" [./sift.h:425]   --->   Operation 410 'select' 'sel_tmp247' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node tmp_267)   --->   "%dog_pyr_val_V_load_2_3 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_4, i32 %sel_tmp247" [./sift.h:425]   --->   Operation 411 'select' 'dog_pyr_val_V_load_2_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 412 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_267 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_3" [./sift.h:425]   --->   Operation 412 'icmp' 'tmp_267' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %tmp_267, label %._crit_edge3, label %_ifconv255" [./sift.h:425]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 414 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_6 = load i32* %dog_pyr_0_val_V_add_5, align 4" [./sift.h:426]   --->   Operation 414 'load' 'dog_pyr_0_val_V_loa_6' <Predicate = (!tmp_267 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 29 <SV = 28> <Delay = 3.77>
ST_29 : Operation 415 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_6 = load i32* %dog_pyr_0_val_V_add_5, align 4" [./sift.h:426]   --->   Operation 415 'load' 'dog_pyr_0_val_V_loa_6' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_268)   --->   "%sel_tmp257 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_6, i32 %dog_pyr_2_val_V_loa_5" [./sift.h:426]   --->   Operation 416 'select' 'sel_tmp257' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_268)   --->   "%dog_pyr_val_V_load_2_4 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_5, i32 %sel_tmp257" [./sift.h:426]   --->   Operation 417 'select' 'dog_pyr_val_V_load_2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 418 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_268 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_4" [./sift.h:426]   --->   Operation 418 'icmp' 'tmp_268' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %tmp_268, label %._crit_edge3, label %_ifconv265" [./sift.h:426]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_7 = load i32* %dog_pyr_0_val_V_add_2, align 4" [./sift.h:426]   --->   Operation 420 'load' 'dog_pyr_0_val_V_loa_7' <Predicate = (!tmp_268 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 30 <SV = 29> <Delay = 3.77>
ST_30 : Operation 421 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_7 = load i32* %dog_pyr_0_val_V_add_2, align 4" [./sift.h:426]   --->   Operation 421 'load' 'dog_pyr_0_val_V_loa_7' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_269)   --->   "%sel_tmp267 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_7, i32 %dog_pyr_2_val_V_loa_6" [./sift.h:426]   --->   Operation 422 'select' 'sel_tmp267' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node tmp_269)   --->   "%dog_pyr_val_V_load_2_5 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_6, i32 %sel_tmp267" [./sift.h:426]   --->   Operation 423 'select' 'dog_pyr_val_V_load_2_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 424 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_269 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_5" [./sift.h:426]   --->   Operation 424 'icmp' 'tmp_269' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %tmp_269, label %._crit_edge3, label %_ifconv275" [./sift.h:426]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 426 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_8 = load i32* %dog_pyr_0_val_V_add_8, align 4" [./sift.h:426]   --->   Operation 426 'load' 'dog_pyr_0_val_V_loa_8' <Predicate = (!tmp_269 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 31 <SV = 30> <Delay = 3.30>
ST_31 : Operation 427 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_8 = load i32* %dog_pyr_0_val_V_add_8, align 4" [./sift.h:426]   --->   Operation 427 'load' 'dog_pyr_0_val_V_loa_8' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node tmp_270)   --->   "%sel_tmp277 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_8, i32 %dog_pyr_2_val_V_loa_7" [./sift.h:426]   --->   Operation 428 'select' 'sel_tmp277' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_270)   --->   "%dog_pyr_val_V_load_2_6 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_7, i32 %sel_tmp277" [./sift.h:426]   --->   Operation 429 'select' 'dog_pyr_val_V_load_2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 430 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_270 = icmp slt i32 %val_V, %dog_pyr_val_V_load_2_6" [./sift.h:426]   --->   Operation 430 'icmp' 'tmp_270' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 431 [1/1] (0.00ns)   --->   "br i1 %tmp_270, label %._crit_edge3, label %._crit_edge30" [./sift.h:426]   --->   Operation 431 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.57>
ST_32 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %val_V, i32 31)" [./sift.h:427]   --->   Operation 432 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %tmp_1027, label %_ifconv30, label %._crit_edge2" [./sift.h:427]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_1028 = trunc i31 %c0 to i18" [./sift.h:427]   --->   Operation 434 'trunc' 'tmp_1028' <Predicate = (tmp_1027)> <Delay = 0.00>
ST_32 : Operation 435 [1/1] (1.28ns)   --->   "%tmp_1029 = add i18 -1, %tmp_1028" [./sift.h:433]   --->   Operation 435 'add' 'tmp_1029' <Predicate = (tmp_1027)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 436 [1/1] (1.28ns)   --->   "%tmp_166 = add i18 %tmp_152_cast, %tmp_1029" [./sift.h:433]   --->   Operation 436 'add' 'tmp_166' <Predicate = (tmp_1027)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i18 %tmp_166 to i64" [./sift.h:433]   --->   Operation 437 'zext' 'tmp_166_cast' <Predicate = (tmp_1027)> <Delay = 0.00>
ST_32 : Operation 438 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_9 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_166_cast" [./sift.h:433]   --->   Operation 438 'getelementptr' 'dog_pyr_0_val_V_add_9' <Predicate = (tmp_1027 & !sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_32 : Operation 439 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_9 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_166_cast" [./sift.h:427]   --->   Operation 439 'getelementptr' 'dog_pyr_1_val_V_add_9' <Predicate = (tmp_1027)> <Delay = 0.00>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_9 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_166_cast" [./sift.h:427]   --->   Operation 440 'getelementptr' 'dog_pyr_2_val_V_add_9' <Predicate = (tmp_1027)> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_9 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_166_cast" [./sift.h:427]   --->   Operation 441 'getelementptr' 'dog_pyr_3_val_V_add_9' <Predicate = (tmp_1027)> <Delay = 0.00>
ST_32 : Operation 442 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_9 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_166_cast" [./sift.h:430]   --->   Operation 442 'getelementptr' 'dog_pyr_4_val_V_add_9' <Predicate = (tmp_1027 & !sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_32 : Operation 443 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_9 = load i32* %dog_pyr_3_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 443 'load' 'dog_pyr_3_val_V_loa_9' <Predicate = (tmp_1027)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 444 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_9 = load i32* %dog_pyr_1_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 444 'load' 'dog_pyr_1_val_V_loa_9' <Predicate = (tmp_1027)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 445 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_9 = load i32* %dog_pyr_2_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 445 'load' 'dog_pyr_2_val_V_loa_9' <Predicate = (tmp_1027)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 33 <SV = 32> <Delay = 4.57>
ST_33 : Operation 446 [1/1] (1.28ns)   --->   "%tmp_167 = add i18 %tmp_154_cast, %tmp_1029" [./sift.h:434]   --->   Operation 446 'add' 'tmp_167' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_167_cast = zext i18 %tmp_167 to i64" [./sift.h:434]   --->   Operation 447 'zext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 448 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_10 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_167_cast" [./sift.h:434]   --->   Operation 448 'getelementptr' 'dog_pyr_0_val_V_add_10' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 449 [1/1] (1.28ns)   --->   "%tmp_168 = add i18 %tmp_156_cast, %tmp_1029" [./sift.h:435]   --->   Operation 449 'add' 'tmp_168' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_168_cast = zext i18 %tmp_168 to i64" [./sift.h:435]   --->   Operation 450 'zext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 451 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_11 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_168_cast" [./sift.h:435]   --->   Operation 451 'getelementptr' 'dog_pyr_0_val_V_add_11' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 452 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_10 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_167_cast" [./sift.h:428]   --->   Operation 452 'getelementptr' 'dog_pyr_1_val_V_add_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 453 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_11 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_168_cast" [./sift.h:429]   --->   Operation 453 'getelementptr' 'dog_pyr_1_val_V_add_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 454 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_10 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_167_cast" [./sift.h:428]   --->   Operation 454 'getelementptr' 'dog_pyr_2_val_V_add_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 455 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_11 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_168_cast" [./sift.h:429]   --->   Operation 455 'getelementptr' 'dog_pyr_2_val_V_add_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 456 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_10 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_167_cast" [./sift.h:428]   --->   Operation 456 'getelementptr' 'dog_pyr_3_val_V_add_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_11 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_168_cast" [./sift.h:429]   --->   Operation 457 'getelementptr' 'dog_pyr_3_val_V_add_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 458 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_10 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_167_cast" [./sift.h:431]   --->   Operation 458 'getelementptr' 'dog_pyr_4_val_V_add_10' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_11 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_168_cast" [./sift.h:432]   --->   Operation 459 'getelementptr' 'dog_pyr_4_val_V_add_11' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 460 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_9 = load i32* %dog_pyr_3_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 460 'load' 'dog_pyr_3_val_V_loa_9' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 461 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_9 = load i32* %dog_pyr_1_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 461 'load' 'dog_pyr_1_val_V_loa_9' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 462 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_9 = load i32* %dog_pyr_2_val_V_add_9, align 4" [./sift.h:427]   --->   Operation 462 'load' 'dog_pyr_2_val_V_loa_9' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node tmp_271)   --->   "%sel_tmp32 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_9, i32 %dog_pyr_3_val_V_loa_9" [./sift.h:427]   --->   Operation 463 'select' 'sel_tmp32' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node tmp_271)   --->   "%dog_pyr_val_V_load_2_7 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_9, i32 %sel_tmp32" [./sift.h:427]   --->   Operation 464 'select' 'dog_pyr_val_V_load_2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 465 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_271 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_2_7" [./sift.h:427]   --->   Operation 465 'icmp' 'tmp_271' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %tmp_271, label %._crit_edge2, label %_ifconv40" [./sift.h:427]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_1030 = trunc i31 %c0 to i18" [./sift.h:427]   --->   Operation 467 'trunc' 'tmp_1030' <Predicate = (!tmp_271)> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (1.28ns)   --->   "%tmp_1031 = add i18 1, %tmp_1030" [./sift.h:433]   --->   Operation 468 'add' 'tmp_1031' <Predicate = (!tmp_271)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 469 [1/1] (1.28ns)   --->   "%tmp_169 = add i18 %tmp_152_cast, %tmp_1031" [./sift.h:433]   --->   Operation 469 'add' 'tmp_169' <Predicate = (!tmp_271)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i18 %tmp_169 to i64" [./sift.h:433]   --->   Operation 470 'zext' 'tmp_169_cast' <Predicate = (!tmp_271)> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_12 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_169_cast" [./sift.h:433]   --->   Operation 471 'getelementptr' 'dog_pyr_0_val_V_add_12' <Predicate = (!tmp_271 & !sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (1.28ns)   --->   "%tmp_170 = add i18 %tmp_154_cast, %tmp_1031" [./sift.h:434]   --->   Operation 472 'add' 'tmp_170' <Predicate = (!tmp_271)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [1/1] (1.28ns)   --->   "%tmp_171 = add i18 %tmp_156_cast, %tmp_1031" [./sift.h:435]   --->   Operation 473 'add' 'tmp_171' <Predicate = (!tmp_271)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_12 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_169_cast" [./sift.h:427]   --->   Operation 474 'getelementptr' 'dog_pyr_1_val_V_add_12' <Predicate = (!tmp_271)> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_12 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_169_cast" [./sift.h:427]   --->   Operation 475 'getelementptr' 'dog_pyr_2_val_V_add_12' <Predicate = (!tmp_271)> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_12 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_169_cast" [./sift.h:427]   --->   Operation 476 'getelementptr' 'dog_pyr_3_val_V_add_12' <Predicate = (!tmp_271)> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_12 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_169_cast" [./sift.h:430]   --->   Operation 477 'getelementptr' 'dog_pyr_4_val_V_add_12' <Predicate = (!tmp_271 & !sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_33 : Operation 478 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_10 = load i32* %dog_pyr_3_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 478 'load' 'dog_pyr_3_val_V_loa_10' <Predicate = (!tmp_271)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 479 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_10 = load i32* %dog_pyr_1_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 479 'load' 'dog_pyr_1_val_V_loa_10' <Predicate = (!tmp_271)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 480 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_10 = load i32* %dog_pyr_2_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 480 'load' 'dog_pyr_2_val_V_loa_10' <Predicate = (!tmp_271)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 34 <SV = 33> <Delay = 3.77>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i18 %tmp_170 to i64" [./sift.h:434]   --->   Operation 481 'zext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 482 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_13 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_170_cast" [./sift.h:434]   --->   Operation 482 'getelementptr' 'dog_pyr_0_val_V_add_13' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_34 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i18 %tmp_171 to i64" [./sift.h:435]   --->   Operation 483 'zext' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 484 [1/1] (0.00ns)   --->   "%dog_pyr_0_val_V_add_14 = getelementptr [65536 x i32]* %dog_pyr_0_val_V, i64 0, i64 %tmp_171_cast" [./sift.h:435]   --->   Operation 484 'getelementptr' 'dog_pyr_0_val_V_add_14' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 0.00>
ST_34 : Operation 485 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_13 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_170_cast" [./sift.h:428]   --->   Operation 485 'getelementptr' 'dog_pyr_1_val_V_add_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 486 [1/1] (0.00ns)   --->   "%dog_pyr_1_val_V_add_14 = getelementptr [65536 x i32]* %dog_pyr_1_val_V, i64 0, i64 %tmp_171_cast" [./sift.h:429]   --->   Operation 486 'getelementptr' 'dog_pyr_1_val_V_add_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 487 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_13 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_170_cast" [./sift.h:428]   --->   Operation 487 'getelementptr' 'dog_pyr_2_val_V_add_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%dog_pyr_2_val_V_add_14 = getelementptr [65536 x i32]* %dog_pyr_2_val_V, i64 0, i64 %tmp_171_cast" [./sift.h:429]   --->   Operation 488 'getelementptr' 'dog_pyr_2_val_V_add_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_13 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_170_cast" [./sift.h:428]   --->   Operation 489 'getelementptr' 'dog_pyr_3_val_V_add_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 490 [1/1] (0.00ns)   --->   "%dog_pyr_3_val_V_add_14 = getelementptr [65536 x i32]* %dog_pyr_3_val_V, i64 0, i64 %tmp_171_cast" [./sift.h:429]   --->   Operation 490 'getelementptr' 'dog_pyr_3_val_V_add_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_13 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_170_cast" [./sift.h:431]   --->   Operation 491 'getelementptr' 'dog_pyr_4_val_V_add_13' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%dog_pyr_4_val_V_add_14 = getelementptr [65536 x i32]* %dog_pyr_4_val_V, i64 0, i64 %tmp_171_cast" [./sift.h:432]   --->   Operation 492 'getelementptr' 'dog_pyr_4_val_V_add_14' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 0.00>
ST_34 : Operation 493 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_10 = load i32* %dog_pyr_3_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 493 'load' 'dog_pyr_3_val_V_loa_10' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 494 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_10 = load i32* %dog_pyr_1_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 494 'load' 'dog_pyr_1_val_V_loa_10' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 495 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_10 = load i32* %dog_pyr_2_val_V_add_12, align 4" [./sift.h:427]   --->   Operation 495 'load' 'dog_pyr_2_val_V_loa_10' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node tmp_272)   --->   "%sel_tmp42 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_10, i32 %dog_pyr_3_val_V_loa_10" [./sift.h:427]   --->   Operation 496 'select' 'sel_tmp42' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node tmp_272)   --->   "%dog_pyr_val_V_load_2_8 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_10, i32 %sel_tmp42" [./sift.h:427]   --->   Operation 497 'select' 'dog_pyr_val_V_load_2_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 498 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_272 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_2_8" [./sift.h:427]   --->   Operation 498 'icmp' 'tmp_272' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %tmp_272, label %._crit_edge2, label %_ifconv50" [./sift.h:427]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 500 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_11 = load i32* %dog_pyr_3_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 500 'load' 'dog_pyr_3_val_V_loa_11' <Predicate = (!tmp_272)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 501 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_11 = load i32* %dog_pyr_1_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 501 'load' 'dog_pyr_1_val_V_loa_11' <Predicate = (!tmp_272)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 502 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_11 = load i32* %dog_pyr_2_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 502 'load' 'dog_pyr_2_val_V_loa_11' <Predicate = (!tmp_272)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 35 <SV = 34> <Delay = 3.77>
ST_35 : Operation 503 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_11 = load i32* %dog_pyr_3_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 503 'load' 'dog_pyr_3_val_V_loa_11' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 504 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_11 = load i32* %dog_pyr_1_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 504 'load' 'dog_pyr_1_val_V_loa_11' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 505 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_11 = load i32* %dog_pyr_2_val_V_add_10, align 4" [./sift.h:428]   --->   Operation 505 'load' 'dog_pyr_2_val_V_loa_11' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node tmp_273)   --->   "%sel_tmp52 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_11, i32 %dog_pyr_3_val_V_loa_11" [./sift.h:428]   --->   Operation 506 'select' 'sel_tmp52' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node tmp_273)   --->   "%dog_pyr_val_V_load_2_9 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_11, i32 %sel_tmp52" [./sift.h:428]   --->   Operation 507 'select' 'dog_pyr_val_V_load_2_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 508 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_273 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_2_9" [./sift.h:428]   --->   Operation 508 'icmp' 'tmp_273' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %tmp_273, label %._crit_edge2, label %_ifconv60" [./sift.h:428]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 510 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_12 = load i32* %dog_pyr_3_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 510 'load' 'dog_pyr_3_val_V_loa_12' <Predicate = (!tmp_273)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 511 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_12 = load i32* %dog_pyr_1_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 511 'load' 'dog_pyr_1_val_V_loa_12' <Predicate = (!tmp_273)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 512 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_12 = load i32* %dog_pyr_2_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 512 'load' 'dog_pyr_2_val_V_loa_12' <Predicate = (!tmp_273)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 36 <SV = 35> <Delay = 3.77>
ST_36 : Operation 513 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_12 = load i32* %dog_pyr_3_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 513 'load' 'dog_pyr_3_val_V_loa_12' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 514 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_12 = load i32* %dog_pyr_1_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 514 'load' 'dog_pyr_1_val_V_loa_12' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 515 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_12 = load i32* %dog_pyr_2_val_V_add_1, align 4" [./sift.h:428]   --->   Operation 515 'load' 'dog_pyr_2_val_V_loa_12' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node tmp_274)   --->   "%sel_tmp62 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_12, i32 %dog_pyr_3_val_V_loa_12" [./sift.h:428]   --->   Operation 516 'select' 'sel_tmp62' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node tmp_274)   --->   "%dog_pyr_val_V_load_2_10 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_12, i32 %sel_tmp62" [./sift.h:428]   --->   Operation 517 'select' 'dog_pyr_val_V_load_2_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 518 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_274 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_2_10" [./sift.h:428]   --->   Operation 518 'icmp' 'tmp_274' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %tmp_274, label %._crit_edge2, label %_ifconv70" [./sift.h:428]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 520 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_13 = load i32* %dog_pyr_3_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 520 'load' 'dog_pyr_3_val_V_loa_13' <Predicate = (!tmp_274)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 521 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_13 = load i32* %dog_pyr_1_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 521 'load' 'dog_pyr_1_val_V_loa_13' <Predicate = (!tmp_274)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 522 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_13 = load i32* %dog_pyr_2_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 522 'load' 'dog_pyr_2_val_V_loa_13' <Predicate = (!tmp_274)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 37 <SV = 36> <Delay = 3.77>
ST_37 : Operation 523 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_13 = load i32* %dog_pyr_3_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 523 'load' 'dog_pyr_3_val_V_loa_13' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 524 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_13 = load i32* %dog_pyr_1_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 524 'load' 'dog_pyr_1_val_V_loa_13' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 525 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_13 = load i32* %dog_pyr_2_val_V_add_13, align 4" [./sift.h:428]   --->   Operation 525 'load' 'dog_pyr_2_val_V_loa_13' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node tmp_275)   --->   "%sel_tmp72 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_13, i32 %dog_pyr_3_val_V_loa_13" [./sift.h:428]   --->   Operation 526 'select' 'sel_tmp72' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node tmp_275)   --->   "%dog_pyr_val_V_load_3_1 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_13, i32 %sel_tmp72" [./sift.h:428]   --->   Operation 527 'select' 'dog_pyr_val_V_load_3_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 528 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_275 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_1" [./sift.h:428]   --->   Operation 528 'icmp' 'tmp_275' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %tmp_275, label %._crit_edge2, label %_ifconv80" [./sift.h:428]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 530 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_14 = load i32* %dog_pyr_3_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 530 'load' 'dog_pyr_3_val_V_loa_14' <Predicate = (!tmp_275)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 531 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_14 = load i32* %dog_pyr_1_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 531 'load' 'dog_pyr_1_val_V_loa_14' <Predicate = (!tmp_275)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 532 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_14 = load i32* %dog_pyr_2_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 532 'load' 'dog_pyr_2_val_V_loa_14' <Predicate = (!tmp_275)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 38 <SV = 37> <Delay = 3.77>
ST_38 : Operation 533 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_14 = load i32* %dog_pyr_3_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 533 'load' 'dog_pyr_3_val_V_loa_14' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 534 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_14 = load i32* %dog_pyr_1_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 534 'load' 'dog_pyr_1_val_V_loa_14' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 535 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_14 = load i32* %dog_pyr_2_val_V_add_11, align 4" [./sift.h:429]   --->   Operation 535 'load' 'dog_pyr_2_val_V_loa_14' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%sel_tmp82 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_14, i32 %dog_pyr_3_val_V_loa_14" [./sift.h:429]   --->   Operation 536 'select' 'sel_tmp82' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp_276)   --->   "%dog_pyr_val_V_load_3_2 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_14, i32 %sel_tmp82" [./sift.h:429]   --->   Operation 537 'select' 'dog_pyr_val_V_load_3_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 538 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_276 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_2" [./sift.h:429]   --->   Operation 538 'icmp' 'tmp_276' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %tmp_276, label %._crit_edge2, label %_ifconv90" [./sift.h:429]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 540 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_15 = load i32* %dog_pyr_3_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 540 'load' 'dog_pyr_3_val_V_loa_15' <Predicate = (!tmp_276)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 541 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_15 = load i32* %dog_pyr_1_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 541 'load' 'dog_pyr_1_val_V_loa_15' <Predicate = (!tmp_276)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 542 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_15 = load i32* %dog_pyr_2_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 542 'load' 'dog_pyr_2_val_V_loa_15' <Predicate = (!tmp_276)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 39 <SV = 38> <Delay = 3.77>
ST_39 : Operation 543 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_15 = load i32* %dog_pyr_3_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 543 'load' 'dog_pyr_3_val_V_loa_15' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 544 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_15 = load i32* %dog_pyr_1_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 544 'load' 'dog_pyr_1_val_V_loa_15' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 545 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_15 = load i32* %dog_pyr_2_val_V_add_2, align 4" [./sift.h:429]   --->   Operation 545 'load' 'dog_pyr_2_val_V_loa_15' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node tmp_277)   --->   "%sel_tmp92 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_15, i32 %dog_pyr_3_val_V_loa_15" [./sift.h:429]   --->   Operation 546 'select' 'sel_tmp92' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node tmp_277)   --->   "%dog_pyr_val_V_load_3_3 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_15, i32 %sel_tmp92" [./sift.h:429]   --->   Operation 547 'select' 'dog_pyr_val_V_load_3_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 548 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_277 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_3" [./sift.h:429]   --->   Operation 548 'icmp' 'tmp_277' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %tmp_277, label %._crit_edge2, label %_ifconv100" [./sift.h:429]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_16 = load i32* %dog_pyr_3_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 550 'load' 'dog_pyr_3_val_V_loa_16' <Predicate = (!tmp_277)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 551 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_16 = load i32* %dog_pyr_1_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 551 'load' 'dog_pyr_1_val_V_loa_16' <Predicate = (!tmp_277)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 552 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_16 = load i32* %dog_pyr_2_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 552 'load' 'dog_pyr_2_val_V_loa_16' <Predicate = (!tmp_277)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 40 <SV = 39> <Delay = 3.77>
ST_40 : Operation 553 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_16 = load i32* %dog_pyr_3_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 553 'load' 'dog_pyr_3_val_V_loa_16' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 554 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_16 = load i32* %dog_pyr_1_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 554 'load' 'dog_pyr_1_val_V_loa_16' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 555 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_16 = load i32* %dog_pyr_2_val_V_add_14, align 4" [./sift.h:429]   --->   Operation 555 'load' 'dog_pyr_2_val_V_loa_16' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node tmp_278)   --->   "%sel_tmp102 = select i1 %sel_tmp26, i32 %dog_pyr_1_val_V_loa_16, i32 %dog_pyr_3_val_V_loa_16" [./sift.h:429]   --->   Operation 556 'select' 'sel_tmp102' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node tmp_278)   --->   "%dog_pyr_val_V_load_3_4 = select i1 %sel_tmp28, i32 %dog_pyr_2_val_V_loa_16, i32 %sel_tmp102" [./sift.h:429]   --->   Operation 557 'select' 'dog_pyr_val_V_load_3_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 558 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_278 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_4" [./sift.h:429]   --->   Operation 558 'icmp' 'tmp_278' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 559 [1/1] (0.00ns)   --->   "br i1 %tmp_278, label %._crit_edge2, label %_ifconv110" [./sift.h:429]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 560 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_9 = load i32* %dog_pyr_4_val_V_add_9, align 4" [./sift.h:430]   --->   Operation 560 'load' 'dog_pyr_4_val_V_loa_9' <Predicate = (!tmp_278 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 41 <SV = 40> <Delay = 3.77>
ST_41 : Operation 561 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_9 = load i32* %dog_pyr_4_val_V_add_9, align 4" [./sift.h:430]   --->   Operation 561 'load' 'dog_pyr_4_val_V_loa_9' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node tmp_279)   --->   "%sel_tmp112 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_9, i32 %dog_pyr_4_val_V_loa_9" [./sift.h:430]   --->   Operation 562 'select' 'sel_tmp112' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node tmp_279)   --->   "%dog_pyr_val_V_load_3_5 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_9, i32 %sel_tmp112" [./sift.h:430]   --->   Operation 563 'select' 'dog_pyr_val_V_load_3_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 564 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_279 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_5" [./sift.h:430]   --->   Operation 564 'icmp' 'tmp_279' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %tmp_279, label %._crit_edge2, label %_ifconv120" [./sift.h:430]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 566 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_10 = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:430]   --->   Operation 566 'load' 'dog_pyr_4_val_V_loa_10' <Predicate = (!tmp_279 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 567 [2/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_17 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:430]   --->   Operation 567 'load' 'dog_pyr_2_val_V_loa_17' <Predicate = (!tmp_279)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 568 [2/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_17 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:430]   --->   Operation 568 'load' 'dog_pyr_3_val_V_loa_17' <Predicate = (!tmp_279 & sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 42 <SV = 41> <Delay = 3.77>
ST_42 : Operation 569 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_10 = load i32* %dog_pyr_4_val_V_add, align 4" [./sift.h:430]   --->   Operation 569 'load' 'dog_pyr_4_val_V_loa_10' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 570 [1/2] (1.99ns)   --->   "%dog_pyr_2_val_V_loa_17 = load i32* %dog_pyr_2_val_V_add, align 4" [./sift.h:430]   --->   Operation 570 'load' 'dog_pyr_2_val_V_loa_17' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 571 [1/2] (1.99ns)   --->   "%dog_pyr_3_val_V_loa_17 = load i32* %dog_pyr_3_val_V_add, align 4" [./sift.h:430]   --->   Operation 571 'load' 'dog_pyr_3_val_V_loa_17' <Predicate = (sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node tmp_280)   --->   "%sel_tmp122 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_17, i32 %dog_pyr_4_val_V_loa_10" [./sift.h:430]   --->   Operation 572 'select' 'sel_tmp122' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node tmp_280)   --->   "%dog_pyr_val_V_load_3_6 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_17, i32 %sel_tmp122" [./sift.h:430]   --->   Operation 573 'select' 'dog_pyr_val_V_load_3_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 574 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_280 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_6" [./sift.h:430]   --->   Operation 574 'icmp' 'tmp_280' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 575 [1/1] (0.00ns)   --->   "br i1 %tmp_280, label %._crit_edge2, label %_ifconv130" [./sift.h:430]   --->   Operation 575 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 576 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_11 = load i32* %dog_pyr_4_val_V_add_12, align 4" [./sift.h:430]   --->   Operation 576 'load' 'dog_pyr_4_val_V_loa_11' <Predicate = (!tmp_280 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 43 <SV = 42> <Delay = 3.77>
ST_43 : Operation 577 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_11 = load i32* %dog_pyr_4_val_V_add_12, align 4" [./sift.h:430]   --->   Operation 577 'load' 'dog_pyr_4_val_V_loa_11' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node tmp_281)   --->   "%sel_tmp132 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_10, i32 %dog_pyr_4_val_V_loa_11" [./sift.h:430]   --->   Operation 578 'select' 'sel_tmp132' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node tmp_281)   --->   "%dog_pyr_val_V_load_3_7 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_10, i32 %sel_tmp132" [./sift.h:430]   --->   Operation 579 'select' 'dog_pyr_val_V_load_3_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 580 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_281 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_7" [./sift.h:430]   --->   Operation 580 'icmp' 'tmp_281' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 581 [1/1] (0.00ns)   --->   "br i1 %tmp_281, label %._crit_edge2, label %_ifconv140" [./sift.h:430]   --->   Operation 581 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 582 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_12 = load i32* %dog_pyr_4_val_V_add_10, align 4" [./sift.h:431]   --->   Operation 582 'load' 'dog_pyr_4_val_V_loa_12' <Predicate = (!tmp_281 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 44 <SV = 43> <Delay = 3.77>
ST_44 : Operation 583 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_12 = load i32* %dog_pyr_4_val_V_add_10, align 4" [./sift.h:431]   --->   Operation 583 'load' 'dog_pyr_4_val_V_loa_12' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%sel_tmp142 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_11, i32 %dog_pyr_4_val_V_loa_12" [./sift.h:431]   --->   Operation 584 'select' 'sel_tmp142' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node tmp_282)   --->   "%dog_pyr_val_V_load_3_8 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_11, i32 %sel_tmp142" [./sift.h:431]   --->   Operation 585 'select' 'dog_pyr_val_V_load_3_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 586 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_282 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_8" [./sift.h:431]   --->   Operation 586 'icmp' 'tmp_282' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 587 [1/1] (0.00ns)   --->   "br i1 %tmp_282, label %._crit_edge2, label %_ifconv150" [./sift.h:431]   --->   Operation 587 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 588 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_13 = load i32* %dog_pyr_4_val_V_add_1, align 4" [./sift.h:431]   --->   Operation 588 'load' 'dog_pyr_4_val_V_loa_13' <Predicate = (!tmp_282 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 45 <SV = 44> <Delay = 3.77>
ST_45 : Operation 589 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_13 = load i32* %dog_pyr_4_val_V_add_1, align 4" [./sift.h:431]   --->   Operation 589 'load' 'dog_pyr_4_val_V_loa_13' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node tmp_283)   --->   "%sel_tmp152 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_12, i32 %dog_pyr_4_val_V_loa_13" [./sift.h:431]   --->   Operation 590 'select' 'sel_tmp152' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node tmp_283)   --->   "%dog_pyr_val_V_load_3_9 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_12, i32 %sel_tmp152" [./sift.h:431]   --->   Operation 591 'select' 'dog_pyr_val_V_load_3_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 592 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_283 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_9" [./sift.h:431]   --->   Operation 592 'icmp' 'tmp_283' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 593 [1/1] (0.00ns)   --->   "br i1 %tmp_283, label %._crit_edge2, label %_ifconv160" [./sift.h:431]   --->   Operation 593 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 594 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_14 = load i32* %dog_pyr_4_val_V_add_13, align 4" [./sift.h:431]   --->   Operation 594 'load' 'dog_pyr_4_val_V_loa_14' <Predicate = (!tmp_283 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 46 <SV = 45> <Delay = 3.77>
ST_46 : Operation 595 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_14 = load i32* %dog_pyr_4_val_V_add_13, align 4" [./sift.h:431]   --->   Operation 595 'load' 'dog_pyr_4_val_V_loa_14' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node tmp_284)   --->   "%sel_tmp162 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_13, i32 %dog_pyr_4_val_V_loa_14" [./sift.h:431]   --->   Operation 596 'select' 'sel_tmp162' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp_284)   --->   "%dog_pyr_val_V_load_3_10 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_13, i32 %sel_tmp162" [./sift.h:431]   --->   Operation 597 'select' 'dog_pyr_val_V_load_3_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 598 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_284 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_3_10" [./sift.h:431]   --->   Operation 598 'icmp' 'tmp_284' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 599 [1/1] (0.00ns)   --->   "br i1 %tmp_284, label %._crit_edge2, label %_ifconv170" [./sift.h:431]   --->   Operation 599 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 600 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_15 = load i32* %dog_pyr_4_val_V_add_11, align 4" [./sift.h:432]   --->   Operation 600 'load' 'dog_pyr_4_val_V_loa_15' <Predicate = (!tmp_284 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 47 <SV = 46> <Delay = 3.77>
ST_47 : Operation 601 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_15 = load i32* %dog_pyr_4_val_V_add_11, align 4" [./sift.h:432]   --->   Operation 601 'load' 'dog_pyr_4_val_V_loa_15' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node tmp_285)   --->   "%sel_tmp172 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_14, i32 %dog_pyr_4_val_V_loa_15" [./sift.h:432]   --->   Operation 602 'select' 'sel_tmp172' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node tmp_285)   --->   "%dog_pyr_val_V_load_4_1 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_14, i32 %sel_tmp172" [./sift.h:432]   --->   Operation 603 'select' 'dog_pyr_val_V_load_4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 604 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_285 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_1" [./sift.h:432]   --->   Operation 604 'icmp' 'tmp_285' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 605 [1/1] (0.00ns)   --->   "br i1 %tmp_285, label %._crit_edge2, label %_ifconv180" [./sift.h:432]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 606 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_16 = load i32* %dog_pyr_4_val_V_add_2, align 4" [./sift.h:432]   --->   Operation 606 'load' 'dog_pyr_4_val_V_loa_16' <Predicate = (!tmp_285 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 48 <SV = 47> <Delay = 3.77>
ST_48 : Operation 607 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_16 = load i32* %dog_pyr_4_val_V_add_2, align 4" [./sift.h:432]   --->   Operation 607 'load' 'dog_pyr_4_val_V_loa_16' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node tmp_286)   --->   "%sel_tmp182 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_15, i32 %dog_pyr_4_val_V_loa_16" [./sift.h:432]   --->   Operation 608 'select' 'sel_tmp182' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node tmp_286)   --->   "%dog_pyr_val_V_load_4_2 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_15, i32 %sel_tmp182" [./sift.h:432]   --->   Operation 609 'select' 'dog_pyr_val_V_load_4_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 610 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_286 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_2" [./sift.h:432]   --->   Operation 610 'icmp' 'tmp_286' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 611 [1/1] (0.00ns)   --->   "br i1 %tmp_286, label %._crit_edge2, label %_ifconv190" [./sift.h:432]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 612 [2/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_17 = load i32* %dog_pyr_4_val_V_add_14, align 4" [./sift.h:432]   --->   Operation 612 'load' 'dog_pyr_4_val_V_loa_17' <Predicate = (!tmp_286 & !sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 49 <SV = 48> <Delay = 3.77>
ST_49 : Operation 613 [1/2] (1.99ns)   --->   "%dog_pyr_4_val_V_loa_17 = load i32* %dog_pyr_4_val_V_add_14, align 4" [./sift.h:432]   --->   Operation 613 'load' 'dog_pyr_4_val_V_loa_17' <Predicate = (!sel_tmp28 & !sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node tmp_287)   --->   "%sel_tmp192 = select i1 %sel_tmp26, i32 %dog_pyr_2_val_V_loa_16, i32 %dog_pyr_4_val_V_loa_17" [./sift.h:432]   --->   Operation 614 'select' 'sel_tmp192' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node tmp_287)   --->   "%dog_pyr_val_V_load_4_3 = select i1 %sel_tmp28, i32 %dog_pyr_3_val_V_loa_16, i32 %sel_tmp192" [./sift.h:432]   --->   Operation 615 'select' 'dog_pyr_val_V_load_4_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 616 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_287 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_3" [./sift.h:432]   --->   Operation 616 'icmp' 'tmp_287' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %tmp_287, label %._crit_edge2, label %_ifconv200" [./sift.h:432]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 618 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_9 = load i32* %dog_pyr_0_val_V_add_9, align 4" [./sift.h:433]   --->   Operation 618 'load' 'dog_pyr_0_val_V_loa_9' <Predicate = (!tmp_287 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 50 <SV = 49> <Delay = 3.77>
ST_50 : Operation 619 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_9 = load i32* %dog_pyr_0_val_V_add_9, align 4" [./sift.h:433]   --->   Operation 619 'load' 'dog_pyr_0_val_V_loa_9' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node tmp_288)   --->   "%sel_tmp202 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_9, i32 %dog_pyr_2_val_V_loa_9" [./sift.h:433]   --->   Operation 620 'select' 'sel_tmp202' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node tmp_288)   --->   "%dog_pyr_val_V_load_4_4 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_9, i32 %sel_tmp202" [./sift.h:433]   --->   Operation 621 'select' 'dog_pyr_val_V_load_4_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 622 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_288 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_4" [./sift.h:433]   --->   Operation 622 'icmp' 'tmp_288' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %tmp_288, label %._crit_edge2, label %_ifconv210" [./sift.h:433]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 624 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_10 = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:433]   --->   Operation 624 'load' 'dog_pyr_0_val_V_loa_10' <Predicate = (!tmp_288 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 625 [2/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_17 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:433]   --->   Operation 625 'load' 'dog_pyr_1_val_V_loa_17' <Predicate = (!tmp_288 & sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 51 <SV = 50> <Delay = 3.77>
ST_51 : Operation 626 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_10 = load i32* %dog_pyr_0_val_V_add, align 4" [./sift.h:433]   --->   Operation 626 'load' 'dog_pyr_0_val_V_loa_10' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 627 [1/2] (1.99ns)   --->   "%dog_pyr_1_val_V_loa_17 = load i32* %dog_pyr_1_val_V_add, align 4" [./sift.h:433]   --->   Operation 627 'load' 'dog_pyr_1_val_V_loa_17' <Predicate = (sel_tmp28)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node tmp_289)   --->   "%sel_tmp212 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_10, i32 %dog_pyr_2_val_V_loa_17" [./sift.h:433]   --->   Operation 628 'select' 'sel_tmp212' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node tmp_289)   --->   "%dog_pyr_val_V_load_4_5 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_17, i32 %sel_tmp212" [./sift.h:433]   --->   Operation 629 'select' 'dog_pyr_val_V_load_4_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 630 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_289 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_5" [./sift.h:433]   --->   Operation 630 'icmp' 'tmp_289' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %tmp_289, label %._crit_edge2, label %_ifconv220" [./sift.h:433]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 632 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_11 = load i32* %dog_pyr_0_val_V_add_12, align 4" [./sift.h:433]   --->   Operation 632 'load' 'dog_pyr_0_val_V_loa_11' <Predicate = (!tmp_289 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 52 <SV = 51> <Delay = 3.77>
ST_52 : Operation 633 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_11 = load i32* %dog_pyr_0_val_V_add_12, align 4" [./sift.h:433]   --->   Operation 633 'load' 'dog_pyr_0_val_V_loa_11' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node tmp_290)   --->   "%sel_tmp222 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_11, i32 %dog_pyr_2_val_V_loa_10" [./sift.h:433]   --->   Operation 634 'select' 'sel_tmp222' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node tmp_290)   --->   "%dog_pyr_val_V_load_4_6 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_10, i32 %sel_tmp222" [./sift.h:433]   --->   Operation 635 'select' 'dog_pyr_val_V_load_4_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 636 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_290 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_6" [./sift.h:433]   --->   Operation 636 'icmp' 'tmp_290' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %tmp_290, label %._crit_edge2, label %_ifconv230" [./sift.h:433]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 638 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_12 = load i32* %dog_pyr_0_val_V_add_10, align 4" [./sift.h:434]   --->   Operation 638 'load' 'dog_pyr_0_val_V_loa_12' <Predicate = (!tmp_290 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 53 <SV = 52> <Delay = 3.77>
ST_53 : Operation 639 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_12 = load i32* %dog_pyr_0_val_V_add_10, align 4" [./sift.h:434]   --->   Operation 639 'load' 'dog_pyr_0_val_V_loa_12' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node tmp_291)   --->   "%sel_tmp232 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_12, i32 %dog_pyr_2_val_V_loa_11" [./sift.h:434]   --->   Operation 640 'select' 'sel_tmp232' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node tmp_291)   --->   "%dog_pyr_val_V_load_4_7 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_11, i32 %sel_tmp232" [./sift.h:434]   --->   Operation 641 'select' 'dog_pyr_val_V_load_4_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 642 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_291 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_7" [./sift.h:434]   --->   Operation 642 'icmp' 'tmp_291' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 643 [1/1] (0.00ns)   --->   "br i1 %tmp_291, label %._crit_edge2, label %_ifconv240" [./sift.h:434]   --->   Operation 643 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 644 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_13 = load i32* %dog_pyr_0_val_V_add_1, align 4" [./sift.h:434]   --->   Operation 644 'load' 'dog_pyr_0_val_V_loa_13' <Predicate = (!tmp_291 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 54 <SV = 53> <Delay = 3.77>
ST_54 : Operation 645 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_13 = load i32* %dog_pyr_0_val_V_add_1, align 4" [./sift.h:434]   --->   Operation 645 'load' 'dog_pyr_0_val_V_loa_13' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%sel_tmp242 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_13, i32 %dog_pyr_2_val_V_loa_12" [./sift.h:434]   --->   Operation 646 'select' 'sel_tmp242' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%dog_pyr_val_V_load_4_8 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_12, i32 %sel_tmp242" [./sift.h:434]   --->   Operation 647 'select' 'dog_pyr_val_V_load_4_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 648 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_292 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_8" [./sift.h:434]   --->   Operation 648 'icmp' 'tmp_292' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 649 [1/1] (0.00ns)   --->   "br i1 %tmp_292, label %._crit_edge2, label %_ifconv250" [./sift.h:434]   --->   Operation 649 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 650 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_14 = load i32* %dog_pyr_0_val_V_add_13, align 4" [./sift.h:434]   --->   Operation 650 'load' 'dog_pyr_0_val_V_loa_14' <Predicate = (!tmp_292 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 55 <SV = 54> <Delay = 3.77>
ST_55 : Operation 651 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_14 = load i32* %dog_pyr_0_val_V_add_13, align 4" [./sift.h:434]   --->   Operation 651 'load' 'dog_pyr_0_val_V_loa_14' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node tmp_293)   --->   "%sel_tmp252 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_14, i32 %dog_pyr_2_val_V_loa_13" [./sift.h:434]   --->   Operation 652 'select' 'sel_tmp252' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node tmp_293)   --->   "%dog_pyr_val_V_load_4_9 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_13, i32 %sel_tmp252" [./sift.h:434]   --->   Operation 653 'select' 'dog_pyr_val_V_load_4_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 654 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_293 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_9" [./sift.h:434]   --->   Operation 654 'icmp' 'tmp_293' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 655 [1/1] (0.00ns)   --->   "br i1 %tmp_293, label %._crit_edge2, label %_ifconv260" [./sift.h:434]   --->   Operation 655 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 656 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_15 = load i32* %dog_pyr_0_val_V_add_11, align 4" [./sift.h:435]   --->   Operation 656 'load' 'dog_pyr_0_val_V_loa_15' <Predicate = (!tmp_293 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 56 <SV = 55> <Delay = 3.77>
ST_56 : Operation 657 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_15 = load i32* %dog_pyr_0_val_V_add_11, align 4" [./sift.h:435]   --->   Operation 657 'load' 'dog_pyr_0_val_V_loa_15' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%sel_tmp262 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_15, i32 %dog_pyr_2_val_V_loa_14" [./sift.h:435]   --->   Operation 658 'select' 'sel_tmp262' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node tmp_294)   --->   "%dog_pyr_val_V_load_4_10 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_14, i32 %sel_tmp262" [./sift.h:435]   --->   Operation 659 'select' 'dog_pyr_val_V_load_4_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 660 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_294 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_4_10" [./sift.h:435]   --->   Operation 660 'icmp' 'tmp_294' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 661 [1/1] (0.00ns)   --->   "br i1 %tmp_294, label %._crit_edge2, label %_ifconv270" [./sift.h:435]   --->   Operation 661 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 662 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_16 = load i32* %dog_pyr_0_val_V_add_2, align 4" [./sift.h:435]   --->   Operation 662 'load' 'dog_pyr_0_val_V_loa_16' <Predicate = (!tmp_294 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 57 <SV = 56> <Delay = 3.77>
ST_57 : Operation 663 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_16 = load i32* %dog_pyr_0_val_V_add_2, align 4" [./sift.h:435]   --->   Operation 663 'load' 'dog_pyr_0_val_V_loa_16' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node tmp_295)   --->   "%sel_tmp272 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_16, i32 %dog_pyr_2_val_V_loa_15" [./sift.h:435]   --->   Operation 664 'select' 'sel_tmp272' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node tmp_295)   --->   "%dog_pyr_val_V_load_5_1 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_15, i32 %sel_tmp272" [./sift.h:435]   --->   Operation 665 'select' 'dog_pyr_val_V_load_5_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 666 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_295 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_5_1" [./sift.h:435]   --->   Operation 666 'icmp' 'tmp_295' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 667 [1/1] (0.00ns)   --->   "br i1 %tmp_295, label %._crit_edge2, label %_ifconv280" [./sift.h:435]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 668 [2/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_17 = load i32* %dog_pyr_0_val_V_add_14, align 4" [./sift.h:435]   --->   Operation 668 'load' 'dog_pyr_0_val_V_loa_17' <Predicate = (!tmp_295 & !sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 58 <SV = 57> <Delay = 3.30>
ST_58 : Operation 669 [1/2] (1.99ns)   --->   "%dog_pyr_0_val_V_loa_17 = load i32* %dog_pyr_0_val_V_add_14, align 4" [./sift.h:435]   --->   Operation 669 'load' 'dog_pyr_0_val_V_loa_17' <Predicate = (!sel_tmp28 & sel_tmp26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node tmp_296)   --->   "%sel_tmp282 = select i1 %sel_tmp26, i32 %dog_pyr_0_val_V_loa_17, i32 %dog_pyr_2_val_V_loa_16" [./sift.h:435]   --->   Operation 670 'select' 'sel_tmp282' <Predicate = (!sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node tmp_296)   --->   "%dog_pyr_val_V_load_5_2 = select i1 %sel_tmp28, i32 %dog_pyr_1_val_V_loa_16, i32 %sel_tmp282" [./sift.h:435]   --->   Operation 671 'select' 'dog_pyr_val_V_load_5_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 672 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_296 = icmp sgt i32 %val_V, %dog_pyr_val_V_load_5_2" [./sift.h:435]   --->   Operation 672 'icmp' 'tmp_296' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %tmp_296, label %._crit_edge2, label %._crit_edge30" [./sift.h:435]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 1.57>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%kpt_layer_1_load = load i8* %kpt_layer_1" [./sift.h:441]   --->   Operation 674 'load' 'kpt_layer_1_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%kpt_octave_1_load = load i8* %kpt_octave_1" [./sift.h:441]   --->   Operation 675 'load' 'kpt_octave_1_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.00ns)   --->   "%kpt_pt_x_1_load = load i16* %kpt_pt_x_1" [./sift.h:441]   --->   Operation 676 'load' 'kpt_pt_x_1_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 677 [1/1] (0.00ns)   --->   "%kpt_pt_y_1_load = load i16* %kpt_pt_y_1" [./sift.h:441]   --->   Operation 677 'load' 'kpt_pt_y_1_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%kpt_sigma_V_1_load = load i32* %kpt_sigma_V_1" [./sift.h:441]   --->   Operation 678 'load' 'kpt_sigma_V_1_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (0.00ns)   --->   "%kpt_response_V_1_loa = load i32* %kpt_response_V_1" [./sift.h:441]   --->   Operation 679 'load' 'kpt_response_V_1_loa' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 680 [2/2] (1.57ns)   --->   "%call_ret1 = call fastcc { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } @adjustLocalExtrema([65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_0_rows_read_1, i32 %dog_pyr_0_cols_read_1, i31 %octave_read, i3 %layer, i31 %r0, i31 %c0, i16 %kpt_pt_x_1_load, i16 %kpt_pt_y_1_load, i32 %kpt_sigma_V_1_load, i32 %kpt_response_V_1_loa, i8 %kpt_octave_1_load, i8 %kpt_layer_1_load)" [./sift.h:441]   --->   Operation 680 'call' 'call_ret1' <Predicate = true> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.62>
ST_60 : Operation 681 [1/2] (8.62ns)   --->   "%call_ret1 = call fastcc { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } @adjustLocalExtrema([65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_0_rows_read_1, i32 %dog_pyr_0_cols_read_1, i31 %octave_read, i3 %layer, i31 %r0, i31 %c0, i16 %kpt_pt_x_1_load, i16 %kpt_pt_y_1_load, i32 %kpt_sigma_V_1_load, i32 %kpt_response_V_1_loa, i8 %kpt_octave_1_load, i8 %kpt_layer_1_load)" [./sift.h:441]   --->   Operation 681 'call' 'call_ret1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_252 = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 0" [./sift.h:441]   --->   Operation 682 'extractvalue' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 683 [1/1] (0.00ns)   --->   "%layer_1 = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 1" [./sift.h:441]   --->   Operation 683 'extractvalue' 'layer_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 684 [1/1] (0.00ns)   --->   "%r0_1 = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 2" [./sift.h:441]   --->   Operation 684 'extractvalue' 'r0_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 685 [1/1] (0.00ns)   --->   "%c0_1 = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 3" [./sift.h:441]   --->   Operation 685 'extractvalue' 'c0_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 686 [1/1] (0.00ns)   --->   "%kpt_pt_x = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 4" [./sift.h:441]   --->   Operation 686 'extractvalue' 'kpt_pt_x' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 687 [1/1] (0.00ns)   --->   "%kpt_pt_y = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 5" [./sift.h:441]   --->   Operation 687 'extractvalue' 'kpt_pt_y' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 688 [1/1] (0.00ns)   --->   "%kpt_sigma_V = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 6" [./sift.h:441]   --->   Operation 688 'extractvalue' 'kpt_sigma_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 689 [1/1] (0.00ns)   --->   "%kpt_response_V = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 7" [./sift.h:441]   --->   Operation 689 'extractvalue' 'kpt_response_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 690 [1/1] (0.00ns)   --->   "%kpt_octave = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 8" [./sift.h:441]   --->   Operation 690 'extractvalue' 'kpt_octave' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 691 [1/1] (0.00ns)   --->   "%kpt_layer = extractvalue { i1, i32, i32, i32, i16, i16, i32, i32, i8, i8 } %call_ret1, 9" [./sift.h:441]   --->   Operation 691 'extractvalue' 'kpt_layer' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %tmp_252, label %ap_fixed_base.exit_ifconv, label %._crit_edge30..critedge_crit_edge" [./sift.h:441]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 693 [1/1] (0.00ns)   --->   "store i32 %kpt_response_V, i32* %kpt_response_V_1" [./sift.h:441]   --->   Operation 693 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 694 [1/1] (0.00ns)   --->   "store i32 %kpt_sigma_V, i32* %kpt_sigma_V_1" [./sift.h:441]   --->   Operation 694 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 695 [1/1] (0.00ns)   --->   "store i16 %kpt_pt_y, i16* %kpt_pt_y_1" [./sift.h:441]   --->   Operation 695 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 696 [1/1] (0.00ns)   --->   "store i16 %kpt_pt_x, i16* %kpt_pt_x_1" [./sift.h:441]   --->   Operation 696 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 697 [1/1] (0.00ns)   --->   "store i8 %kpt_octave, i8* %kpt_octave_1" [./sift.h:441]   --->   Operation 697 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 698 [1/1] (0.00ns)   --->   "store i8 %kpt_layer, i8* %kpt_layer_1" [./sift.h:441]   --->   Operation 698 'store' <Predicate = (!tmp_252)> <Delay = 0.00>
ST_60 : Operation 699 [1/1] (0.00ns)   --->   "br label %.critedge" [./sift.h:441]   --->   Operation 699 'br' <Predicate = (!tmp_252)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 3.32>
ST_61 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_1032 = trunc i32 %kpt_sigma_V to i31" [./sift.h:441]   --->   Operation 700 'trunc' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 701 [1/1] (0.00ns)   --->   "%p_shl2 = call i48 @_ssdm_op_BitConcatenate.i48.i31.i17(i31 %tmp_1032, i17 0)" [./sift.h:445]   --->   Operation 701 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 702 [1/1] (0.00ns)   --->   "%p_shl3 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %kpt_sigma_V, i15 0)" [./sift.h:445]   --->   Operation 702 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 703 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i47 %p_shl3 to i48" [./sift.h:445]   --->   Operation 703 'sext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 704 [1/1] (1.65ns)   --->   "%p_Val2_s = sub i48 %p_shl2, %p_shl3_cast" [./sift.h:445]   --->   Operation 704 'sub' 'p_Val2_s' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 705 [1/1] (0.00ns)   --->   "%p_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)" [./sift.h:445]   --->   Operation 705 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 706 [1/1] (0.00ns)   --->   "%p_shl = call i50 @_ssdm_op_BitConcatenate.i50.i32.i18(i32 %p_s, i18 0)" [./sift.h:446]   --->   Operation 706 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 707 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i50 %p_shl to i51" [./sift.h:446]   --->   Operation 707 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 708 [1/1] (0.00ns)   --->   "%p_shl4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_s, i16 0)" [./sift.h:446]   --->   Operation 708 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 709 [1/1] (0.00ns)   --->   "%p_shl4_cast1 = sext i48 %p_shl4 to i50" [./sift.h:446]   --->   Operation 709 'sext' 'p_shl4_cast1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 710 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i48 %p_shl4 to i51" [./sift.h:446]   --->   Operation 710 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 711 [1/1] (1.66ns)   --->   "%p_Val2_28 = sub i51 %p_shl_cast, %p_shl4_cast" [./sift.h:446]   --->   Operation 711 'sub' 'p_Val2_28' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_1033 = trunc i51 %p_Val2_28 to i50" [./sift.h:446]   --->   Operation 712 'trunc' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 713 [1/1] (1.42ns)   --->   "%tmp_297 = icmp eq i50 %p_shl, %p_shl4_cast1" [./sift.h:446]   --->   Operation 713 'icmp' 'tmp_297' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 714 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_28, i32 50)" [./sift.h:446]   --->   Operation 714 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_1050 = trunc i32 %layer_1 to i3" [./sift.h:441]   --->   Operation 715 'trunc' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 716 [1/1] (1.13ns)   --->   "%tmp_301 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %gauss_pyr_0_rows_re, i32 %gauss_pyr_1_rows_re, i32 %gauss_pyr_2_rows_re, i32 %gauss_pyr_3_rows_re, i32 %gauss_pyr_4_rows_re, i32 %gauss_pyr_5_rows_re, i3 %tmp_1050)" [./sift.h:441]   --->   Operation 716 'mux' 'tmp_301' <Predicate = true> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 717 [1/1] (1.13ns)   --->   "%tmp_302 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %gauss_pyr_0_cols_re, i32 %gauss_pyr_1_cols_re, i32 %gauss_pyr_2_cols_re, i32 %gauss_pyr_3_cols_re, i32 %gauss_pyr_4_cols_re, i32 %gauss_pyr_5_cols_re, i3 %tmp_1050)" [./sift.h:441]   --->   Operation 717 'mux' 'tmp_302' <Predicate = true> <Delay = 1.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.43>
ST_62 : Operation 718 [1/1] (1.66ns)   --->   "%tmp_332_cast = sub i50 0, %tmp_1033" [./sift.h:446]   --->   Operation 718 'sub' 'tmp_332_cast' <Predicate = (is_neg & !tmp_297)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 719 [1/1] (0.53ns)   --->   "%p_Val2_76 = select i1 %is_neg, i50 %tmp_332_cast, i50 %tmp_1033" [./sift.h:446]   --->   Operation 719 'select' 'p_Val2_76' <Predicate = (!tmp_297)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 720 [1/1] (0.00ns)   --->   "%p_Val2_68_cast = zext i50 %p_Val2_76 to i64" [./sift.h:446]   --->   Operation 720 'zext' 'p_Val2_68_cast' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 721 [1/1] (0.00ns)   --->   "%p_Result_100 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %p_Val2_68_cast, i32 63, i32 0)" [./sift.h:446]   --->   Operation 721 'partselect' 'p_Result_100' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 722 [1/1] (2.00ns)   --->   "%tmp_298 = call i64 @llvm.cttz.i64(i64 %p_Result_100, i1 true) nounwind" [./sift.h:446]   --->   Operation 722 'cttz' 'tmp_298' <Predicate = (!tmp_297)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 723 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_298 to i32" [./sift.h:446]   --->   Operation 723 'trunc' 'num_zeros' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_1036 = trunc i64 %tmp_298 to i8" [./sift.h:446]   --->   Operation 724 'trunc' 'tmp_1036' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 725 [1/1] (0.49ns)   --->   "%msb_idx = xor i32 %num_zeros, 63" [./sift.h:446]   --->   Operation 725 'xor' 'msb_idx' <Predicate = (!tmp_297)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_1037 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx, i32 5, i32 31)" [./sift.h:446]   --->   Operation 726 'partselect' 'tmp_1037' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 727 [1/1] (1.29ns)   --->   "%icmp = icmp eq i27 %tmp_1037, 0" [./sift.h:446]   --->   Operation 727 'icmp' 'icmp' <Predicate = (!tmp_297)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp32_V = trunc i50 %p_Val2_76 to i32" [./sift.h:446]   --->   Operation 728 'trunc' 'tmp32_V' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 729 [1/1] (1.57ns)   --->   "%tmp_299 = sub nsw i32 31, %msb_idx" [./sift.h:446]   --->   Operation 729 'sub' 'tmp_299' <Predicate = (!tmp_297)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp32_V_3 = shl i32 %tmp32_V, %tmp_299" [./sift.h:446]   --->   Operation 730 'shl' 'tmp32_V_3' <Predicate = (!tmp_297)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_1039 = trunc i32 %msb_idx to i6" [./sift.h:446]   --->   Operation 731 'trunc' 'tmp_1039' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 732 [1/1] (1.18ns)   --->   "%tmp_1040 = add i6 -31, %tmp_1039" [./sift.h:446]   --->   Operation 732 'add' 'tmp_1040' <Predicate = (!tmp_297)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp_1041 = zext i6 %tmp_1040 to i64" [./sift.h:446]   --->   Operation 733 'zext' 'tmp_1041' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp_1042 = lshr i64 %p_Val2_68_cast, %tmp_1041" [./sift.h:446]   --->   Operation 734 'lshr' 'tmp_1042' <Predicate = (!tmp_297)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp32_V_4 = trunc i64 %tmp_1042 to i32" [./sift.h:446]   --->   Operation 735 'trunc' 'tmp32_V_4' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_62 : Operation 736 [1/1] (2.15ns) (out node of the LUT)   --->   "%tmp32_V_5 = select i1 %icmp, i32 %tmp32_V_3, i32 %tmp32_V_4" [./sift.h:446]   --->   Operation 736 'select' 'tmp32_V_5' <Predicate = (!tmp_297)> <Delay = 2.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.28>
ST_63 : Operation 737 [2/2] (8.28ns)   --->   "%f_2 = uitofp i32 %tmp32_V_5 to float" [./sift.h:446]   --->   Operation 737 'uitofp' 'f_2' <Predicate = (!tmp_297)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.28>
ST_64 : Operation 738 [1/2] (8.28ns)   --->   "%f_2 = uitofp i32 %tmp32_V_5 to float" [./sift.h:446]   --->   Operation 738 'uitofp' 'f_2' <Predicate = (!tmp_297)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 739 [1/1] (0.00ns)   --->   "%tmp32_V_20 = bitcast float %f_2 to i32" [./sift.h:446]   --->   Operation 739 'bitcast' 'tmp32_V_20' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_64 : Operation 740 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20, i32 23, i32 30)" [./sift.h:446]   --->   Operation 740 'partselect' 'p_Result_s' <Predicate = (!tmp_297)> <Delay = 0.00>

State 65 <SV = 64> <Delay = 5.25>
ST_65 : Operation 741 [1/1] (0.98ns)   --->   "%tmp_300 = icmp ne i8 %p_Result_s, -98" [./sift.h:446]   --->   Operation 741 'icmp' 'tmp_300' <Predicate = (!tmp_297)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_254 = sub i8 -98, %tmp_1036" [./sift.h:446]   --->   Operation 742 'sub' 'tmp_254' <Predicate = (!tmp_297)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_255 = zext i1 %tmp_300 to i8" [./sift.h:446]   --->   Operation 743 'zext' 'tmp_255' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_65 : Operation 744 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_34_trunc = add i8 %tmp_254, %tmp_255" [./sift.h:446]   --->   Operation 744 'add' 'p_Repl2_34_trunc' <Predicate = (!tmp_297)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_256 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_34_trunc)" [./sift.h:446]   --->   Operation 745 'bitconcatenate' 'tmp_256' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_65 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_101 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20, i9 %tmp_256, i32 23, i32 31)" [./sift.h:446]   --->   Operation 746 'partset' 'p_Result_101' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_65 : Operation 747 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_101 to float" [./sift.h:446]   --->   Operation 747 'bitcast' 'f' <Predicate = (!tmp_297)> <Delay = 0.00>
ST_65 : Operation 748 [1/1] (0.45ns)   --->   "%x_assign = select i1 %tmp_297, float 0.000000e+00, float %f" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 748 'select' 'x_assign' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 749 [1/1] (0.00ns)   --->   "%t_V_11 = bitcast float %x_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 749 'bitcast' 't_V_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 750 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_11, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 750 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 751 [1/1] (0.98ns)   --->   "%tmp_i_i = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 751 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 752 [1/1] (0.98ns)   --->   "%tmp_1685_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 752 'icmp' 'tmp_1685_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 753 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_11, i32 23, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 753 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_1686_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 754 'zext' 'tmp_1686_i_i' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 755 [1/1] (0.00ns)   --->   "%mask_table1686_addr = getelementptr [32 x i23]* @mask_table1686, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 755 'getelementptr' 'mask_table1686_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 756 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1686_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 756 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_65 : Operation 757 [1/1] (0.00ns)   --->   "%one_half_table2682_a = getelementptr [32 x i24]* @one_half_table2682, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 757 'getelementptr' 'one_half_table2682_a' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 758 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2682_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 758 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 66 <SV = 65> <Delay = 8.06>
ST_66 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%p_Result_s_198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_11, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 759 'bitselect' 'p_Result_s_198' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%p_Result_102 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_198, i31 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 760 'bitconcatenate' 'p_Result_102' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 761 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1686_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 761 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_66 : Operation 762 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2682_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 762 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_66 : Operation 763 [1/1] (0.00ns)   --->   "%one_half_i_i_cast = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 763 'zext' 'one_half_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 764 [1/1] (1.57ns)   --->   "%p_Val2_43 = add i32 %t_V_11, %one_half_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 764 'add' 'p_Val2_43' <Predicate = (!tmp_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%loc_V_8 = trunc i32 %p_Val2_43 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 765 'trunc' 'loc_V_8' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%tmp_1688_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 766 'xor' 'tmp_1688_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%xs_sig_V = and i23 %loc_V_8, %tmp_1688_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 767 'and' 'xs_sig_V' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_43, i32 23, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 768 'partselect' 'tmp' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%p_Result_103 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp, i23 %xs_sig_V)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 769 'bitconcatenate' 'p_Result_103' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_66 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp287_v = select i1 %tmp_i_i, i32 %p_Result_102, i32 %p_Result_103" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 770 'select' 'sel_tmp287_v' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 771 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp287 = bitcast i32 %sel_tmp287_v to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 771 'bitcast' 'sel_tmp287' <Predicate = true> <Delay = 0.51>
ST_66 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp288 = xor i1 %tmp_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 772 'xor' 'sel_tmp288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp289 = and i1 %tmp_1685_i_i, %sel_tmp288" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446]   --->   Operation 773 'and' 'sel_tmp289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 774 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_s = select i1 %sel_tmp289, float %x_assign, float %sel_tmp287" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 774 'select' 'x_assign_s' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 775 [1/1] (0.00ns)   --->   "%p_Val2_84 = bitcast float %x_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 775 'bitcast' 'p_Val2_84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 776 [1/1] (0.00ns)   --->   "%p_Result_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_84, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 776 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 777 [1/1] (0.00ns)   --->   "%loc_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_84, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 777 'partselect' 'loc_V_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 778 [1/1] (0.00ns)   --->   "%loc_V_10 = trunc i32 %p_Val2_84 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 778 'trunc' 'loc_V_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_10, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 779 'bitconcatenate' 'tmp_1701_i_i_i' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_1701_i_i_i_cast9 = zext i25 %tmp_1701_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 780 'zext' 'tmp_1701_i_i_i_cast9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V_9 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 781 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 782 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 782 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 783 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 783 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 784 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i = sub i8 127, %loc_V_9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 784 'sub' 'tmp_1702_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 785 'sext' 'tmp_1702_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 786 [1/1] (0.42ns)   --->   "%sh_assign_4 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 786 'select' 'sh_assign_4' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%sh_assign_6_i_i_i_ca = sext i9 %sh_assign_4 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 787 'sext' 'sh_assign_6_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%sh_assign_6_i_i_i_ca_1 = sext i9 %sh_assign_4 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 788 'sext' 'sh_assign_6_i_i_i_ca_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 789 'zext' 'tmp_1703_i_i_i' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 790 'lshr' 'tmp_1704_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast9, %tmp_1703_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 791 'shl' 'tmp_1705_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_1049 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 792 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_176 = zext i1 %tmp_1049 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 793 'zext' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%tmp_177 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 794 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 795 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_45 = select i1 %isNeg, i32 %tmp_176, i32 %tmp_177" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 795 'select' 'p_Val2_45' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.35>
ST_67 : Operation 796 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 796 'sub' 'p_Val2_i_i_i' <Predicate = (p_Result_104)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 797 [1/1] (0.45ns)   --->   "%p_Val2_95 = select i1 %p_Result_104, i32 %p_Val2_i_i_i, i32 %p_Val2_45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446]   --->   Operation 797 'select' 'p_Val2_95' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 798 [2/2] (6.31ns)   --->   "%omax_V = call fastcc i32 @calcOrientationHist([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %layer_1, i32 %tmp_301, i32 %tmp_302, i32 %r0_1, i32 %c0_1, i32 %p_Val2_95, i32 %p_s, [36 x i32]* %hist_V)" [./sift.h:448]   --->   Operation 798 'call' 'omax_V' <Predicate = true> <Delay = 6.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 5.02>
ST_68 : Operation 799 [1/2] (0.00ns)   --->   "%omax_V = call fastcc i32 @calcOrientationHist([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %layer_1, i32 %tmp_301, i32 %tmp_302, i32 %r0_1, i32 %c0_1, i32 %p_Val2_95, i32 %p_s, [36 x i32]* %hist_V)" [./sift.h:448]   --->   Operation 799 'call' 'omax_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 800 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %omax_V to i48" [./sift.h:449]   --->   Operation 800 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 801 [1/1] (5.02ns)   --->   "%p_Val2_30 = mul i48 52428, %OP1_V_cast" [./sift.h:449]   --->   Operation 801 'mul' 'p_Val2_30' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 802 [1/1] (0.00ns)   --->   "%mag_thr_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_30, i32 16, i32 47)" [./sift.h:449]   --->   Operation 802 'partselect' 'mag_thr_V' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 803 [1/1] (0.97ns)   --->   "br label %4" [./sift.h:450]   --->   Operation 803 'br' <Predicate = true> <Delay = 0.97>

State 69 <SV = 68> <Delay = 1.99>
ST_69 : Operation 804 [1/1] (0.00ns)   --->   "%p_Val2_48 = phi i6 [ 0, %ap_fixed_base.exit_ifconv ], [ %j, %._crit_edge59 ]"   --->   Operation 804 'phi' 'p_Val2_48' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 805 [1/1] (0.90ns)   --->   "%exitcond = icmp eq i6 %p_Val2_48, -28" [./sift.h:450]   --->   Operation 805 'icmp' 'exitcond' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 806 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 807 [1/1] (1.18ns)   --->   "%j = add i6 %p_Val2_48, 1" [./sift.h:453]   --->   Operation 807 'add' 'j' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 808 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge2.loopexit, label %5" [./sift.h:450]   --->   Operation 808 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_303 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [./sift.h:450]   --->   Operation 809 'specregionbegin' 'tmp_303' <Predicate = (!exitcond)> <Delay = 0.00>
ST_69 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_307 = zext i6 %p_Val2_48 to i64" [./sift.h:454]   --->   Operation 810 'zext' 'tmp_307' <Predicate = (!exitcond)> <Delay = 0.00>
ST_69 : Operation 811 [1/1] (0.00ns)   --->   "%hist_V_addr = getelementptr [36 x i32]* %hist_V, i64 0, i64 %tmp_307" [./sift.h:454]   --->   Operation 811 'getelementptr' 'hist_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_69 : Operation 812 [2/2] (1.99ns)   --->   "%hist_V_load = load i32* %hist_V_addr, align 4" [./sift.h:454]   --->   Operation 812 'load' 'hist_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 813 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_303)" [./sift.h:460]   --->   Operation 813 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_69 : Operation 814 [1/1] (0.00ns)   --->   "br label %4" [./sift.h:450]   --->   Operation 814 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 3.77>
ST_70 : Operation 815 [1/1] (0.90ns)   --->   "%tmp_304 = icmp ne i6 %p_Val2_48, 0" [./sift.h:452]   --->   Operation 815 'icmp' 'tmp_304' <Predicate = (!exitcond)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 816 [1/1] (1.18ns)   --->   "%tmp_305 = add i6 %p_Val2_48, -1" [./sift.h:452]   --->   Operation 816 'add' 'tmp_305' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 817 [1/1] (0.56ns)   --->   "%left = select i1 %tmp_304, i6 %tmp_305, i6 -29" [./sift.h:452]   --->   Operation 817 'select' 'left' <Predicate = (!exitcond)> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 818 [1/2] (1.99ns)   --->   "%hist_V_load = load i32* %hist_V_addr, align 4" [./sift.h:454]   --->   Operation 818 'load' 'hist_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 819 [1/1] (1.31ns)   --->   "%tmp_308 = icmp slt i32 %hist_V_load, %mag_thr_V" [./sift.h:454]   --->   Operation 819 'icmp' 'tmp_308' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 820 [1/1] (0.00ns)   --->   "br i1 %tmp_308, label %._crit_edge59, label %6" [./sift.h:454]   --->   Operation 820 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_70 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_309 = zext i6 %left to i64" [./sift.h:454]   --->   Operation 821 'zext' 'tmp_309' <Predicate = (!exitcond & !tmp_308)> <Delay = 0.00>
ST_70 : Operation 822 [1/1] (0.00ns)   --->   "%hist_V_addr_1 = getelementptr [36 x i32]* %hist_V, i64 0, i64 %tmp_309" [./sift.h:454]   --->   Operation 822 'getelementptr' 'hist_V_addr_1' <Predicate = (!exitcond & !tmp_308)> <Delay = 0.00>
ST_70 : Operation 823 [2/2] (1.99ns)   --->   "%p_Val2_88 = load i32* %hist_V_addr_1, align 4" [./sift.h:454]   --->   Operation 823 'load' 'p_Val2_88' <Predicate = (!exitcond & !tmp_308)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 71 <SV = 70> <Delay = 3.77>
ST_71 : Operation 824 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:451]   --->   Operation 824 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 825 [1/1] (0.90ns)   --->   "%tmp_306 = icmp ult i6 %p_Val2_48, -29" [./sift.h:453]   --->   Operation 825 'icmp' 'tmp_306' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 826 [1/1] (0.56ns)   --->   "%right = select i1 %tmp_306, i6 %j, i6 0" [./sift.h:453]   --->   Operation 826 'select' 'right' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 827 [1/2] (1.99ns)   --->   "%p_Val2_88 = load i32* %hist_V_addr_1, align 4" [./sift.h:454]   --->   Operation 827 'load' 'p_Val2_88' <Predicate = (!tmp_308)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 828 [1/1] (1.31ns)   --->   "%tmp_310 = icmp sgt i32 %hist_V_load, %p_Val2_88" [./sift.h:454]   --->   Operation 828 'icmp' 'tmp_310' <Predicate = (!tmp_308)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 829 [1/1] (0.00ns)   --->   "br i1 %tmp_310, label %7, label %._crit_edge59" [./sift.h:454]   --->   Operation 829 'br' <Predicate = (!tmp_308)> <Delay = 0.00>
ST_71 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_311 = zext i6 %right to i64" [./sift.h:454]   --->   Operation 830 'zext' 'tmp_311' <Predicate = (!tmp_308 & tmp_310)> <Delay = 0.00>
ST_71 : Operation 831 [1/1] (0.00ns)   --->   "%hist_V_addr_2 = getelementptr [36 x i32]* %hist_V, i64 0, i64 %tmp_311" [./sift.h:454]   --->   Operation 831 'getelementptr' 'hist_V_addr_2' <Predicate = (!tmp_308 & tmp_310)> <Delay = 0.00>
ST_71 : Operation 832 [2/2] (1.99ns)   --->   "%p_Val2_87 = load i32* %hist_V_addr_2, align 4" [./sift.h:454]   --->   Operation 832 'load' 'p_Val2_87' <Predicate = (!tmp_308 & tmp_310)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 72 <SV = 71> <Delay = 7.61>
ST_72 : Operation 833 [1/2] (1.99ns)   --->   "%p_Val2_87 = load i32* %hist_V_addr_2, align 4" [./sift.h:454]   --->   Operation 833 'load' 'p_Val2_87' <Predicate = (!tmp_308 & tmp_310)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 834 [1/1] (1.31ns)   --->   "%tmp_312 = icmp sgt i32 %hist_V_load, %p_Val2_87" [./sift.h:454]   --->   Operation 834 'icmp' 'tmp_312' <Predicate = (!tmp_308 & tmp_310)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 835 [1/1] (0.00ns)   --->   "br i1 %tmp_312, label %_ifconv, label %._crit_edge59" [./sift.h:454]   --->   Operation 835 'br' <Predicate = (!tmp_308 & tmp_310)> <Delay = 0.00>
ST_72 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_313 = sext i32 %p_Val2_87 to i33" [./sift.h:455]   --->   Operation 836 'sext' 'tmp_313' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_314 = sext i32 %p_Val2_88 to i33" [./sift.h:455]   --->   Operation 837 'sext' 'tmp_314' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 838 [1/1] (1.57ns)   --->   "%p_Val2_31 = sub nsw i33 %tmp_313, %tmp_314" [./sift.h:455]   --->   Operation 838 'sub' 'p_Val2_31' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_1051 = trunc i33 %p_Val2_31 to i32" [./sift.h:455]   --->   Operation 839 'trunc' 'tmp_1051' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 840 [1/1] (1.31ns)   --->   "%tmp_315 = icmp eq i32 %p_Val2_87, %p_Val2_88" [./sift.h:455]   --->   Operation 840 'icmp' 'tmp_315' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 841 [1/1] (0.00ns)   --->   "%is_neg_1 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_31, i32 32)" [./sift.h:455]   --->   Operation 841 'bitselect' 'is_neg_1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 842 [1/1] (1.57ns)   --->   "%tmp_354_cast = sub i32 0, %tmp_1051" [./sift.h:455]   --->   Operation 842 'sub' 'tmp_354_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 843 [1/1] (0.45ns)   --->   "%p_Val2_90 = select i1 %is_neg_1, i32 %tmp_354_cast, i32 %tmp_1051" [./sift.h:455]   --->   Operation 843 'select' 'p_Val2_90' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 844 [1/1] (0.00ns)   --->   "%p_Val2_76_cast = zext i32 %p_Val2_90 to i33" [./sift.h:455]   --->   Operation 844 'zext' 'p_Val2_76_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 845 [1/1] (0.00ns)   --->   "%p_Result_105 = call i33 @llvm.part.select.i33(i33 %p_Val2_76_cast, i32 32, i32 0) nounwind" [./sift.h:455]   --->   Operation 845 'partselect' 'p_Result_105' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 846 [1/1] (0.00ns)   --->   "%p_Result_106 = call i64 @_ssdm_op_BitConcatenate.i64.i31.i33(i31 -1, i33 %p_Result_105)" [./sift.h:455]   --->   Operation 846 'bitconcatenate' 'p_Result_106' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 847 [1/1] (2.00ns)   --->   "%tmp_316 = call i64 @llvm.cttz.i64(i64 %p_Result_106, i1 true) nounwind" [./sift.h:455]   --->   Operation 847 'cttz' 'tmp_316' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 848 [1/1] (0.00ns)   --->   "%num_zeros_1 = trunc i64 %tmp_316 to i32" [./sift.h:455]   --->   Operation 848 'trunc' 'num_zeros_1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 849 [1/1] (1.57ns)   --->   "%p_Val2_33 = add nsw i33 %tmp_313, %tmp_314" [./sift.h:455]   --->   Operation 849 'add' 'p_Val2_33' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 850 [1/1] (0.00ns)   --->   "%p_Val2_34 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %hist_V_load, i1 false)" [./sift.h:455]   --->   Operation 850 'bitconcatenate' 'p_Val2_34' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_365_cast = sext i33 %p_Val2_33 to i34" [./sift.h:455]   --->   Operation 851 'sext' 'tmp_365_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_366_cast = sext i33 %p_Val2_34 to i34" [./sift.h:455]   --->   Operation 852 'sext' 'tmp_366_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_72 : Operation 853 [1/1] (1.58ns)   --->   "%r_V = sub i34 %tmp_365_cast, %tmp_366_cast" [./sift.h:455]   --->   Operation 853 'sub' 'r_V' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 854 [1/1] (1.29ns)   --->   "%tmp_320 = icmp eq i33 %p_Val2_33, %p_Val2_34" [./sift.h:455]   --->   Operation 854 'icmp' 'tmp_320' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 855 [1/1] (0.00ns)   --->   "%is_neg_2 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %r_V, i32 33)" [./sift.h:455]   --->   Operation 855 'bitselect' 'is_neg_2' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 7.20>
ST_73 : Operation 856 [1/1] (1.57ns)   --->   "%msb_idx_1 = sub nsw i32 32, %num_zeros_1" [./sift.h:455]   --->   Operation 856 'sub' 'msb_idx_1' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_1054 = trunc i32 %msb_idx_1 to i31" [./sift.h:455]   --->   Operation 857 'trunc' 'tmp_1054' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_1, i32 31)" [./sift.h:455]   --->   Operation 858 'bitselect' 'tmp_1055' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 859 [1/1] (0.44ns)   --->   "%msb_idx_2 = select i1 %tmp_1055, i31 0, i31 %tmp_1054" [./sift.h:455]   --->   Operation 859 'select' 'msb_idx_2' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_1056 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_2, i32 5, i32 30)" [./sift.h:455]   --->   Operation 860 'partselect' 'tmp_1056' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 861 [1/1] (1.28ns)   --->   "%icmp24 = icmp eq i26 %tmp_1056, 0" [./sift.h:455]   --->   Operation 861 'icmp' 'icmp24' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 862 [1/1] (1.55ns)   --->   "%tmp_317 = sub i31 31, %msb_idx_2" [./sift.h:455]   --->   Operation 862 'sub' 'tmp_317' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_11)   --->   "%tmp_358_cast = zext i31 %tmp_317 to i32" [./sift.h:455]   --->   Operation 863 'zext' 'tmp_358_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_11)   --->   "%tmp32_V_8 = shl i32 %p_Val2_90, %tmp_358_cast" [./sift.h:455]   --->   Operation 864 'shl' 'tmp32_V_8' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_1057 = trunc i31 %msb_idx_2 to i6" [./sift.h:455]   --->   Operation 865 'trunc' 'tmp_1057' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 866 [1/1] (1.30ns)   --->   "%tmp_1058 = icmp ult i31 %msb_idx_2, 31" [./sift.h:455]   --->   Operation 866 'icmp' 'tmp_1058' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 867 [1/1] (1.18ns)   --->   "%tmp_1059 = add i6 -31, %tmp_1057" [./sift.h:455]   --->   Operation 867 'add' 'tmp_1059' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1060 = call i33 @llvm.part.select.i33(i33 %p_Val2_76_cast, i32 32, i32 0)" [./sift.h:455]   --->   Operation 868 'partselect' 'tmp_1060' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1061 = xor i6 %tmp_1057, -1" [./sift.h:455]   --->   Operation 869 'xor' 'tmp_1061' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1062 = select i1 %tmp_1058, i33 %tmp_1060, i33 %p_Val2_76_cast" [./sift.h:455]   --->   Operation 870 'select' 'tmp_1062' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1063 = select i1 %tmp_1058, i6 %tmp_1061, i6 %tmp_1059" [./sift.h:455]   --->   Operation 871 'select' 'tmp_1063' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1064 = zext i6 %tmp_1063 to i33" [./sift.h:455]   --->   Operation 872 'zext' 'tmp_1064' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_73 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_10)   --->   "%tmp_1065 = lshr i33 %tmp_1062, %tmp_1064" [./sift.h:455]   --->   Operation 873 'lshr' 'tmp_1065' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 874 [1/1] (1.83ns) (out node of the LUT)   --->   "%tmp32_V_10 = trunc i33 %tmp_1065 to i32" [./sift.h:455]   --->   Operation 874 'trunc' 'tmp32_V_10' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.83>
ST_73 : Operation 875 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_11 = select i1 %icmp24, i32 %tmp32_V_8, i32 %tmp32_V_10" [./sift.h:455]   --->   Operation 875 'select' 'tmp32_V_11' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 876 [1/1] (0.00ns)   --->   "%p_Val2_35 = call i35 @_ssdm_op_BitConcatenate.i35.i34.i1(i34 %r_V, i1 false)" [./sift.h:455]   --->   Operation 876 'bitconcatenate' 'p_Val2_35' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 877 [1/1] (1.59ns)   --->   "%tmp_321 = sub i35 0, %p_Val2_35" [./sift.h:455]   --->   Operation 877 'sub' 'tmp_321' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & is_neg_2 & !tmp_320)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 878 [1/1] (0.44ns)   --->   "%p_Val2_92 = select i1 %is_neg_2, i35 %tmp_321, i35 %p_Val2_35" [./sift.h:455]   --->   Operation 878 'select' 'p_Val2_92' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_322 = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %p_Val2_92, i32 33, i32 34)" [./sift.h:455]   --->   Operation 879 'partselect' 'tmp_322' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 880 [1/1] (0.00ns)   --->   "%p_Result_10 = sext i2 %tmp_322 to i64" [./sift.h:455]   --->   Operation 880 'sext' 'p_Result_10' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 881 [1/1] (2.00ns)   --->   "%tmp_323 = call i64 @llvm.ctlz.i64(i64 %p_Result_10, i1 true) nounwind" [./sift.h:455]   --->   Operation 881 'ctlz' 'tmp_323' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_1069 = trunc i64 %tmp_323 to i32" [./sift.h:455]   --->   Operation 882 'trunc' 'tmp_1069' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 883 [1/1] (0.45ns)   --->   "%tmp_324 = icmp eq i2 %tmp_322, 0" [./sift.h:455]   --->   Operation 883 'icmp' 'tmp_324' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 884 [1/1] (0.00ns)   --->   "%p_Result_11 = call i33 @_ssdm_op_PartSelect.i33.i35.i32.i32(i35 %p_Val2_92, i32 32, i32 0)" [./sift.h:455]   --->   Operation 884 'partselect' 'p_Result_11' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 885 [1/1] (0.00ns)   --->   "%p_Result_108 = call i64 @llvm.part.set.i64.i33(i64 -1, i33 %p_Result_11, i32 63, i32 31)" [./sift.h:455]   --->   Operation 885 'partset' 'p_Result_108' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 886 [1/1] (2.00ns)   --->   "%tmp_325 = call i64 @llvm.ctlz.i64(i64 %p_Result_108, i1 true) nounwind" [./sift.h:455]   --->   Operation 886 'ctlz' 'tmp_325' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_1070 = trunc i64 %tmp_325 to i32" [./sift.h:455]   --->   Operation 887 'trunc' 'tmp_1070' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 888 [1/1] (1.57ns)   --->   "%NZeros = add nsw i32 %tmp_1070, %tmp_1069" [./sift.h:455]   --->   Operation 888 'add' 'NZeros' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node msb_idx_3)   --->   "%num_zeros_2 = select i1 %tmp_324, i32 %NZeros, i32 %tmp_1069" [./sift.h:455]   --->   Operation 889 'select' 'num_zeros_2' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 890 [1/1] (1.57ns) (out node of the LUT)   --->   "%msb_idx_3 = sub nsw i32 96, %num_zeros_2" [./sift.h:455]   --->   Operation 890 'sub' 'msb_idx_3' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_1071 = trunc i32 %msb_idx_3 to i31" [./sift.h:455]   --->   Operation 891 'trunc' 'tmp_1071' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_73 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_3, i32 31)" [./sift.h:455]   --->   Operation 892 'bitselect' 'tmp_1072' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 8.28>
ST_74 : Operation 893 [2/2] (8.28ns)   --->   "%f_4 = uitofp i32 %tmp32_V_11 to float" [./sift.h:455]   --->   Operation 893 'uitofp' 'f_4' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 894 [1/1] (0.00ns)   --->   "%p_Val2_81_cast = sext i35 %p_Val2_92 to i97" [./sift.h:455]   --->   Operation 894 'sext' 'p_Val2_81_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 895 [1/1] (0.44ns)   --->   "%msb_idx_4 = select i1 %tmp_1072, i31 0, i31 %tmp_1071" [./sift.h:455]   --->   Operation 895 'select' 'msb_idx_4' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_1073 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_4, i32 5, i32 30)" [./sift.h:455]   --->   Operation 896 'partselect' 'tmp_1073' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 897 [1/1] (1.28ns)   --->   "%icmp29 = icmp eq i26 %tmp_1073, 0" [./sift.h:455]   --->   Operation 897 'icmp' 'icmp29' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_17)   --->   "%tmp32_V_14 = trunc i35 %p_Val2_92 to i32" [./sift.h:455]   --->   Operation 898 'trunc' 'tmp32_V_14' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 899 [1/1] (1.55ns)   --->   "%tmp_326 = sub i31 31, %msb_idx_4" [./sift.h:455]   --->   Operation 899 'sub' 'tmp_326' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_17)   --->   "%tmp_373_cast = zext i31 %tmp_326 to i32" [./sift.h:455]   --->   Operation 900 'zext' 'tmp_373_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_17)   --->   "%tmp32_V_15 = shl i32 %tmp32_V_14, %tmp_373_cast" [./sift.h:455]   --->   Operation 901 'shl' 'tmp32_V_15' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_1075 = trunc i31 %msb_idx_4 to i7" [./sift.h:455]   --->   Operation 902 'trunc' 'tmp_1075' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 903 [1/1] (1.30ns)   --->   "%tmp_1076 = icmp ult i31 %msb_idx_4, 31" [./sift.h:455]   --->   Operation 903 'icmp' 'tmp_1076' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 904 [1/1] (1.23ns)   --->   "%tmp_1077 = add i7 -31, %tmp_1075" [./sift.h:455]   --->   Operation 904 'add' 'tmp_1077' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1078 = call i97 @llvm.part.select.i97(i97 %p_Val2_81_cast, i32 96, i32 0)" [./sift.h:455]   --->   Operation 905 'partselect' 'tmp_1078' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1079 = xor i7 %tmp_1075, -1" [./sift.h:455]   --->   Operation 906 'xor' 'tmp_1079' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1080 = select i1 %tmp_1076, i97 %tmp_1078, i97 %p_Val2_81_cast" [./sift.h:455]   --->   Operation 907 'select' 'tmp_1080' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1081 = select i1 %tmp_1076, i7 %tmp_1079, i7 %tmp_1077" [./sift.h:455]   --->   Operation 908 'select' 'tmp_1081' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1082 = zext i7 %tmp_1081 to i97" [./sift.h:455]   --->   Operation 909 'zext' 'tmp_1082' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_74 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_16)   --->   "%tmp_1083 = lshr i97 %tmp_1080, %tmp_1082" [./sift.h:455]   --->   Operation 910 'lshr' 'tmp_1083' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 911 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp32_V_16 = trunc i97 %tmp_1083 to i32" [./sift.h:455]   --->   Operation 911 'trunc' 'tmp32_V_16' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 2.22>
ST_74 : Operation 912 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_17 = select i1 %icmp29, i32 %tmp32_V_15, i32 %tmp32_V_16" [./sift.h:455]   --->   Operation 912 'select' 'tmp32_V_17' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.28>
ST_75 : Operation 913 [1/2] (8.28ns)   --->   "%f_4 = uitofp i32 %tmp32_V_11 to float" [./sift.h:455]   --->   Operation 913 'uitofp' 'f_4' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 914 [1/1] (0.00ns)   --->   "%tmp32_V_21 = bitcast float %f_4 to i32" [./sift.h:455]   --->   Operation 914 'bitcast' 'tmp32_V_21' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_75 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_21, i32 23, i32 30)" [./sift.h:455]   --->   Operation 915 'partselect' 'p_Result_8' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_75 : Operation 916 [2/2] (8.28ns)   --->   "%f_6 = uitofp i32 %tmp32_V_17 to float" [./sift.h:455]   --->   Operation 916 'uitofp' 'f_6' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.28>
ST_76 : Operation 917 [1/1] (0.98ns)   --->   "%tmp_318 = icmp ne i8 %p_Result_8, -98" [./sift.h:455]   --->   Operation 917 'icmp' 'tmp_318' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_37_trunc)   --->   "%tmp_1067 = trunc i32 %msb_idx_1 to i8" [./sift.h:455]   --->   Operation 918 'trunc' 'tmp_1067' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_76 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_37_trunc)   --->   "%tmp_cast_cast = select i1 %tmp_318, i8 112, i8 111" [./sift.h:455]   --->   Operation 919 'select' 'tmp_cast_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 920 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_37_trunc = add i8 %tmp_cast_cast, %tmp_1067" [./sift.h:455]   --->   Operation 920 'add' 'p_Repl2_37_trunc' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_319 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_1, i8 %p_Repl2_37_trunc)" [./sift.h:455]   --->   Operation 921 'bitconcatenate' 'tmp_319' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_76 : Operation 922 [1/1] (0.00ns)   --->   "%p_Result_107 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_21, i9 %tmp_319, i32 23, i32 31)" [./sift.h:455]   --->   Operation 922 'partset' 'p_Result_107' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_76 : Operation 923 [1/1] (0.00ns)   --->   "%f_3 = bitcast i32 %p_Result_107 to float" [./sift.h:455]   --->   Operation 923 'bitcast' 'f_3' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_315)> <Delay = 0.00>
ST_76 : Operation 924 [1/1] (0.45ns)   --->   "%p_03_i1 = select i1 %tmp_315, float 0.000000e+00, float %f_3" [./sift.h:455]   --->   Operation 924 'select' 'p_03_i1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 925 [1/2] (8.28ns)   --->   "%f_6 = uitofp i32 %tmp32_V_17 to float" [./sift.h:455]   --->   Operation 925 'uitofp' 'f_6' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 926 [1/1] (0.00ns)   --->   "%tmp32_V_22 = bitcast float %f_6 to i32" [./sift.h:455]   --->   Operation 926 'bitcast' 'tmp32_V_22' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_76 : Operation 927 [1/1] (0.00ns)   --->   "%p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_22, i32 23, i32 30)" [./sift.h:455]   --->   Operation 927 'partselect' 'p_Result_13' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 2.72>
ST_77 : Operation 928 [1/1] (0.98ns)   --->   "%tmp_327 = icmp ne i8 %p_Result_13, -98" [./sift.h:455]   --->   Operation 928 'icmp' 'tmp_327' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_41_trunc)   --->   "%tmp_1085 = trunc i32 %msb_idx_3 to i8" [./sift.h:455]   --->   Operation 929 'trunc' 'tmp_1085' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_77 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_41_trunc)   --->   "%tmp12_cast_cast = select i1 %tmp_327, i8 112, i8 111" [./sift.h:455]   --->   Operation 930 'select' 'tmp12_cast_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 931 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_41_trunc = add i8 %tmp12_cast_cast, %tmp_1085" [./sift.h:455]   --->   Operation 931 'add' 'p_Repl2_41_trunc' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_328 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_2, i8 %p_Repl2_41_trunc)" [./sift.h:455]   --->   Operation 932 'bitconcatenate' 'tmp_328' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_77 : Operation 933 [1/1] (0.00ns)   --->   "%p_Result_109 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_22, i9 %tmp_328, i32 23, i32 31)" [./sift.h:455]   --->   Operation 933 'partset' 'p_Result_109' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_77 : Operation 934 [1/1] (0.00ns)   --->   "%f_5 = bitcast i32 %p_Result_109 to float" [./sift.h:455]   --->   Operation 934 'bitcast' 'f_5' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_320)> <Delay = 0.00>
ST_77 : Operation 935 [1/1] (0.45ns)   --->   "%p_03_i2 = select i1 %tmp_320, float 0.000000e+00, float %f_5" [./sift.h:455]   --->   Operation 935 'select' 'p_03_i2' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.34>
ST_78 : Operation 936 [7/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 936 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.34>
ST_79 : Operation 937 [6/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 937 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.34>
ST_80 : Operation 938 [5/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 938 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.34>
ST_81 : Operation 939 [4/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 939 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.34>
ST_82 : Operation 940 [3/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 940 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.34>
ST_83 : Operation 941 [2/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 941 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.34>
ST_84 : Operation 942 [1/7] (8.34ns)   --->   "%v_assign = fdiv float %p_03_i1, %p_03_i2" [./sift.h:455]   --->   Operation 942 'fdiv' 'v_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.68>
ST_85 : Operation 943 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign to double" [./sift.h:455]   --->   Operation 943 'fpext' 'd_assign' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 944 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./sift.h:455]   --->   Operation 944 'bitcast' 'ireg_V' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_1086 = trunc i64 %ireg_V to i63" [./sift.h:455]   --->   Operation 945 'trunc' 'tmp_1086' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 946 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:455]   --->   Operation 946 'bitselect' 'isneg' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 947 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:455]   --->   Operation 947 'partselect' 'exp_tmp_V' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_329 = zext i11 %exp_tmp_V to i12" [./sift.h:455]   --->   Operation 948 'zext' 'tmp_329' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_1088 = trunc i64 %ireg_V to i52" [./sift.h:455]   --->   Operation 949 'trunc' 'tmp_1088' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 950 [1/1] (1.33ns)   --->   "%tmp_331 = icmp eq i63 %tmp_1086, 0" [./sift.h:455]   --->   Operation 950 'icmp' 'tmp_331' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 951 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_329" [./sift.h:455]   --->   Operation 951 'sub' 'F2' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 952 [1/1] (1.11ns)   --->   "%tmp_332 = icmp sgt i12 %F2, 16" [./sift.h:455]   --->   Operation 952 'icmp' 'tmp_332' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 953 [1/1] (1.26ns)   --->   "%tmp_333 = add i12 -16, %F2" [./sift.h:455]   --->   Operation 953 'add' 'tmp_333' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 954 [1/1] (1.26ns)   --->   "%tmp_334 = sub i12 16, %F2" [./sift.h:455]   --->   Operation 954 'sub' 'tmp_334' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 955 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_332, i12 %tmp_333, i12 %tmp_334" [./sift.h:455]   --->   Operation 955 'select' 'sh_amt' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 956 [1/1] (1.11ns)   --->   "%tmp_335 = icmp eq i12 %F2, 16" [./sift.h:455]   --->   Operation 956 'icmp' 'tmp_335' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_1090 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:455]   --->   Operation 957 'partselect' 'tmp_1090' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_85 : Operation 958 [1/1] (0.94ns)   --->   "%icmp32 = icmp eq i7 %tmp_1090, 0" [./sift.h:455]   --->   Operation 958 'icmp' 'icmp32' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.00>
ST_86 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_330 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1088)" [./sift.h:455]   --->   Operation 959 'bitconcatenate' 'tmp_330' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 960 [1/1] (0.00ns)   --->   "%p_Result_110 = zext i53 %tmp_330 to i54" [./sift.h:455]   --->   Operation 960 'zext' 'p_Result_110' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 961 [1/1] (1.67ns)   --->   "%man_V_3 = sub i54 0, %p_Result_110" [./sift.h:455]   --->   Operation 961 'sub' 'man_V_3' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 962 [1/1] (0.53ns)   --->   "%man_V_4 = select i1 %isneg, i54 %man_V_3, i54 %p_Result_110" [./sift.h:455]   --->   Operation 962 'select' 'man_V_4' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 963 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./sift.h:455]   --->   Operation 963 'sext' 'sh_amt_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_1089 = trunc i54 %man_V_4 to i32" [./sift.h:455]   --->   Operation 964 'trunc' 'tmp_1089' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 965 [1/1] (1.11ns)   --->   "%tmp_336 = icmp ult i12 %sh_amt, 54" [./sift.h:455]   --->   Operation 965 'icmp' 'tmp_336' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_337 = zext i32 %sh_amt_cast to i54" [./sift.h:455]   --->   Operation 966 'zext' 'tmp_337' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_338 = ashr i54 %man_V_4, %tmp_337" [./sift.h:455]   --->   Operation 967 'ashr' 'tmp_338' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1091 = trunc i54 %tmp_338 to i32" [./sift.h:455]   --->   Operation 968 'trunc' 'tmp_1091' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%storemerge = select i1 %isneg, i32 -1, i32 0" [./sift.h:455]   --->   Operation 969 'select' 'storemerge' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_339 = shl i32 %tmp_1089, %sh_amt_cast" [./sift.h:455]   --->   Operation 970 'shl' 'tmp_339' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_331, true" [./sift.h:455]   --->   Operation 971 'xor' 'sel_tmp1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_335, %sel_tmp1" [./sift.h:455]   --->   Operation 972 'and' 'sel_tmp2' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 973 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_331, %tmp_335" [./sift.h:455]   --->   Operation 973 'or' 'sel_tmp6_demorgan' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:455]   --->   Operation 974 'xor' 'sel_tmp6' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 975 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_332, %sel_tmp6" [./sift.h:455]   --->   Operation 975 'and' 'sel_tmp7' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_336, true" [./sift.h:455]   --->   Operation 976 'xor' 'sel_tmp8' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 977 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:455]   --->   Operation 977 'and' 'sel_tmp9' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_336" [./sift.h:455]   --->   Operation 978 'and' 'sel_tmp15' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_332" [./sift.h:455]   --->   Operation 979 'or' 'sel_tmp21_demorgan' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:455]   --->   Operation 980 'xor' 'sel_tmp21' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 981 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp32, %sel_tmp21" [./sift.h:455]   --->   Operation 981 'and' 'sel_tmp22' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 982 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_339, i32 %tmp_1091" [./sift.h:455]   --->   Operation 982 'select' 'newSel' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 983 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:455]   --->   Operation 983 'or' 'or_cond' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 984 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel13 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_1089" [./sift.h:455]   --->   Operation 984 'select' 'newSel13' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:455]   --->   Operation 985 'or' 'or_cond1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%newSel14 = select i1 %or_cond, i32 %newSel, i32 %newSel13" [./sift.h:455]   --->   Operation 986 'select' 'newSel14' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 987 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [./sift.h:455]   --->   Operation 987 'or' 'or_cond2' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%p_Val2_47 = select i1 %or_cond2, i32 %newSel14, i32 0" [./sift.h:455]   --->   Operation 988 'select' 'p_Val2_47' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_340 = call i22 @_ssdm_op_BitConcatenate.i22.i6.i16(i6 %p_Val2_48, i16 0)" [./sift.h:455]   --->   Operation 989 'bitconcatenate' 'tmp_340' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%tmp_397_cast = zext i22 %tmp_340 to i32" [./sift.h:455]   --->   Operation 990 'zext' 'tmp_397_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 991 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_38 = sub i32 %tmp_397_cast, %p_Val2_47" [./sift.h:455]   --->   Operation 991 'sub' 'p_Val2_38' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_1092 = trunc i32 %p_Val2_38 to i31" [./sift.h:456]   --->   Operation 992 'trunc' 'tmp_1092' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%tmp_1093 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_38, i32 31)" [./sift.h:456]   --->   Operation 993 'bitselect' 'tmp_1093' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 994 [1/1] (1.57ns)   --->   "%p_Val2_s_199 = add i32 2359296, %p_Val2_38" [./sift.h:456]   --->   Operation 994 'add' 'p_Val2_s_199' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 995 [1/1] (1.31ns)   --->   "%tmp_341 = icmp slt i32 %p_Val2_38, 2359296" [./sift.h:456]   --->   Operation 995 'icmp' 'tmp_341' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 996 [1/1] (1.55ns)   --->   "%p_Val2_53_cast = add i31 -2359296, %tmp_1092" [./sift.h:456]   --->   Operation 996 'add' 'p_Val2_53_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%p_Val2_265_Val2_s = select i1 %tmp_341, i31 %tmp_1092, i31 %p_Val2_53_cast" [./sift.h:456]   --->   Operation 997 'select' 'p_Val2_265_Val2_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%p_Val2_265_Val2_1 = zext i31 %p_Val2_265_Val2_s to i32" [./sift.h:456]   --->   Operation 998 'zext' 'p_Val2_265_Val2_1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_86 : Operation 999 [1/1] (0.45ns) (out node of the LUT)   --->   "%storemerge4 = select i1 %tmp_1093, i32 %p_Val2_s_199, i32 %p_Val2_265_Val2_1" [./sift.h:456]   --->   Operation 999 'select' 'storemerge4' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.02>
ST_87 : Operation 1000 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i32 %storemerge4 to i41" [./sift.h:457]   --->   Operation 1000 'sext' 'OP1_V_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_87 : Operation 1001 [1/1] (5.02ns)   --->   "%r_V_s = mul i41 360, %OP1_V_s" [./sift.h:457]   --->   Operation 1001 'mul' 'r_V_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_1094 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_s, i32 40)" [./sift.h:457]   --->   Operation 1002 'bitselect' 'tmp_1094' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 8.01>
ST_88 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_cast = sext i41 %r_V_s to i83" [./sift.h:457]   --->   Operation 1003 'sext' 'sext_cast' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_88 : Operation 1004 [1/1] (5.65ns)   --->   "%mul = mul i83 3909374676537, %sext_cast" [./sift.h:457]   --->   Operation 1004 'mul' 'mul' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 5.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1005 [1/1] (1.91ns)   --->   "%neg_mul = sub i83 0, %mul" [./sift.h:457]   --->   Operation 1005 'sub' 'neg_mul' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & tmp_1094)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_1095 = call i36 @_ssdm_op_PartSelect.i36.i83.i32.i32(i83 %neg_mul, i32 47, i32 82)" [./sift.h:457]   --->   Operation 1006 'partselect' 'tmp_1095' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & tmp_1094)> <Delay = 0.00>
ST_88 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_1096 = call i36 @_ssdm_op_PartSelect.i36.i83.i32.i32(i83 %mul, i32 47, i32 82)" [./sift.h:457]   --->   Operation 1007 'partselect' 'tmp_1096' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_1094)> <Delay = 0.00>
ST_88 : Operation 1008 [1/1] (0.44ns)   --->   "%p_v_v = select i1 %tmp_1094, i36 %tmp_1095, i36 %tmp_1096" [./sift.h:457]   --->   Operation 1008 'select' 'p_v_v' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_1097 = trunc i36 %p_v_v to i32" [./sift.h:457]   --->   Operation 1009 'trunc' 'tmp_1097' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & tmp_1094)> <Delay = 0.00>
ST_88 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_1098 = trunc i36 %p_v_v to i32" [./sift.h:457]   --->   Operation 1010 'trunc' 'tmp_1098' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & !tmp_1094)> <Delay = 0.00>

State 89 <SV = 88> <Delay = 4.03>
ST_89 : Operation 1011 [1/1] (0.00ns)   --->   "%keypoints_length_loa = load i32* %keypoints_length" [./type.h:117->./sift.h:458]   --->   Operation 1011 'load' 'keypoints_length_loa' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1012 [1/1] (1.57ns)   --->   "%neg_ti = sub i32 0, %tmp_1097" [./sift.h:457]   --->   Operation 1012 'sub' 'neg_ti' <Predicate = (!tmp_308 & tmp_310 & tmp_312 & tmp_1094)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1013 [1/1] (0.45ns)   --->   "%kpt_angle_V = select i1 %tmp_1094, i32 %neg_ti, i32 %tmp_1098" [./sift.h:457]   --->   Operation 1013 'select' 'kpt_angle_V' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1014 [1/1] (1.57ns)   --->   "%vector_length_write_s = add nsw i32 1, %keypoints_length_loa" [./type.h:117->./sift.h:458]   --->   Operation 1014 'add' 'vector_length_write_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %keypoints_length_loa to i64" [./type.h:117->./sift.h:458]   --->   Operation 1015 'sext' 'tmp_i' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1016 [1/1] (0.00ns)   --->   "%keypoints_val_pt_x_a = getelementptr [511 x i16]* %keypoints_val_pt_x, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1016 'getelementptr' 'keypoints_val_pt_x_a' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1017 [1/1] (1.99ns)   --->   "store i16 %kpt_pt_x, i16* %keypoints_val_pt_x_a, align 2" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1017 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1018 [1/1] (0.00ns)   --->   "%keypoints_val_pt_y_a = getelementptr [511 x i16]* %keypoints_val_pt_y, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1018 'getelementptr' 'keypoints_val_pt_y_a' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1019 [1/1] (1.99ns)   --->   "store i16 %kpt_pt_y, i16* %keypoints_val_pt_y_a, align 2" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1019 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1020 [1/1] (0.00ns)   --->   "%keypoints_val_angle_s = getelementptr [511 x i32]* %keypoints_val_angle_V, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1020 'getelementptr' 'keypoints_val_angle_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1021 [1/1] (1.99ns)   --->   "store i32 %kpt_angle_V, i32* %keypoints_val_angle_s, align 4" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1021 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1022 [1/1] (0.00ns)   --->   "%keypoints_val_sigma_s = getelementptr [511 x i32]* %keypoints_val_sigma_V, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1022 'getelementptr' 'keypoints_val_sigma_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1023 [1/1] (1.99ns)   --->   "store i32 %kpt_sigma_V, i32* %keypoints_val_sigma_s, align 4" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1023 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1024 [1/1] (0.00ns)   --->   "%keypoints_val_octave_1 = getelementptr [511 x i8]* %keypoints_val_octave, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1024 'getelementptr' 'keypoints_val_octave_1' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1025 [1/1] (1.99ns)   --->   "store i8 %kpt_octave, i8* %keypoints_val_octave_1, align 1" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1025 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1026 [1/1] (0.00ns)   --->   "%keypoints_val_layer_s = getelementptr [511 x i8]* %keypoints_val_layer, i64 0, i64 %tmp_i" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1026 'getelementptr' 'keypoints_val_layer_s' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>
ST_89 : Operation 1027 [1/1] (1.99ns)   --->   "store i8 %kpt_layer, i8* %keypoints_val_layer_s, align 1" [./sift.h:73->./type.h:117->./sift.h:458]   --->   Operation 1027 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 1028 [1/1] (0.97ns)   --->   "store i32 %vector_length_write_s, i32* %keypoints_length" [./type.h:91->./sift.h:458]   --->   Operation 1028 'store' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.97>
ST_89 : Operation 1029 [1/1] (0.00ns)   --->   "br label %._crit_edge59" [./sift.h:459]   --->   Operation 1029 'br' <Predicate = (!tmp_308 & tmp_310 & tmp_312)> <Delay = 0.00>

State 90 <SV = 69> <Delay = 0.00>
ST_90 : Operation 1030 [1/1] (0.00ns)   --->   "store i32 %kpt_response_V, i32* %kpt_response_V_1" [./sift.h:441]   --->   Operation 1030 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1031 [1/1] (0.00ns)   --->   "store i32 %kpt_sigma_V, i32* %kpt_sigma_V_1" [./sift.h:441]   --->   Operation 1031 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1032 [1/1] (0.00ns)   --->   "store i16 %kpt_pt_y, i16* %kpt_pt_y_1" [./sift.h:441]   --->   Operation 1032 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1033 [1/1] (0.00ns)   --->   "store i16 %kpt_pt_x, i16* %kpt_pt_x_1" [./sift.h:441]   --->   Operation 1033 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1034 [1/1] (0.00ns)   --->   "store i8 %kpt_octave, i8* %kpt_octave_1" [./sift.h:441]   --->   Operation 1034 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1035 [1/1] (0.00ns)   --->   "store i8 %kpt_layer, i8* %kpt_layer_1" [./sift.h:441]   --->   Operation 1035 'store' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1036 [1/1] (0.00ns)   --->   "br label %._crit_edge2"   --->   Operation 1036 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 70> <Delay = 0.00>
ST_91 : Operation 1037 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str55, i32 %tmp_238)" [./sift.h:462]   --->   Operation 1037 'specregionend' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1038 [1/1] (0.00ns)   --->   "br label %.critedge" [./sift.h:462]   --->   Operation 1038 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 71> <Delay = 1.55>
ST_92 : Operation 1039 [1/1] (1.55ns)   --->   "%c = add i31 %c0, 1" [./sift.h:414]   --->   Operation 1039 'add' 'c' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1040 [1/1] (0.00ns)   --->   "br label %.preheader" [./sift.h:414]   --->   Operation 1040 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	wire read on port 'dog_pyr_0_cols_read' [56]  (0 ns)
	'add' operation ('tmp_235', ./sift.h:414) [72]  (1.58 ns)

 <State 2>: 1.1ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', ./sift.h:409) [77]  (0.639 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_236', ./sift.h:413) [88]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 4>: 3.29ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ./sift.h:414) [101]  (0 ns)
	'add' operation ('tmp_157', ./sift.h:424) [108]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_2_val_V_add', ./sift.h:416) [120]  (0 ns)
	'load' operation ('dog_pyr_2_val_V_loa_18', ./sift.h:416) on array 'dog_pyr_2_val_V' [131]  (2 ns)

 <State 5>: 6.36ns
The critical path consists of the following:
	'load' operation ('dog_pyr_2_val_V_loa_18', ./sift.h:416) on array 'dog_pyr_2_val_V' [131]  (2 ns)
	multiplexor before 'phi' operation ('val.V', ./sift.h:416) with incoming values : ('dog_pyr_2_val_V_loa_18', ./sift.h:416) ('dog_pyr_1_val_V_loa_18', ./sift.h:416) ('dog_pyr_3_val_V_loa_18', ./sift.h:416) [140]  (1.01 ns)
	'phi' operation ('val.V', ./sift.h:416) with incoming values : ('dog_pyr_2_val_V_loa_18', ./sift.h:416) ('dog_pyr_1_val_V_loa_18', ./sift.h:416) ('dog_pyr_3_val_V_loa_18', ./sift.h:416) [140]  (0 ns)
	'sub' operation ('__Val2__', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:146->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417) [141]  (1.58 ns)
	'select' operation ('agg_result_V_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:148->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208->./sift.h:417) [144]  (0 ns)
	'icmp' operation ('tmp_239', ./sift.h:417) [145]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 6>: 4.57ns
The critical path consists of the following:
	'add' operation ('tmp_1026', ./sift.h:424) [183]  (1.29 ns)
	'add' operation ('tmp_163', ./sift.h:424) [184]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_2_val_V_add_6', ./sift.h:418) [196]  (0 ns)
	'load' operation ('dog_pyr_2_val_V_loa_1', ./sift.h:418) on array 'dog_pyr_2_val_V' [207]  (2 ns)

 <State 7>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_1', ./sift.h:418) on array 'dog_pyr_3_val_V' [205]  (2 ns)
	'select' operation ('sel_tmp37', ./sift.h:418) [208]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1', ./sift.h:418) [209]  (0 ns)
	'icmp' operation ('tmp_242', ./sift.h:418) [210]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 8>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_2', ./sift.h:419) on array 'dog_pyr_3_val_V' [213]  (2 ns)
	'select' operation ('sel_tmp47', ./sift.h:419) [216]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2', ./sift.h:419) [217]  (0 ns)
	'icmp' operation ('tmp_243', ./sift.h:419) [218]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 9>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_3', ./sift.h:419) on array 'dog_pyr_3_val_V' [221]  (2 ns)
	'select' operation ('sel_tmp57', ./sift.h:419) [224]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3', ./sift.h:419) [225]  (0 ns)
	'icmp' operation ('tmp_244', ./sift.h:419) [226]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 10>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_4', ./sift.h:419) on array 'dog_pyr_3_val_V' [229]  (2 ns)
	'select' operation ('sel_tmp67', ./sift.h:419) [232]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4', ./sift.h:419) [233]  (0 ns)
	'icmp' operation ('tmp_245', ./sift.h:419) [234]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 11>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_5', ./sift.h:420) on array 'dog_pyr_3_val_V' [237]  (2 ns)
	'select' operation ('sel_tmp77', ./sift.h:420) [240]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_5', ./sift.h:420) [241]  (0 ns)
	'icmp' operation ('tmp_246', ./sift.h:420) [242]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 12>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_6', ./sift.h:420) on array 'dog_pyr_3_val_V' [245]  (2 ns)
	'select' operation ('sel_tmp87', ./sift.h:420) [248]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_6', ./sift.h:420) [249]  (0 ns)
	'icmp' operation ('tmp_247', ./sift.h:420) [250]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 13>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_7', ./sift.h:420) on array 'dog_pyr_3_val_V' [253]  (2 ns)
	'select' operation ('sel_tmp97', ./sift.h:420) [256]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_7', ./sift.h:420) [257]  (0 ns)
	'icmp' operation ('tmp_248', ./sift.h:420) [258]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 14>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa', ./sift.h:421) on array 'dog_pyr_4_val_V' [261]  (2 ns)
	'select' operation ('sel_tmp107', ./sift.h:421) [262]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_8', ./sift.h:421) [263]  (0 ns)
	'icmp' operation ('tmp_249', ./sift.h:421) [264]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 15>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_1', ./sift.h:421) on array 'dog_pyr_4_val_V' [267]  (2 ns)
	'select' operation ('sel_tmp117', ./sift.h:421) [270]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_9', ./sift.h:421) [271]  (0 ns)
	'icmp' operation ('tmp_250', ./sift.h:421) [272]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 16>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_2', ./sift.h:421) on array 'dog_pyr_4_val_V' [275]  (2 ns)
	'select' operation ('sel_tmp127', ./sift.h:421) [276]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_1', ./sift.h:421) [277]  (0 ns)
	'icmp' operation ('tmp_251', ./sift.h:421) [278]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 17>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_3', ./sift.h:422) on array 'dog_pyr_4_val_V' [281]  (2 ns)
	'select' operation ('sel_tmp137', ./sift.h:422) [282]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_2', ./sift.h:422) [283]  (0 ns)
	'icmp' operation ('tmp_253', ./sift.h:422) [284]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 18>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_4', ./sift.h:422) on array 'dog_pyr_4_val_V' [287]  (2 ns)
	'select' operation ('sel_tmp147', ./sift.h:422) [288]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_3', ./sift.h:422) [289]  (0 ns)
	'icmp' operation ('tmp_257', ./sift.h:422) [290]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 19>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_5', ./sift.h:422) on array 'dog_pyr_4_val_V' [293]  (2 ns)
	'select' operation ('sel_tmp157', ./sift.h:422) [294]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_4', ./sift.h:422) [295]  (0 ns)
	'icmp' operation ('tmp_258', ./sift.h:422) [296]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 20>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_6', ./sift.h:423) on array 'dog_pyr_4_val_V' [299]  (2 ns)
	'select' operation ('sel_tmp167', ./sift.h:423) [300]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_5', ./sift.h:423) [301]  (0 ns)
	'icmp' operation ('tmp_259', ./sift.h:423) [302]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 21>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_7', ./sift.h:423) on array 'dog_pyr_4_val_V' [305]  (2 ns)
	'select' operation ('sel_tmp177', ./sift.h:423) [306]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_6', ./sift.h:423) [307]  (0 ns)
	'icmp' operation ('tmp_260', ./sift.h:423) [308]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 22>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_8', ./sift.h:423) on array 'dog_pyr_4_val_V' [311]  (2 ns)
	'select' operation ('sel_tmp187', ./sift.h:423) [312]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_7', ./sift.h:423) [313]  (0 ns)
	'icmp' operation ('tmp_261', ./sift.h:423) [314]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 23>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa', ./sift.h:424) on array 'dog_pyr_0_val_V' [317]  (2 ns)
	'select' operation ('sel_tmp197', ./sift.h:424) [318]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_8', ./sift.h:424) [319]  (0 ns)
	'icmp' operation ('tmp_262', ./sift.h:424) [320]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 24>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_1', ./sift.h:424) on array 'dog_pyr_0_val_V' [323]  (2 ns)
	'select' operation ('sel_tmp207', ./sift.h:424) [325]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_9', ./sift.h:424) [326]  (0 ns)
	'icmp' operation ('tmp_263', ./sift.h:424) [327]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 25>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_2', ./sift.h:424) on array 'dog_pyr_0_val_V' [330]  (2 ns)
	'select' operation ('sel_tmp217', ./sift.h:424) [331]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_1_10', ./sift.h:424) [332]  (0 ns)
	'icmp' operation ('tmp_264', ./sift.h:424) [333]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 26>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_3', ./sift.h:425) on array 'dog_pyr_0_val_V' [336]  (2 ns)
	'select' operation ('sel_tmp227', ./sift.h:425) [337]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_1', ./sift.h:425) [338]  (0 ns)
	'icmp' operation ('tmp_265', ./sift.h:425) [339]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 27>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_4', ./sift.h:425) on array 'dog_pyr_0_val_V' [342]  (2 ns)
	'select' operation ('sel_tmp237', ./sift.h:425) [343]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_2', ./sift.h:425) [344]  (0 ns)
	'icmp' operation ('tmp_266', ./sift.h:425) [345]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 28>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_5', ./sift.h:425) on array 'dog_pyr_0_val_V' [348]  (2 ns)
	'select' operation ('sel_tmp247', ./sift.h:425) [349]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_3', ./sift.h:425) [350]  (0 ns)
	'icmp' operation ('tmp_267', ./sift.h:425) [351]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 29>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_6', ./sift.h:426) on array 'dog_pyr_0_val_V' [354]  (2 ns)
	'select' operation ('sel_tmp257', ./sift.h:426) [355]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_4', ./sift.h:426) [356]  (0 ns)
	'icmp' operation ('tmp_268', ./sift.h:426) [357]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 30>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_7', ./sift.h:426) on array 'dog_pyr_0_val_V' [360]  (2 ns)
	'select' operation ('sel_tmp267', ./sift.h:426) [361]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_5', ./sift.h:426) [362]  (0 ns)
	'icmp' operation ('tmp_269', ./sift.h:426) [363]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 31>: 3.31ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_8', ./sift.h:426) on array 'dog_pyr_0_val_V' [366]  (2 ns)
	'select' operation ('sel_tmp277', ./sift.h:426) [367]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_6', ./sift.h:426) [368]  (0 ns)
	'icmp' operation ('tmp_270', ./sift.h:426) [369]  (1.31 ns)

 <State 32>: 4.57ns
The critical path consists of the following:
	'add' operation ('tmp_1029', ./sift.h:433) [376]  (1.29 ns)
	'add' operation ('tmp_166', ./sift.h:433) [377]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_3_val_V_add_9', ./sift.h:427) [392]  (0 ns)
	'load' operation ('dog_pyr_3_val_V_loa_9', ./sift.h:427) on array 'dog_pyr_3_val_V' [398]  (2 ns)

 <State 33>: 4.57ns
The critical path consists of the following:
	'add' operation ('tmp_1031', ./sift.h:433) [407]  (1.29 ns)
	'add' operation ('tmp_169', ./sift.h:433) [408]  (1.29 ns)
	'getelementptr' operation ('dog_pyr_1_val_V_add_12', ./sift.h:427) [417]  (0 ns)
	'load' operation ('dog_pyr_1_val_V_loa_10', ./sift.h:427) on array 'dog_pyr_1_val_V' [430]  (2 ns)

 <State 34>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_10', ./sift.h:427) on array 'dog_pyr_3_val_V' [429]  (2 ns)
	'select' operation ('sel_tmp42', ./sift.h:427) [432]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_8', ./sift.h:427) [433]  (0 ns)
	'icmp' operation ('tmp_272', ./sift.h:427) [434]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 35>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_11', ./sift.h:428) on array 'dog_pyr_3_val_V' [437]  (2 ns)
	'select' operation ('sel_tmp52', ./sift.h:428) [440]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_9', ./sift.h:428) [441]  (0 ns)
	'icmp' operation ('tmp_273', ./sift.h:428) [442]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 36>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_12', ./sift.h:428) on array 'dog_pyr_3_val_V' [445]  (2 ns)
	'select' operation ('sel_tmp62', ./sift.h:428) [448]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_2_10', ./sift.h:428) [449]  (0 ns)
	'icmp' operation ('tmp_274', ./sift.h:428) [450]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 37>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_13', ./sift.h:428) on array 'dog_pyr_3_val_V' [453]  (2 ns)
	'select' operation ('sel_tmp72', ./sift.h:428) [456]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_1', ./sift.h:428) [457]  (0 ns)
	'icmp' operation ('tmp_275', ./sift.h:428) [458]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 38>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_14', ./sift.h:429) on array 'dog_pyr_3_val_V' [461]  (2 ns)
	'select' operation ('sel_tmp82', ./sift.h:429) [464]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_2', ./sift.h:429) [465]  (0 ns)
	'icmp' operation ('tmp_276', ./sift.h:429) [466]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 39>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_15', ./sift.h:429) on array 'dog_pyr_3_val_V' [469]  (2 ns)
	'select' operation ('sel_tmp92', ./sift.h:429) [472]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_3', ./sift.h:429) [473]  (0 ns)
	'icmp' operation ('tmp_277', ./sift.h:429) [474]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 40>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_3_val_V_loa_16', ./sift.h:429) on array 'dog_pyr_3_val_V' [477]  (2 ns)
	'select' operation ('sel_tmp102', ./sift.h:429) [480]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_4', ./sift.h:429) [481]  (0 ns)
	'icmp' operation ('tmp_278', ./sift.h:429) [482]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 41>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_9', ./sift.h:430) on array 'dog_pyr_4_val_V' [485]  (2 ns)
	'select' operation ('sel_tmp112', ./sift.h:430) [486]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_5', ./sift.h:430) [487]  (0 ns)
	'icmp' operation ('tmp_279', ./sift.h:430) [488]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 42>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_10', ./sift.h:430) on array 'dog_pyr_4_val_V' [491]  (2 ns)
	'select' operation ('sel_tmp122', ./sift.h:430) [494]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_6', ./sift.h:430) [495]  (0 ns)
	'icmp' operation ('tmp_280', ./sift.h:430) [496]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 43>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_11', ./sift.h:430) on array 'dog_pyr_4_val_V' [499]  (2 ns)
	'select' operation ('sel_tmp132', ./sift.h:430) [500]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_7', ./sift.h:430) [501]  (0 ns)
	'icmp' operation ('tmp_281', ./sift.h:430) [502]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 44>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_12', ./sift.h:431) on array 'dog_pyr_4_val_V' [505]  (2 ns)
	'select' operation ('sel_tmp142', ./sift.h:431) [506]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_8', ./sift.h:431) [507]  (0 ns)
	'icmp' operation ('tmp_282', ./sift.h:431) [508]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 45>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_13', ./sift.h:431) on array 'dog_pyr_4_val_V' [511]  (2 ns)
	'select' operation ('sel_tmp152', ./sift.h:431) [512]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_9', ./sift.h:431) [513]  (0 ns)
	'icmp' operation ('tmp_283', ./sift.h:431) [514]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 46>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_14', ./sift.h:431) on array 'dog_pyr_4_val_V' [517]  (2 ns)
	'select' operation ('sel_tmp162', ./sift.h:431) [518]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_3_10', ./sift.h:431) [519]  (0 ns)
	'icmp' operation ('tmp_284', ./sift.h:431) [520]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 47>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_15', ./sift.h:432) on array 'dog_pyr_4_val_V' [523]  (2 ns)
	'select' operation ('sel_tmp172', ./sift.h:432) [524]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_1', ./sift.h:432) [525]  (0 ns)
	'icmp' operation ('tmp_285', ./sift.h:432) [526]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 48>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_16', ./sift.h:432) on array 'dog_pyr_4_val_V' [529]  (2 ns)
	'select' operation ('sel_tmp182', ./sift.h:432) [530]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_2', ./sift.h:432) [531]  (0 ns)
	'icmp' operation ('tmp_286', ./sift.h:432) [532]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 49>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_4_val_V_loa_17', ./sift.h:432) on array 'dog_pyr_4_val_V' [535]  (2 ns)
	'select' operation ('sel_tmp192', ./sift.h:432) [536]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_3', ./sift.h:432) [537]  (0 ns)
	'icmp' operation ('tmp_287', ./sift.h:432) [538]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 50>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_9', ./sift.h:433) on array 'dog_pyr_0_val_V' [541]  (2 ns)
	'select' operation ('sel_tmp202', ./sift.h:433) [542]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_4', ./sift.h:433) [543]  (0 ns)
	'icmp' operation ('tmp_288', ./sift.h:433) [544]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 51>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_10', ./sift.h:433) on array 'dog_pyr_0_val_V' [547]  (2 ns)
	'select' operation ('sel_tmp212', ./sift.h:433) [549]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_5', ./sift.h:433) [550]  (0 ns)
	'icmp' operation ('tmp_289', ./sift.h:433) [551]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 52>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_11', ./sift.h:433) on array 'dog_pyr_0_val_V' [554]  (2 ns)
	'select' operation ('sel_tmp222', ./sift.h:433) [555]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_6', ./sift.h:433) [556]  (0 ns)
	'icmp' operation ('tmp_290', ./sift.h:433) [557]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 53>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_12', ./sift.h:434) on array 'dog_pyr_0_val_V' [560]  (2 ns)
	'select' operation ('sel_tmp232', ./sift.h:434) [561]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_7', ./sift.h:434) [562]  (0 ns)
	'icmp' operation ('tmp_291', ./sift.h:434) [563]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 54>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_13', ./sift.h:434) on array 'dog_pyr_0_val_V' [566]  (2 ns)
	'select' operation ('sel_tmp242', ./sift.h:434) [567]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_8', ./sift.h:434) [568]  (0 ns)
	'icmp' operation ('tmp_292', ./sift.h:434) [569]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 55>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_14', ./sift.h:434) on array 'dog_pyr_0_val_V' [572]  (2 ns)
	'select' operation ('sel_tmp252', ./sift.h:434) [573]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_9', ./sift.h:434) [574]  (0 ns)
	'icmp' operation ('tmp_293', ./sift.h:434) [575]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 56>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_15', ./sift.h:435) on array 'dog_pyr_0_val_V' [578]  (2 ns)
	'select' operation ('sel_tmp262', ./sift.h:435) [579]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_4_10', ./sift.h:435) [580]  (0 ns)
	'icmp' operation ('tmp_294', ./sift.h:435) [581]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 57>: 3.77ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_16', ./sift.h:435) on array 'dog_pyr_0_val_V' [584]  (2 ns)
	'select' operation ('sel_tmp272', ./sift.h:435) [585]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_5_1', ./sift.h:435) [586]  (0 ns)
	'icmp' operation ('tmp_295', ./sift.h:435) [587]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 58>: 3.31ns
The critical path consists of the following:
	'load' operation ('dog_pyr_0_val_V_loa_17', ./sift.h:435) on array 'dog_pyr_0_val_V' [590]  (2 ns)
	'select' operation ('sel_tmp282', ./sift.h:435) [591]  (0 ns)
	'select' operation ('dog_pyr_val_V_load_5_2', ./sift.h:435) [592]  (0 ns)
	'icmp' operation ('tmp_296', ./sift.h:435) [593]  (1.31 ns)

 <State 59>: 1.58ns
The critical path consists of the following:
	'load' operation ('kpt_layer_1_load', ./sift.h:441) on local variable 'kpt.layer' [596]  (0 ns)
	'call' operation ('call_ret1', ./sift.h:441) to 'adjustLocalExtrema' [602]  (1.58 ns)

 <State 60>: 8.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', ./sift.h:441) to 'adjustLocalExtrema' [602]  (8.63 ns)

 <State 61>: 3.33ns
The critical path consists of the following:
	'sub' operation ('__Val2__', ./sift.h:445) [627]  (1.66 ns)
	'sub' operation ('__Val2__', ./sift.h:446) [634]  (1.67 ns)

 <State 62>: 8.43ns
The critical path consists of the following:
	'sub' operation ('tmp_332_cast', ./sift.h:446) [638]  (1.67 ns)
	'select' operation ('__Val2__', ./sift.h:446) [639]  (0.534 ns)
	'cttz' operation ('tmp_298', ./sift.h:446) [642]  (2 ns)
	'xor' operation ('msb_idx', ./sift.h:446) [645]  (0.498 ns)
	'sub' operation ('tmp_299', ./sift.h:446) [649]  (1.58 ns)
	'shl' operation ('tmp32.V', ./sift.h:446) [650]  (0 ns)
	'select' operation ('tmp32.V', ./sift.h:446) [656]  (2.15 ns)

 <State 63>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:446) [657]  (8.29 ns)

 <State 64>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:446) [657]  (8.29 ns)

 <State 65>: 5.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_300', ./sift.h:446) [660]  (0.987 ns)
	'add' operation ('p_Repl2_34_trunc', ./sift.h:446) [663]  (1.82 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) [667]  (0.457 ns)
	'getelementptr' operation ('one_half_table2682_a', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) [678]  (0 ns)
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) on array 'one_half_table2682' [679]  (2 ns)

 <State 66>: 8.07ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) on array 'one_half_table2682' [679]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) [681]  (1.58 ns)
	'and' operation ('xs.sig.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./sift.h:446) [684]  (0 ns)
	'select' operation ('sel_tmp287_v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [687]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [691]  (0.464 ns)
	'sub' operation ('tmp_1702_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [701]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [703]  (0.421 ns)
	'lshr' operation ('tmp_1704_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [707]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [712]  (1.81 ns)

 <State 67>: 8.35ns
The critical path consists of the following:
	'sub' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [713]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./sift.h:446) [714]  (0.457 ns)
	'call' operation ('omax.V', ./sift.h:448) to 'calcOrientationHist' [718]  (6.32 ns)

 <State 68>: 5.02ns
The critical path consists of the following:
	'call' operation ('omax.V', ./sift.h:448) to 'calcOrientationHist' [718]  (0 ns)
	'mul' operation ('__Val2__', ./sift.h:449) [720]  (5.02 ns)

 <State 69>: 2ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./sift.h:453) [724]  (0 ns)
	'getelementptr' operation ('hist_V_addr', ./sift.h:454) [738]  (0 ns)
	'load' operation ('hist_V_load', ./sift.h:454) on array 'hist_V' [739]  (2 ns)

 <State 70>: 3.77ns
The critical path consists of the following:
	'add' operation ('tmp_305', ./sift.h:452) [733]  (1.19 ns)
	'select' operation ('left', ./sift.h:452) [734]  (0.569 ns)
	'getelementptr' operation ('hist_V_addr_1', ./sift.h:454) [744]  (0 ns)
	'load' operation ('__Val2__', ./sift.h:454) on array 'hist_V' [745]  (2 ns)
	blocking operation 0.019 ns on control path)

 <State 71>: 3.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_306', ./sift.h:453) [735]  (0.905 ns)
	'select' operation ('right', ./sift.h:453) [736]  (0.569 ns)
	'getelementptr' operation ('hist_V_addr_2', ./sift.h:454) [750]  (0 ns)
	'load' operation ('__Val2__', ./sift.h:454) on array 'hist_V' [751]  (2 ns)
	blocking operation 0.3 ns on control path)

 <State 72>: 7.61ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./sift.h:454) on array 'hist_V' [751]  (2 ns)
	'sub' operation ('__Val2__', ./sift.h:455) [758]  (1.58 ns)
	'sub' operation ('tmp_354_cast', ./sift.h:455) [762]  (1.58 ns)
	'select' operation ('__Val2__', ./sift.h:455) [763]  (0.457 ns)
	'cttz' operation ('tmp_316', ./sift.h:455) [767]  (2 ns)

 <State 73>: 7.2ns
The critical path consists of the following:
	'sub' operation ('tmp_321', ./sift.h:455) [808]  (1.6 ns)
	'select' operation ('__Val2__', ./sift.h:455) [809]  (0.45 ns)
	'ctlz' operation ('tmp_323', ./sift.h:455) [813]  (2 ns)
	'add' operation ('NZeros', ./sift.h:455) [820]  (1.58 ns)
	'select' operation ('num_zeros', ./sift.h:455) [821]  (0 ns)
	'sub' operation ('msb_idx', ./sift.h:455) [822]  (1.58 ns)

 <State 74>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:455) [789]  (8.29 ns)

 <State 75>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:455) [789]  (8.29 ns)

 <State 76>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:455) [843]  (8.29 ns)

 <State 77>: 2.73ns
The critical path consists of the following:
	'icmp' operation ('tmp_327', ./sift.h:455) [846]  (0.987 ns)
	'select' operation ('tmp12_cast_cast', ./sift.h:455) [848]  (0 ns)
	'add' operation ('p_Repl2_41_trunc', ./sift.h:455) [849]  (1.28 ns)
	'select' operation ('p_03_i2', ./sift.h:455) [853]  (0.457 ns)

 <State 78>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 79>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 80>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 81>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 82>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 83>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 84>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('v', ./sift.h:455) [854]  (8.35 ns)

 <State 85>: 6.69ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:455) [855]  (2.66 ns)
	'sub' operation ('F2', ./sift.h:455) [867]  (1.27 ns)
	'add' operation ('tmp_333', ./sift.h:455) [869]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:455) [871]  (0.557 ns)
	'icmp' operation ('icmp32', ./sift.h:455) [877]  (0.946 ns)

 <State 86>: 8ns
The critical path consists of the following:
	'sub' operation ('man.V', ./sift.h:455) [864]  (1.68 ns)
	'select' operation ('man.V', ./sift.h:455) [865]  (0.539 ns)
	'ashr' operation ('tmp_338', ./sift.h:455) [879]  (0 ns)
	'select' operation ('newSel', ./sift.h:455) [894]  (2.17 ns)
	'select' operation ('newSel14', ./sift.h:455) [898]  (0 ns)
	'select' operation ('__Val2__', ./sift.h:455) [900]  (0 ns)
	'sub' operation ('__Val2__', ./sift.h:455) [903]  (1.58 ns)
	'add' operation ('p_Val2_s_199', ./sift.h:456) [906]  (1.58 ns)
	'select' operation ('storemerge4', ./sift.h:456) [911]  (0.457 ns)

 <State 87>: 5.02ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ./sift.h:457) [913]  (5.02 ns)

 <State 88>: 8.02ns
The critical path consists of the following:
	'mul' operation ('mul', ./sift.h:457) [915]  (5.65 ns)
	'sub' operation ('neg_mul', ./sift.h:457) [916]  (1.92 ns)
	'select' operation ('p_v_v', ./sift.h:457) [920]  (0.448 ns)

 <State 89>: 4.03ns
The critical path consists of the following:
	'sub' operation ('neg_ti', ./sift.h:457) [922]  (1.58 ns)
	'select' operation ('kpt.angle.V', ./sift.h:457) [924]  (0.457 ns)
	'store' operation (./sift.h:73->./type.h:117->./sift.h:458) of variable 'kpt.angle.V', ./sift.h:457 on array 'keypoints_val_angle_V' [932]  (2 ns)

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 1.56ns
The critical path consists of the following:
	'add' operation ('c', ./sift.h:414) [956]  (1.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
