$date
  Sun Sep 25 22:07:07 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2 $end
$var reg 8 ! d0[7:0] $end
$var reg 8 " d1[7:0] $end
$var reg 1 # s $end
$var reg 8 $ y[7:0] $end
$upscope $end
$enddefinitions $end
#0
b01001101 !
b01000000 "
1#
b01000000 $
#2000000
b10011000 !
b01010010 "
b01010010 $
#4000000
b11111101 "
0#
b10011000 $
#6000000
