---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/ppctargetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `PPCTargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::PPCTargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/PowerPC/PPCISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a></>}>
This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="/docs/api/classes/llvm/targetlowering/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ac6cddb4c330de0e51a5977de243a3ded">PPCTargetLowering</a> (const PPCTargetMachine &amp;TM, const PPCSubtarget &amp;STI)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad5d9213c39b2fc64eaed3639539e8f65">allowsMisalignedMemoryAccesses</a> (EVT VT, unsigned AddrSpace, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;Fast=nullptr) const override</>}>
Is unaligned memory access allowed for the given type, and is it fast relative to software emulation. <a href="#ad5d9213c39b2fc64eaed3639539e8f65">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5583b4d2c0c7813f44df3fe6d42d20e1">BuildSDIVPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const override</>}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators. <a href="#a5583b4d2c0c7813f44df3fe6d42d20e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> &#42;</>}
  name={<><a href="#a0788f6af8ef22d48e3406bfd67a8d384">ccAssignFnForCall</a> (CallingConv::ID CC, bool Return, bool IsVarArg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac05ba7b36777c445fb76f15011abf487">CollectTargetIntrinsicOperands</a> (const CallInst &amp;I, SmallVectorImpl&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5be8668f644eaefda25f6905908bd9f3">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#a5be8668f644eaefda25f6905908bd9f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8bce339379d3a541ec57b178e6deeca0">convertSelectOfConstantsToMath</a> (EVT VT) const override</>}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value. <a href="#a8bce339379d3a541ec57b178e6deeca0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a91d45f6f637b1db940277d23e6d471db">convertSetCCLogicToBitwiseLogic</a> (EVT VT) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient. <a href="#a91d45f6f637b1db940277d23e6d471db">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;</>}
  name={<><a href="#afb9a1efd115f87d617c4bd692181df4c">createFastISel</a> (FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo &#42;LibInfo) const override</>}>
createFastISel - This method returns a target-specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; instruction selection. <a href="#afb9a1efd115f87d617c4bd692181df4c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a700728edd4a6a3ebe5797715cb535874">decomposeMulByConstant</a> (LLVMContext &amp;Context, EVT VT, SDValue C) const override</>}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds. <a href="#a700728edd4a6a3ebe5797715cb535874">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a541b354a6386df6d03fcdc656d7d9db7">EmitAtomicBinary</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB, unsigned AtomicSize, unsigned BinOpcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a056f22c11083630d8bcc82299cb783af">emitEHSjLjLongJmp</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a212384cdd746eaffedb7edc7a16a1cef">emitEHSjLjSetJmp</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a10d6f09e62a827099ec8b54efb4c035d">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#a10d6f09e62a827099ec8b54efb4c035d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#aff4c3b2eec63855bda40615dece5853f">emitLeadingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
Inserts in the IR a target-specific intrinsic specifying a fence. <a href="#aff4c3b2eec63855bda40615dece5853f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a683761fbb11ed0969edf7eee08b08bf3">emitMaskedAtomicCmpXchgIntrinsic</a> (IRBuilderBase &amp;Builder, AtomicCmpXchgInst &#42;CI, Value &#42;AlignedAddr, Value &#42;CmpVal, Value &#42;NewVal, Value &#42;Mask, AtomicOrdering Ord) const override</>}>
Perform a masked cmpxchg using a target-specific intrinsic. <a href="#a683761fbb11ed0969edf7eee08b08bf3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a0e0d3c023e19c20fbf01b40d36aced80">emitMaskedAtomicRMWIntrinsic</a> (IRBuilderBase &amp;Builder, AtomicRMWInst &#42;AI, Value &#42;AlignedAddr, Value &#42;Incr, Value &#42;Mask, Value &#42;ShiftAmt, AtomicOrdering Ord) const override</>}>
Perform a masked atomicrmw using a target-specific intrinsic. <a href="#a0e0d3c023e19c20fbf01b40d36aced80">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a2e99e64e510ba34954d7fe85b1e30119">EmitPartwordAtomicBinary</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB, bool is8bit, unsigned Opcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a2cb46b1ded73af4c2924bd2d1d8db334">emitProbedAlloca</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#a1c68a6f0cdbdeb8a431791ad286109a0">emitTrailingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6f3484a5a16158cba22281a95a187e38">enableAggressiveFMAFusion</a> (EVT VT) const override</>}>
Return true if target always benefits from combining into FMA for a given value type. <a href="#a6f3484a5a16158cba22281a95a187e38">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a414d9dfa6f85f8ad371a510821713e61">expandVSXLoadForLE</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abf2cd323dcdc4b2b0a4741c62b30d0ba">expandVSXStoreForLE</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3bf9bca8a4d7246c83bbfa566a51165e">functionArgumentNeedsConsecutiveRegisters</a> (Type &#42;Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</>}>
Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv. <a href="#a3bf9bca8a4d7246c83bbfa566a51165e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a51b3288a078ec78d279a486db1946b31">getByValTypeAlignment</a> (Type &#42;Ty, const DataLayout &amp;DL) const override</>}>
getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the caller parameter area. <a href="#a51b3288a078ec78d279a486db1946b31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#a97e1f4e021dcba5a7795f823781e04df">getConstraintType</a> (StringRef Constraint) const override</>}>
getConstraintType - Given a constraint, return the type of constraint it is for this target. <a href="#a97e1f4e021dcba5a7795f823781e04df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#ae00d7eb852ec09ae630c49f5b9454aff">getExceptionPointerRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad. <a href="#ae00d7eb852ec09ae630c49f5b9454aff">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#ade9eaaa949a3aeb305931cbde5cae365">getExceptionSelectorRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad. <a href="#ade9eaaa949a3aeb305931cbde5cae365">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></>}
  name={<><a href="#a73a300242af50ce9daeda4a2e002df27">getInlineAsmMemConstraint</a> (StringRef ConstraintCode) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a76ee5e788bf1969bd98f670b3471a12b">getJumpTableEncoding</a> () const override</>}>
Return the entry encoding for a jump table in the current function. <a href="#a76ee5e788bf1969bd98f670b3471a12b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2fd734bb5606f5c8bd7bd6ef49683e1e">getNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOps, bool OptForSize, NegatibleCost &amp;Cost, unsigned Depth=0) const override</>}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation. <a href="#a2fd734bb5606f5c8bd7bd6ef49683e1e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#aae7a66849fd8b672b9c9f6897d6326a1">getOptimalMemOpType</a> (const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</>}>
It returns EVT::Other if the type should be determined using generic target-independent logic. <a href="#aae7a66849fd8b672b9c9f6897d6326a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a64ca42c56843a34b11476e34d5941628">getPICJumpTableRelocBase</a> (SDValue Table, SelectionDAG &amp;DAG) const override</>}>
Returns relocation base for the given PIC jumptable. <a href="#a64ca42c56843a34b11476e34d5941628">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#a9e8d81b42a228a0a2e89454cf7a3d017">getPICJumpTableRelocBaseExpr</a> (const MachineFunction &#42;MF, unsigned JTI, MCContext &amp;Ctx) const override</>}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>. <a href="#a9e8d81b42a228a0a2e89454cf7a3d017">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></>}
  name={<><a href="#ab02131f91a9d9a10d8aa800bb662d681">getPreferredVectorAction</a> (MVT VT) const override</>}>
getPreferredVectorAction - The code we generate when vector types are legalized by promoting the integer element type is often much worse than code we generate if we widen the type for applicable vector types. <a href="#ab02131f91a9d9a10d8aa800bb662d681">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#af601ca614bf9dbae090272eddc645f50">getPrefLoopAlignment</a> (MachineLoop &#42;ML) const override</>}>
Return the preferred loop alignment. <a href="#af601ca614bf9dbae090272eddc645f50">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7e08a461c58c82e0564d2cd25c6d9990">getPreIndexedAddressParts</a> (SDNode &#42;N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</>}>
getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address. <a href="#a7e08a461c58c82e0564d2cd25c6d9990">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#add923d3128dce4cad95ce5ad642f6946">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#add923d3128dce4cad95ce5ad642f6946">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a6fae73b0e495a895c3ce49f127bf8ef7">getRegisterByName</a> (const char &#42;RegName, LLT VT, const MachineFunction &amp;MF) const override</>}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in. <a href="#a6fae73b0e495a895c3ce49f127bf8ef7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a010fe1720a71b30574703fec238e5cab">getScalarShiftAmountTy</a> (const DataLayout &amp;, EVT) const override</>}>
Return the type to use for a scalar shift opcode, given the shifted amount type. <a href="#a010fe1720a71b30574703fec238e5cab">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/sched/#ab8d854a5ce2331586bcc6830cca52f0f">Sched::Preference</a></>}
  name={<><a href="#afdf7d53d8e2b25e7b5c7981da1f11bcf">getSchedulingPreference</a> (SDNode &#42;N) const override</>}>
Some scheduler, e.g. <a href="#afdf7d53d8e2b25e7b5c7981da1f11bcf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#a7b947e723a15a56090d5a4d0f030f44f">getScratchRegisters</a> (CallingConv::ID CC) const override</>}>
Returns a 0 terminated array of registers that can be safely used as scratch registers. <a href="#a7b947e723a15a56090d5a4d0f030f44f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#ae56627ff3e9d2a5c7fdde625fd55fb97">getSDagStackGuard</a> (const Module &amp;M) const override</>}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr. <a href="#ae56627ff3e9d2a5c7fdde625fd55fb97">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#aea8d3912f4a0d003d32577f1098a8b44">getSetCCResultType</a> (const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</>}>
getSetCCResultType - Return the <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> <a href="#aea8d3912f4a0d003d32577f1098a8b44">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></>}
  name={<><a href="#a685bfe474ca920468f17fc82cf4664e6">getSingleConstraintMatchWeight</a> (AsmOperandInfo &amp;info, const char &#42;constraint) const override</>}>
Examine constraint string and operand type and determine a weight value. <a href="#a685bfe474ca920468f17fc82cf4664e6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac4e23bdb97cbb1eebd9ddd6606a1006f">getStackProbeSize</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a22040a96a01d1504b931efe54483505b">getTargetNodeName</a> (unsigned Opcode) const override</>}>
<a href="#a22040a96a01d1504b931efe54483505b">getTargetNodeName()</a> - This method returns the name of a target specific DAG node. <a href="#a22040a96a01d1504b931efe54483505b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3f04233ae02eabefa03b17d72ff73601">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</>}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). <a href="#a3f04233ae02eabefa03b17d72ff73601">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a551288909ccbfb41e573e1f31222a605">hasAndNotCompare</a> (SDValue) const override</>}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0. <a href="#a551288909ccbfb41e573e1f31222a605">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a20e0ba2c46bef474e31cf8c2f9322db0">hasInlineStackProbe</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a44135eb0a79dfbd49c8235956342fcf7">hasSPE</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6651f5dc988cb00064896052b5f7a42d">insertSSPDeclarations</a> (Module &amp;M) const override</>}>
Inserts necessary declarations for SSP (stack protection) purpose. <a href="#a6651f5dc988cb00064896052b5f7a42d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af2168b4e8c9abe5efab1acc532d50feb">isAccessedAsGotIndirect</a> (SDValue N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a21f8412bb8c563691c11c966432f0d0b">isCheapToSpeculateCtlz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic ctlz. <a href="#a21f8412bb8c563691c11c966432f0d0b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a44cdcb4d20bf8b1fdcaa0f856fd1b312">isCheapToSpeculateCttz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic cttz. <a href="#a44cdcb4d20bf8b1fdcaa0f856fd1b312">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3a0cf06e062ec0b758d186411b440d90">isCtlzFast</a> () const override</>}>
Return true if ctlz instruction is fast. <a href="#a3a0cf06e062ec0b758d186411b440d90">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa6ccf4330a7bedc48475a8ec562fe5ed">isDesirableToTransformToIntegerOp</a> (unsigned Opc, EVT VT) const override</>}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type. <a href="#aa6ccf4330a7bedc48475a8ec562fe5ed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaa3913c1ef2c5af7a66a953752888f67">isEqualityCmpFoldedWithSignedCmp</a> () const override</>}>
Return true if instruction generated for equality comparison is folded with instruction generated for signed comparison. <a href="#aaa3913c1ef2c5af7a66a953752888f67">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad357707a4ab97832b2f9ad24490b4376">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT VT) const override</>}>
isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#ad357707a4ab97832b2f9ad24490b4376">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa2ae7a06e074fcc6e88720bdaeeb1460">isFMAFasterThanFMulAndFAdd</a> (const Function &amp;F, Type &#42;Ty) const override</>}>
IR version. <a href="#aa2ae7a06e074fcc6e88720bdaeeb1460">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a19198578d08502db0acb9cd75ccbcae0">isFPExtFree</a> (EVT DestVT, EVT SrcVT) const override</>}>
Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision). <a href="#a19198578d08502db0acb9cd75ccbcae0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a90186243528cfcd7b02837f130da5de2">isFPImmLegal</a> (const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</>}>
Returns true if the target can instruction select the specified FP immediate natively. <a href="#a90186243528cfcd7b02837f130da5de2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf6c939e7121ecf6c9339ef40eb8bbde">isJumpTableRelative</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff5e1ccebed969088d63237834e19817">isLegalAddImmediate</a> (int64&#95;t Imm) const override</>}>
isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register. <a href="#aff5e1ccebed969088d63237834e19817">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7747bd26b2eea5f7c32012e5dcdbd61a">isLegalAddressingMode</a> (const DataLayout &amp;DL, const AddrMode &amp;AM, Type &#42;Ty, unsigned AS, Instruction &#42;I=nullptr) const override</>}>
isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. <a href="#a7747bd26b2eea5f7c32012e5dcdbd61a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeda0b757f19cd0c67deb589e0ce0cdb9">isLegalICmpImmediate</a> (int64&#95;t Imm) const override</>}>
isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. <a href="#aeda0b757f19cd0c67deb589e0ce0cdb9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a26daafd86d9f5f03a8963dcc9e9b5804">isOffsetFoldingLegal</a> (const GlobalAddressSDNode &#42;GA) const override</>}>
Return true if folding a constant offset with the given GlobalAddress is legal. <a href="#a26daafd86d9f5f03a8963dcc9e9b5804">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a857dba88c2223d0a509b5d390f7144f0">isProfitableToHoist</a> (Instruction &#42;I) const override</>}>
isProfitableToHoist - <a href="/docs/api/namespaces/llvm/check">Check</a> if it is profitable to hoist instruction <code>I</code> to its dominator block. <a href="#a857dba88c2223d0a509b5d390f7144f0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3e60bf8e76e27b02eaccac58a62993f4">isSelectSupported</a> (SelectSupportKind Kind) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a> (Type &#42;Ty1, Type &#42;Ty2) const override</>}>
isTruncateFree - Return true if it&#39;s free to truncate a value of type Ty1 to type Ty2. <a href="#a0c9601934baa227ce802de96110b47bc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af075f198cd750d859857bb7b87544931">isTruncateFree</a> (EVT VT1, EVT VT2) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2d0ce4ee513f57d110efb8247ea59afb">isZExtFree</a> (SDValue Val, EVT VT2) const override</>}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads). <a href="#a2d0ce4ee513f57d110efb8247ea59afb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a46ae06ee635d7e06d852c36093a4d20e">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector. <a href="#a46ae06ee635d7e06d852c36093a4d20e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae03fd553a0f5e640324a7cdddbffb6b8">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
LowerOperation - Provide custom lowering hooks for some operations. <a href="#ae03fd553a0f5e640324a7cdddbffb6b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab4ccdcee4c7a2e0892715d0a8094b86e">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const override</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#ab4ccdcee4c7a2e0892715d0a8094b86e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a79450c12a2b980587b2b71d175b15f11">preferIncOfAddToSubOfNot</a> (EVT VT) const override</>}>
These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add&#39;s is IR-canonical. <a href="#a79450c12a2b980587b2b71d175b15f11">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a49eedef79b249eb098470debb9601eb7">ReplaceNodeResults</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</>}>
ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code. <a href="#a49eedef79b249eb098470debb9601eb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aec3b0201c5cd00acf45cc4eb33708687">SelectAddressEVXRegReg</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</>}>
SelectAddressEVXRegReg - Given the specified addressed, check to see if it can be more efficiently represented as &#91;r+imm&#93;. <a href="#aec3b0201c5cd00acf45cc4eb33708687">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae882b4864ba6e86e417710e0b990b6d6">SelectAddressPCRel</a> (SDValue N, SDValue &amp;Base) const</>}>
SelectAddressPCRel - Represent the specified address as pc relative to be represented as &#91;pc+imm&#93;. <a href="#ae882b4864ba6e86e417710e0b990b6d6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a312de8232fec3e0e128f4a34b7ddc55d">SelectAddressRegImm</a> (SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, MaybeAlign EncodingAlignment) const</>}>
SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a signed 16-bit displacement &#91;r+imm&#93;, and if it is not better represented as reg+reg. <a href="#a312de8232fec3e0e128f4a34b7ddc55d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adaf95509430b29d867f49362e176027d">SelectAddressRegImm34</a> (SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG) const</>}>
Similar to the 16-bit case but for instructions that take a 34-bit displacement field (prefixed loads/stores). <a href="#adaf95509430b29d867f49362e176027d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a521dc9b8649af234d8bf514085b9a640">SelectAddressRegReg</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG, MaybeAlign EncodingAlignment=std::nullopt) const</>}>
SelectAddressRegReg - Given the specified addressed, check to see if it can be more efficiently represented as &#91;r+imm&#93;. <a href="#a521dc9b8649af234d8bf514085b9a640">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5dc501f0601464ff8459b49b60b29140">SelectAddressRegRegOnly</a> (SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const</>}>
SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed &#91;r+r&#93; operation. <a href="#a5dc501f0601464ff8459b49b60b29140">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/ppc/#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a></>}
  name={<><a href="#a19ee5344b14a547e1ede7370b62402ce">SelectForceXFormMode</a> (SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG) const</>}>
SelectForceXFormMode - Given the specified address, force it to be represented as an indexed &#91;r+r&#93; operation (an XForm instruction). <a href="#a19ee5344b14a547e1ede7370b62402ce">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/ppc/#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a></>}
  name={<><a href="#ae058898e63ec72af7e4ed9b50ac8fbec">SelectOptimalAddrMode</a> (const SDNode &#42;Parent, SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, MaybeAlign Align) const</>}>
SelectOptimalAddrMode - Based on a node N and it&#39;s Parent (a <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a>), compute the address flags of the node, get the optimal address mode based on the flags, and set the Base and Disp based on the address mode. <a href="#ae058898e63ec72af7e4ed9b50ac8fbec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa20f41b6ac6a667d8b4c16973fc7196e">shallExtractConstSplatVectorElementToStore</a> (Type &#42;VectorTy, unsigned ElemSizeInBits, unsigned &amp;Index) const override</>}>
Return true if the target shall perform extract vector element and store given that the vector is known to be splat of constant. <a href="#aa20f41b6ac6a667d8b4c16973fc7196e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7a61d6d5c09da51b4448488e38bd90b5">shouldConvertConstantLoadToIntImm</a> (const APInt &amp;Imm, Type &#42;Ty) const override</>}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself. <a href="#a7a61d6d5c09da51b4448488e38bd90b5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></>}
  name={<><a href="#acf15eefe45c9e2c4a90a40a7a9a779f3">shouldExpandAtomicCmpXchgInIR</a> (AtomicCmpXchgInst &#42;AI) const override</>}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass. <a href="#acf15eefe45c9e2c4a90a40a7a9a779f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></>}
  name={<><a href="#a5047a95accb91898b9135182491d547c">shouldExpandAtomicRMWInIR</a> (AtomicRMWInst &#42;AI) const override</>}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. <a href="#a5047a95accb91898b9135182491d547c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad6a695102bd6d1036b8c1e5f5dcdf815">shouldExpandBuildVectorWithShuffles</a> (EVT VT, unsigned DefinedValues) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff42b7a0251319665ac35b24de49a9f3">shouldInlineQuadwordAtomics</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a35b2d5bd709014ea612750859328b7f3">shouldInsertFencesForAtomic</a> (const Instruction &#42;I) const override</>}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic. <a href="#a35b2d5bd709014ea612750859328b7f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad343d343b05ea16280e147de626fa46d">shouldKeepZExtForFP16Conv</a> () const override</>}>
Does this target require the clearing of high-order bits in a register passed to the fp16 to fp conversion library function. <a href="#ad343d343b05ea16280e147de626fa46d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a468544509fb441c63f6f75f53470cf30">splitValueIntoRegisterParts</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue &#42;Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const override</>}>
Target-specific splitting of values into parts that fit a register storing a legal type. <a href="#a468544509fb441c63f6f75f53470cf30">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a263f69437421410a39c26e0be576f028">supportsTailCallFor</a> (const CallBase &#42;CB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad022667ae203c4c91fca45e3c9f568d9">useLoadStackGuardNode</a> (const Module &amp;M) const override</>}>
Override to support customized stack guard loading. <a href="#ad022667ae203c4c91fca45e3c9f568d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a61d752ab70921f29e5c50f5fb75b8c0c">useSoftFloat</a> () const override</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae89d61c3eda49c3dae51dc844aadf8fb">CanLowerReturn</a> (CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context, const Type &#42;RetTy) const override</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#ae89d61c3eda49c3dae51dc844aadf8fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3860fc984ea7a7eb779e6c13368dceeb">canReuseLoadAddress</a> (SDValue Op, EVT MemVT, ReuseLoadInfo &amp;RLI, SelectionDAG &amp;DAG, ISD::LoadExtType ET=ISD::NON&#95;EXTLOAD) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4484a2395677aedc94a5b65a720bb59e">combineADD</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a66527d30bb7389dd1319f0f13af9209d">combineElementTruncationToVectorTruncation</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
Reduces the number of fp-to-int conversion when building a vector. <a href="#a66527d30bb7389dd1319f0f13af9209d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8f0901d5699d505cc3a3fdb15d73648e">combineFMALike</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a11f8b76cc3e0d5ddd423397a12a80fef">combineFPToIntToFP</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a55edac70ea7b252b1a2961862df5b9ce">combineMUL</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a26513e60cc41c9d2bc638a1eb9b64dcf">combineRepeatedFPDivisors</a> () const override</>}>
Indicate whether this target prefers to combine FDIVs with the same divisor. <a href="#a26513e60cc41c9d2bc638a1eb9b64dcf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af680661800ce4554163f5de924d96692">combineSetCC</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af26205c2c3487955cbe10bb9da639840">combineSHL</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2d39a97103d96d16e49a27afc9da970a">combineSRA</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6d92d6311cfe8b9c9e006f6b75f94a40">combineSRL</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a49f9c5e379a2fdde72cc1b8d0072f82a">combineStoreFPToInt</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad18f9407bcd34f0d9e0b0d6dd34a222a">combineTRUNCATE</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8f21596fd46355f492f9260cc97324d5">combineVectorShuffle</a> (ShuffleVectorSDNode &#42;SVN, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a58e0104c80dc81500a6206c84cac679f">combineVReverseMemOP</a> (ShuffleVectorSDNode &#42;SVN, LSBaseSDNode &#42;LSBase, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9f8c71acf985e5bf1e2f519888f4f20a">computeMOFlags</a> (const SDNode &#42;Parent, SDValue N, SelectionDAG &amp;DAG) const</>}>
computeMOFlags - Given a node N and it&#39;s Parent (a <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a>), compute the address flags of the load/store instruction that is to be matched. <a href="#a9f8c71acf985e5bf1e2f519888f4f20a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7a8370967a56fb937bce19a06e41b62b">ConvertSETCCToSubtract</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
ConvertSETCCToSubtract - looks at SETCC that compares ints. <a href="#a7a8370967a56fb937bce19a06e41b62b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa0c63850ef1340ffded3e8c82513eabe">createMemcpyOutsideCallSeq</a> (SDValue Arg, SDValue PtrOff, SDValue CallSeqStart, ISD::ArgFlagsTy Flags, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aed869d56410d9b43eed9b16bc87b0fb4">DAGCombineBuildVector</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#acd0b756aa4efd040b574f090aaf219c4">DAGCombineExtBoolTrunc</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa00d8aff98a114fb5a053af40a1c1395">DAGCombineTruncBoolExt</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a753e82c6e5748cadc5aef989ff3e9179">directMoveIsProfitable</a> (const SDValue &amp;Op) const</>}>
Analyze profitability of direct move prefer float load to int load plus direct move when there is no integer use of int load. <a href="#a753e82c6e5748cadc5aef989ff3e9179">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a569f1e97bf1305065e38ed8cc2e7e0d1">EmitTailCallLoadFPAndRetAddr</a> (SelectionDAG &amp;DAG, int SPDiff, SDValue Chain, SDValue &amp;LROpOut, SDValue &amp;FPOpOut, const SDLoc &amp;dl) const</>}>
EmitTCFPAndRetAddrLoad - Emit load from frame pointer and return address stack slot. <a href="#a569f1e97bf1305065e38ed8cc2e7e0d1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae8175acc5d3a39b4738306fc7f9a6a25">extendArgForPPC64</a> (ISD::ArgFlagsTy Flags, EVT ObjectVT, SelectionDAG &amp;DAG, SDValue ArgVal, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aeb6bdcd0336f1d8f2c191803848cead4">FinishCall</a> (CallFlags CFlags, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVector&lt; std::pair&lt; unsigned, SDValue &gt;, 8 &gt; &amp;RegsToPass, SDValue InGlue, SDValue Chain, SDValue CallSeqStart, SDValue &amp;Callee, int SPDiff, unsigned NumBytes, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const CallBase &#42;CB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/ppc/#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a></>}
  name={<><a href="#a18c60d8f49b0dc18b82458fa122e08ac">getAddrModeForFlags</a> (unsigned Flags) const</>}>
getAddrModeForFlags - Based on the set of address flags, select the most optimal instruction format to match by. <a href="#a18c60d8f49b0dc18b82458fa122e08ac">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a30d465c41010dd45b998f2439b5c5579">getFramePointerFrameIndex</a> (SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af49324adfc981ac39b7de0b06ee7add0">getRecipEstimate</a> (SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps) const override</>}>
Return a reciprocal estimate value for the input operand. <a href="#af49324adfc981ac39b7de0b06ee7add0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8c8fe9d85e197c06d0551181e23899fd">getReturnAddrFrameIndex</a> (SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afbd0ca4c3f0a8a1a125b1eb14d917a6e">getSqrtEstimate</a> (SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps, bool &amp;UseOneConstNR, bool Reciprocal) const override</>}>
Hooks for building estimates in place of slower divisions and square roots. <a href="#afbd0ca4c3f0a8a1a125b1eb14d917a6e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a774530d839b593968b499c96406ed88c">getSqrtInputTest</a> (SDValue Operand, SelectionDAG &amp;DAG, const DenormalMode &amp;Mode) const override</>}>
Return a target-dependent comparison result if the input operand is suitable for use with a square root estimate calculation. <a href="#a774530d839b593968b499c96406ed88c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adf5dcffda94b7c1a3c26d66ec38583c4">getSqrtResultForDenormInput</a> (SDValue Operand, SelectionDAG &amp;DAG) const override</>}>
Return a target-dependent result if the input operand is not suitable for use with a square root estimate calculation. <a href="#adf5dcffda94b7c1a3c26d66ec38583c4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a31a67e2a6e6917feccba94dfc1698f8d">getTOCEntry</a> (SelectionDAG &amp;DAG, const SDLoc &amp;dl, SDValue GA) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5f64e1a96749ea3286aec43bacda3117">initializeAddrModeMap</a> ()</>}>
Initialize the map that relates the different addressing modes of the load and store instructions to a set of flags. <a href="#a5f64e1a96749ea3286aec43bacda3117">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af14ac8041e5521a60193cd0c9e9a9cc9">IsEligibleForTailCallOptimization</a> (const GlobalValue &#42;CalleeGV, CallingConv::ID CalleeCC, CallingConv::ID CallerCC, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const</>}>
IsEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization. <a href="#af14ac8041e5521a60193cd0c9e9a9cc9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeedff75481dc6ea67cf6f1ec34ff342d">IsEligibleForTailCallOptimization&#95;64SVR4</a> (const GlobalValue &#42;CalleeGV, CallingConv::ID CalleeCC, CallingConv::ID CallerCC, const CallBase &#42;CB, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const Function &#42;CallerFunc, bool isCalleeExternalSymbol) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa4fe7688b9dabb9b7bf17a03c7c28765">isEligibleForTCO</a> (const GlobalValue &#42;CalleeGV, CallingConv::ID CalleeCC, CallingConv::ID CallerCC, const CallBase &#42;CB, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const Function &#42;CallerFunc, bool isCalleeExternalSymbol) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a30eceac5c1328b731fd5c34c99f76a08">isLowringToMASSFiniteSafe</a> (SDValue Op) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8d2513e0b44ff4fdec30bf4f2b522fe1">isLowringToMASSSafe</a> (SDValue Op) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aec92a6313081c12af66880a21d6c5a0f">isMaskAndCmp0FoldingBeneficial</a> (const Instruction &amp;AndI) const override</>}>
Return if the target supports combining a chain like: <a href="#aec92a6313081c12af66880a21d6c5a0f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a75e817fa870a94affc7a96137caa4f83">isScalarMASSConversionEnabled</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0d110c1944430d51ea84db10039a8db7">LowerADJUST&#95;TRAMPOLINE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5b5524d63dae6e6e027826c9f649cf93">LowerATOMIC&#95;CMP&#95;SWAP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a63f977669008ea781e098f5d9165d15f">LowerATOMIC&#95;LOAD&#95;STORE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aac61461057c08b51c6cfaaec5a9b9e58">LowerBITCAST</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1ebdd8b520a58b37999779befa1ec38f">LowerBlockAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad348165aa5000ade156b95f4a800c92f">LowerBSWAP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1fdd7a6b893778f85733222568a4992e">LowerBUILD&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afdedec4cde0784077c92ef393adfbac2">LowerCall</a> (TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower calls into the specified DAG. <a href="#afdedec4cde0784077c92ef393adfbac2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0e75d9362ba1c7f9d5cd048b587d4da8">LowerCall&#95;32SVR4</a> (SDValue Chain, SDValue Callee, CallFlags CFlags, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const CallBase &#42;CB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a76130c3e027890ec153a61bf81464546">LowerCall&#95;64SVR4</a> (SDValue Chain, SDValue Callee, CallFlags CFlags, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const CallBase &#42;CB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5584ac92f647260591392f6e184733d7">LowerCall&#95;AIX</a> (SDValue Chain, SDValue Callee, CallFlags CFlags, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const CallBase &#42;CB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a890bd06b3a8f766f4ae0f9702753c09a">LowerCallResult</a> (SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a88bb955bc687311870dd2b0f464a64ba">LowerConstantPool</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a644000f1c44ef006422897513c65808a">lowerCos</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a037a0ed3bc606a66a4eb9b6cade8c13b">LowerDYNAMIC&#95;STACKALLOC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa418e55a51bb59f17e4a034ed03dde45">LowerEH&#95;DWARF&#95;CFA</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abb9cad51a503b553ae2e96458b3222c8">lowerEH&#95;SJLJ&#95;LONGJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae830ce15fa10f5c31dcd4c3092e69683">lowerEH&#95;SJLJ&#95;SETJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1a63f13d27659d6cd192644cca16ab0e">lowerExp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a53d663203ffeeaeca443ea37c8556aac">LowerFormalArguments</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#a53d663203ffeeaeca443ea37c8556aac">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa9337cd4048a4f818317e21e8ba5cf61">LowerFormalArguments&#95;32SVR4</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a13703af0860a44f76b0a216890d2d8ed">LowerFormalArguments&#95;64SVR4</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a915a0e13ef51c9859137ab9b1b3c88fe">LowerFormalArguments&#95;AIX</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad6fac18b3c7fd99170ad51b0f8f36f55">LowerFP&#95;EXTEND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a36d24002edb234bc8e1815df30623a1b">LowerFP&#95;ROUND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9f832eb5f10c0477b8e2c885b9c825ff">LowerFP&#95;TO&#95;INT</a> (SDValue Op, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abefbc414fca41dcd74283d8490e69a25">LowerFP&#95;TO&#95;INTDirectMove</a> (SDValue Op, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
Custom lowers floating point to integer conversions to use the direct move instructions available in ISA 2.07 to avoid the need for load/store combinations. <a href="#abefbc414fca41dcd74283d8490e69a25">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9e648440bd92514a5ac4384634c2adfd">LowerFP&#95;TO&#95;INTForReuse</a> (SDValue Op, ReuseLoadInfo &amp;RLI, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adc62b841a88b15eaf6427d6a8688a494">LowerFRAMEADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7b9149f2f68926b2a5dd6a6afea44419">LowerFunnelShift</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af544d38a73650dc0589656e39ff5e068">LowerGET&#95;DYNAMIC&#95;AREA&#95;OFFSET</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a037b03c0afc2af68af766204317122b8">LowerGET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aac7c0116c861da06b3fb710642d280b3">LowerGlobalAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aae048923ceef9a1ce3cbbf20025c69f8">LowerGlobalTLSAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4acaca593f12a3166b84688c98c6a4de">LowerGlobalTLSAddressAIX</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab55608d59fdd6d56deab4a09b1cd2b07">LowerGlobalTLSAddressLinux</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aab9dfb9ce0e97af376da9e65efad638e">LowerINIT&#95;TRAMPOLINE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a192174630975b9c97101323257e3f2b9">LowerINLINEASM</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9b651ead7a2e58b325e3ab5e5745ee18">LowerINSERT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5edeb98a4cb2737193389f8e746d8fa5">LowerINT&#95;TO&#95;FP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3cfaeaf09ec86ab3d287cc15ba77a93c">LowerINT&#95;TO&#95;FPDirectMove</a> (SDValue Op, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
Custom lowers integer to floating point conversions to use the direct move instructions available in ISA 2.07 to avoid the need for load/store combinations. <a href="#a3cfaeaf09ec86ab3d287cc15ba77a93c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa7dd383d2eb5c031b779aea878a3d143">LowerINT&#95;TO&#95;FPVector</a> (SDValue Op, SelectionDAG &amp;DAG, const SDLoc &amp;dl) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8a28469d8a96cb472e876bfc93725523">LowerINTRINSIC&#95;VOID</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4a1c8de626be5ad29673ccd189469abd">LowerINTRINSIC&#95;WO&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerINTRINSIC&#95;WO&#95;CHAIN - If this is an intrinsic that we want to custom lower, do it, otherwise return null. <a href="#a4a1c8de626be5ad29673ccd189469abd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afb4315b614e26656283753bbb1f05d8e">LowerIS&#95;FPCLASS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2e3e75bfbcd67108c7b3a3782d3338b3">LowerJumpTable</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a780987c4514625fbc5dd81221e7f1759">lowerLibCallBase</a> (const char &#42;LibCallDoubleName, const char &#42;LibCallFloatName, const char &#42;LibCallDoubleNameFinite, const char &#42;LibCallFloatNameFinite, SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a36df21ff3fcf300508a31598799c4428">lowerLibCallBasedOnType</a> (const char &#42;LibCallFloatName, const char &#42;LibCallDoubleName, SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7e1e1e1a04c5ee733f480aac631a07dc">LowerLOAD</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a15e99965e35ab4ce7c54c4c39b42c96e">lowerLog</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9374f7ab647eb66051ec2cdb75446e9e">lowerLog10</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aea01ec63e5e633eb69ab0f1ed7bd8763">LowerMUL</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2321e667b3b60da50d51b5a3938b861f">lowerPow</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2830601fd6e68cad81898be5ab97f196">LowerReturn</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;dl, SelectionDAG &amp;DAG) const override</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#a2830601fd6e68cad81898be5ab97f196">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a72e08926eca5d2933a60c74d1e243e24">LowerRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a539208ae316f3faff5dcfe1e351abfb5">LowerROTL</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerROTL - Custom lowering for <a href="/docs/api/files/lib/lib/support/siphash-cpp/#addd42b95ef425979d1d0dca095dec800">ROTL(v1i128)</a> to vector&#95;shuffle(v16i8). <a href="#a539208ae316f3faff5dcfe1e351abfb5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abe8e95da4d74f8d25e24fa4b40193f0b">LowerSCALAR&#95;TO&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1816c47b4ddc3f4c467200ab9531b115">LowerSELECT&#95;CC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerSELECT&#95;CC - Lower floating point select&#95;cc&#39;s into fsel instruction when possible. <a href="#a1816c47b4ddc3f4c467200ab9531b115">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a11b9f143019b4034fa350f1eb30fbb1d">LowerSET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1ef5cbd88afc22f441db0ce3aad6d597">LowerSETCC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5f1e0140983efb7b1656371533193c61">LowerSHL&#95;PARTS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab649c3363d8d0c6d9529b2002cb9f0b3">lowerSin</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abb9e29594a62f5e0e9c878932ef9fb3d">LowerSRA&#95;PARTS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3fac7e4aa7c6abd6c3e5691bcaa5715e">LowerSRL&#95;PARTS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa1980328b3aff55b9af0ca30a9343864">LowerSSUBO</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a84910fd0d9b7f0153a099711c9739c9e">LowerSTACKRESTORE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8a7be9fbf4f1de22c2017e0cadeb4f55">LowerSTORE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aea6f9257cb75708f7c6bb48d11c685d6">lowerToLibCall</a> (const char &#42;LibCallName, SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab33c862e2cf268da4301451444f1e57a">lowerToVINSERTB</a> (ShuffleVectorSDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
lowerToVINSERTB - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTB instruction introduced in ISA 3.0. <a href="#ab33c862e2cf268da4301451444f1e57a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a35094c6016f824fe6c3a054404584d6f">lowerToVINSERTH</a> (ShuffleVectorSDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
lowerToVINSERTH - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTH instruction introduced in ISA 3.0. <a href="#a35094c6016f824fe6c3a054404584d6f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a198c03e70cbea965e47222809c97f37a">lowerToXXSPLTI32DX</a> (ShuffleVectorSDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
lowerToXXSPLTI32DX - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the XXSPLTI32DX instruction introduced in ISA 3.1. <a href="#a198c03e70cbea965e47222809c97f37a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0a178df209b8c9568a179e308fa55321">LowerTRUNCATE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a95f6bdc591f283e0a285d693314e08ee">LowerTRUNCATEVector</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af1dc4e6d14a38bf29c5ee48571780521">LowerUaddo</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8b574774c5d768e63533fc1296eefb97">LowerVAARG</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a88438bd1ec337381ff86d3f32c701a47">LowerVACOPY</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0bf516b68c8bb624b6000579e33957d0">LowerVASTART</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac4b256bde82d233d1a18729d0be1edd5">LowerVECTOR&#95;SHUFFLE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
LowerVECTOR&#95;SHUFFLE - Return the code we lower for VECTOR&#95;SHUFFLE. <a href="#ac4b256bde82d233d1a18729d0be1edd5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8c03e1007e384aefa7ad1055fe69cc1d">LowerVectorLoad</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a04f4c9a7a840484c4272cab00d67a341">LowerVectorStore</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af74e485a4d4f42d7faa05ecaa3b0c3e8">LowerVPERM</a> (SDValue Op, SelectionDAG &amp;DAG, ArrayRef&lt; int &gt; PermMask, EVT VT, SDValue V1, SDValue V2) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f665f37afe6472a71d5112f492387f2">mayBeEmittedAsTailCall</a> (const CallInst &#42;CI) const override</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#a5f665f37afe6472a71d5112f492387f2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8036c6e2ca253282df2cf377c25b337c">spliceIntoChain</a> (SDValue ResChain, SDValue NewResChain, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::map&lt; <a href="/docs/api/namespaces/llvm/ppc/#a6965a3973aa13b20ebaee31424136dcd">PPC::AddrMode</a>, <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; unsigned, 16 &gt; &gt;</>}
  name={<><a href="#a3a013160d7e477c636f98070bd83b1e9">AddrModesMap</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ppcsubtarget">PPCSubtarget</a> &amp;</>}
  name={<><a href="#a5875f104559ccf841bd5ed72e85cd6af">Subtarget</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 753 of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.

<SectionDefinition>

## Public Constructors

### PPCTargetLowering() {#ac6cddb4c330de0e51a5977de243a3ded}

<MemberDefinition
  prototype={<>PPCTargetLowering::PPCTargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ppctargetmachine">PPCTargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ppcsubtarget">PPCSubtarget</a> &amp; STI)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00757">757</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l00172">172</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### allowsMisalignedMemoryAccesses() {#ad5d9213c39b2fc64eaed3639539e8f65}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment=<a href="/docs/api/structs/llvm/align">Align</a>(1), <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42; Fast=nullptr) const</>}
  labels = {["virtual"]}>
Is unaligned memory access allowed for the given type, and is it fast relative to software emulation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01084">1084</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17803">17803</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### BuildSDIVPow2() {#a5583b4d2c0c7813f44df3fe6d42d20e1}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::BuildSDIVPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00906">906</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l16928">16928</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### ccAssignFnForCall() {#a0788f6af8ef22d48e3406bfd67a8d384}

<MemberDefinition
  prototype={<>CCAssignFn &#42; PPCTargetLowering::ccAssignFnForCall (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, bool Return, bool IsVarArg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01194">1194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19114">19114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### CollectTargetIntrinsicOperands() {#ac05ba7b36777c445fb76f15011abf487}

<MemberDefinition
  prototype={<>void PPCTargetLowering::CollectTargetIntrinsicOperands (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp; I, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01011">1011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17366">17366</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#a5be8668f644eaefda25f6905908bd9f3}

<MemberDefinition
  prototype={<>void PPCTargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00912">912</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l16961">16961</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### convertSelectOfConstantsToMath() {#a8bce339379d3a541ec57b178e6deeca0}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::convertSelectOfConstantsToMath (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.

For example: select Cond, C1, C1-1 --&gt; add (zext Cond), C1-1

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01048">1048</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### convertSetCCLogicToBitwiseLogic() {#a91d45f6f637b1db940277d23e6d471db}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::convertSetCCLogicToBitwiseLogic (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient.

For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00831">831</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### createFastISel() {#afb9a1efd115f87d617c4bd692181df4c}

<MemberDefinition
  prototype={<>FastISel &#42; PPCTargetLowering::createFastISel (<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp; FuncInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42; LibInfo) const</>}
  labels = {["virtual"]}>
createFastISel - This method returns a target-specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01116">1116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17985">17985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### decomposeMulByConstant() {#a700728edd4a6a3ebe5797715cb535874}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::decomposeMulByConstant (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> C) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.

This may be true if the target does not directly support the multiplication operation for the specified type or the sequence of simpler ops is faster than the multiply.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01052">1052</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17841">17841</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### EmitAtomicBinary() {#a541b354a6386df6d03fcdc656d7d9db7}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; PPCTargetLowering::EmitAtomicBinary (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, unsigned AtomicSize, unsigned BinOpcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00951">951</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12349">12349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitEHSjLjLongJmp() {#a056f22c11083630d8bcc82299cb783af}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; PPCTargetLowering::emitEHSjLjLongJmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00967">967</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12881">12881</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitEHSjLjSetJmp() {#a212384cdd746eaffedb7edc7a16a1cef}

<MemberDefinition
  prototype={<>llvm::MachineBasicBlock &#42; PPCTargetLowering::emitEHSjLjSetJmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00964">964</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12739">12739</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#a10d6f09e62a827099ec8b54efb4c035d}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; PPCTargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00949">949</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l13212">13212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitLeadingFence() {#aff4c3b2eec63855bda40615dece5853f}

<MemberDefinition
  prototype={<>Instruction &#42; PPCTargetLowering::emitLeadingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Inserts in the IR a target-specific intrinsic specifying a fence.

It is called by <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad if shouldInsertFencesForAtomic returns true.

Inst is the original atomic instruction, prior to other expansions that may be performed.

This function should either return a nullptr, or a pointer to an IR-level Instruction&#42;. Even complex fence sequences can be represented by a single Instruction&#42; through an intrinsic to be lowered later.

The default implementation emits an IR fence before any release (or stronger) operation that stores, and after any acquire (or stronger) operation. This is generally a correct implementation, but backends may override if they wish to use alternative schemes (e.g. the PowerPC standard ABI uses a fence before a seq&#95;cst load instead of after a seq&#95;cst store).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00924">924</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12322">12322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitMaskedAtomicCmpXchgIntrinsic() {#a683761fbb11ed0969edf7eee08b08bf3}

<MemberDefinition
  prototype={<>Value &#42; PPCTargetLowering::emitMaskedAtomicCmpXchgIntrinsic (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; CI, <a href="/docs/api/classes/llvm/value">Value</a> &#42; AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; CmpVal, <a href="/docs/api/classes/llvm/value">Value</a> &#42; NewVal, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Mask, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a masked cmpxchg using a target-specific intrinsic.

This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00942">942</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19200">19200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitMaskedAtomicRMWIntrinsic() {#a0e0d3c023e19c20fbf01b40d36aced80}

<MemberDefinition
  prototype={<>Value &#42; PPCTargetLowering::emitMaskedAtomicRMWIntrinsic (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI, <a href="/docs/api/classes/llvm/value">Value</a> &#42; AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Incr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Mask, <a href="/docs/api/classes/llvm/value">Value</a> &#42; ShiftAmt, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a masked atomicrmw using a target-specific intrinsic.

This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00937">937</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19178">19178</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### EmitPartwordAtomicBinary() {#a2e99e64e510ba34954d7fe85b1e30119}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; PPCTargetLowering::EmitPartwordAtomicBinary (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, bool is8bit, unsigned Opcode, unsigned CmpOpcode=0, unsigned CmpPred=0) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00957">957</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12524">12524</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitProbedAlloca() {#a2cb46b1ded73af4c2924bd2d1d8db334}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; PPCTargetLowering::emitProbedAlloca (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00970">970</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l13012">13012</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### emitTrailingFence() {#a1c68a6f0cdbdeb8a431791ad286109a0}

<MemberDefinition
  prototype={<>Instruction &#42; PPCTargetLowering::emitTrailingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00926">926</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12332">12332</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### enableAggressiveFMAFusion() {#a6f3484a5a16158cba22281a95a187e38}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::enableAggressiveFMAFusion (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if target always benefits from combining into FMA for a given value type.

This must typically return false on targets where FMA takes more cycles to execute than FADD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00846">846</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01875">1875</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### expandVSXLoadForLE() {#a414d9dfa6f85f8ad371a510821713e61}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::expandVSXLoadForLE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00901">901</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15541">15541</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### expandVSXStoreForLE() {#abf2cd323dcdc4b2b0a4741c62b30d0ba}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::expandVSXStoreForLE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00902">902</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15607">15607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### functionArgumentNeedsConsecutiveRegisters() {#a3bf9bca8a4d7246c83bbfa566a51165e}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["inline", "virtual"]}>
Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01121">1121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### getByValTypeAlignment() {#a51b3288a078ec78d279a486db1946b31}

<MemberDefinition
  prototype={<>Align PPCTargetLowering::getByValTypeAlignment (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["virtual"]}>
getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the caller parameter area.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00990">990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01647">1647</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getConstraintType() {#a97e1f4e021dcba5a7795f823781e04df}

<MemberDefinition
  prototype={<>PPCTargetLowering::ConstraintType PPCTargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
getConstraintType - Given a constraint, return the type of constraint it is for this target.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00977">977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17068">17068</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionPointerRegister() {#ae00d7eb852ec09ae630c49f5b9454aff}

<MemberDefinition
  prototype={<>Register PPCTargetLowering::getExceptionPointerRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01137">1137</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17954">17954</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionSelectorRegister() {#ade9eaaa949a3aeb305931cbde5cae365}

<MemberDefinition
  prototype={<>Register PPCTargetLowering::getExceptionSelectorRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01142">1142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17959">17959</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getInlineAsmMemConstraint() {#a73a300242af50ce9daeda4a2e002df27}

<MemberDefinition
  prototype={<>InlineAsm::ConstraintCode llvm::PPCTargetLowering::getInlineAsmMemConstraint (<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00999">999</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### getJumpTableEncoding() {#a76ee5e788bf1969bd98f670b3471a12b}

<MemberDefinition
  prototype="unsigned PPCTargetLowering::getJumpTableEncoding () const"
  labels = {["virtual"]}>
Return the entry encoding for a jump table in the current function.

The returned value is a member of the <a href="/docs/api/classes/llvm/machinejumptableinfo/#aaa21facdbb167f7c33d21907b8e5b9d3">MachineJumpTableInfo::JTEntryKind</a> enum.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01152">1152</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03253">3253</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getNegatedExpression() {#a2fd734bb5606f5c8bd7bd6ef49683e1e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOps, bool OptForSize, <a href="/docs/api/classes/llvm/targetloweringbase/#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp; Cost, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00835">835</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18003">18003</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getOptimalMemOpType() {#aae7a66849fd8b672b9c9f6897d6326a1}

<MemberDefinition
  prototype={<>EVT PPCTargetLowering::getOptimalMemOpType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp; FuncAttributes) const</>}
  labels = {["virtual"]}>
It returns EVT::Other if the type should be determined using generic target-independent logic.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01079">1079</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17712">17712</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getPICJumpTableRelocBase() {#a64ca42c56843a34b11476e34d5941628}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getPICJumpTableRelocBase (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Table, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Returns relocation base for the given PIC jumptable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01154">1154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03268">3268</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getPICJumpTableRelocBaseExpr() {#a9e8d81b42a228a0a2e89454cf7a3d017}

<MemberDefinition
  prototype={<>const MCExpr &#42; PPCTargetLowering::getPICJumpTableRelocBaseExpr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, unsigned JTI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx) const</>}
  labels = {["virtual"]}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01156">1156</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03284">3284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getPreferredVectorAction() {#ab02131f91a9d9a10d8aa800bb662d681}

<MemberDefinition
  prototype={<>TargetLoweringBase::LegalizeTypeAction llvm::PPCTargetLowering::getPreferredVectorAction (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
getPreferredVectorAction - The code we generate when vector types are legalized by promoting the integer element type is often much worse than code we generate if we widen the type for applicable vector types.

The issue with promoting is that the vector is scalaraized, individual elements promoted and then the vector is rebuilt. So say we load a pair of v4i8&#39;s and shuffle them. This will turn into a mess of 8 extending loads, moves back into VSR&#39;s (or memory ops if we don&#39;t have moves) and then the VPERM for the shuffle. All in all a very slow sequence.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00777">777</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### getPrefLoopAlignment() {#af601ca614bf9dbae090272eddc645f50}

<MemberDefinition
  prototype={<>Align PPCTargetLowering::getPrefLoopAlignment (<a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &#42; ML) const</>}
  labels = {["virtual"]}>
Return the preferred loop alignment.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00918">918</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17016">17016</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getPreIndexedAddressParts() {#a7e08a461c58c82e0564d2cd25c6d9990}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::getPreIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp; AM, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00851">851</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03070">3070</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#add923d3128dce4cad95ce5ad642f6946}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; PPCTargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00985">985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17158">17158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterByName() {#a6fae73b0e495a895c3ce49f127bf8ef7}

<MemberDefinition
  prototype={<>Register PPCTargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in.

Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00909">909</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17497">17497</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getScalarShiftAmountTy() {#a010fe1720a71b30574703fec238e5cab}

<MemberDefinition
  prototype={<>MVT llvm::PPCTargetLowering::getScalarShiftAmountTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Return the type to use for a scalar shift opcode, given the shifted amount type.

Targets should return a legal type if the input type is legal. Targets can return a type that is too small if the input type is illegal.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00800">800</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### getSchedulingPreference() {#afdf7d53d8e2b25e7b5c7981da1f11bcf}

<MemberDefinition
  prototype={<>Sched::Preference PPCTargetLowering::getSchedulingPreference (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;) const</>}
  labels = {["virtual"]}>
Some scheduler, e.g.

hybrid, can switch to different scheduling heuristics for different nodes. This function returns the preference (or none) for the given node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00889">889</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17976">17976</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getScratchRegisters() {#a7b947e723a15a56090d5a4d0f030f44f}

<MemberDefinition
  prototype={<>const MCPhysReg &#42; PPCTargetLowering::getScratchRegisters (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC) const</>}
  labels = {["virtual"]}>
Returns a 0 terminated array of registers that can be safely used as scratch registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01104">1104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17942">17942</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSDagStackGuard() {#ae56627ff3e9d2a5c7fdde625fd55fb97}

<MemberDefinition
  prototype={<>Value &#42; PPCTargetLowering::getSDagStackGuard (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01147">1147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18087">18087</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSetCCResultType() {#aea8d3912f4a0d003d32577f1098a8b44}

<MemberDefinition
  prototype={<>EVT PPCTargetLowering::getSetCCResultType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
getSetCCResultType - Return the <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00840">840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01867">1867</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSingleConstraintMatchWeight() {#a685bfe474ca920468f17fc82cf4664e6}

<MemberDefinition
  prototype={<>TargetLowering::ConstraintWeight PPCTargetLowering::getSingleConstraintMatchWeight (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; constraint) const</>}
  labels = {["virtual"]}>
Examine constraint string and operand type and determine a weight value.

Examine constraint type and operand type and determine a weight value.

The operand object must already have been set up with the operand type.

This object must already have been set up with the operand type and the current alternative constraint selected.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00981">981</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17102">17102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getStackProbeSize() {#ac4e23bdb97cbb1eebd9ddd6606a1006f}

<MemberDefinition
  prototype={<>unsigned PPCTargetLowering::getStackProbeSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00975">975</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12990">12990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getTargetNodeName() {#a22040a96a01d1504b931efe54483505b}

<MemberDefinition
  prototype={<>const char &#42; PPCTargetLowering::getTargetNodeName (unsigned Opcode) const</>}
  labels = {["virtual"]}>
<a href="#a22040a96a01d1504b931efe54483505b">getTargetNodeName()</a> - This method returns the name of a target specific DAG node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00762">762</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01690">1690</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#a3f04233ae02eabefa03b17d72ff73601}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, unsigned) const</>}
  labels = {["virtual"]}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).

If this is the case, it returns true and store the intrinsic information into the <a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> that was passed to the function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01072">1072</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17555">17555</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### hasAndNotCompare() {#a551288909ccbfb41e573e1f31222a605}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::hasAndNotCompare (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0.

This may be profitable if the target has a bitwise and-not operation that sets comparison flags. A target may want to limit the transformation based on the type of Y or if Y is a constant.

Note that the transform will not occur if Y is known to be a power-of-2 because a mask and compare of a single bit can be handled by inverting the predicate, for example: (X &amp; 8) == 8 ---&gt; (X &amp; 8) != 0

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00825">825</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### hasInlineStackProbe() {#a20e0ba2c46bef474e31cf8c2f9322db0}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::hasInlineStackProbe (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00973">973</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12982">12982</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### hasSPE() {#a44135eb0a79dfbd49c8235956342fcf7}

<MemberDefinition
  prototype="bool PPCTargetLowering::hasSPE () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00798">798</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01661">1661</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### insertSSPDeclarations() {#a6651f5dc988cb00064896052b5f7a42d}

<MemberDefinition
  prototype={<>void PPCTargetLowering::insertSSPDeclarations (<a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Inserts necessary declarations for SSP (stack protection) purpose.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01146">1146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18077">18077</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isAccessedAsGotIndirect() {#af2168b4e8c9abe5efab1acc532d50feb}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isAccessedAsGotIndirect (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01068">1068</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17523">17523</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCtlz() {#a21f8412bb8c563691c11c966432f0d0b}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::isCheapToSpeculateCtlz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is cheap to speculate a call to intrinsic ctlz.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00808">808</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isCheapToSpeculateCttz() {#a44cdcb4d20bf8b1fdcaa0f856fd1b312}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::isCheapToSpeculateCttz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is cheap to speculate a call to intrinsic cttz.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00804">804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isCtlzFast() {#a3a0cf06e062ec0b758d186411b440d90}

<MemberDefinition
  prototype="bool llvm::PPCTargetLowering::isCtlzFast () const"
  labels = {["inline", "virtual"]}>
Return true if ctlz instruction is fast.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00817">817</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isDesirableToTransformToIntegerOp() {#aa6ccf4330a7bedc48475a8ec562fe5ed}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::isDesirableToTransformToIntegerOp (unsigned, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.

e.g. f32 load -&gt; i32 load can be profitable on <a href="/docs/api/namespaces/llvm/arm">ARM</a>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01055">1055</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isEqualityCmpFoldedWithSignedCmp() {#aaa3913c1ef2c5af7a66a953752888f67}

<MemberDefinition
  prototype="bool llvm::PPCTargetLowering::isEqualityCmpFoldedWithSignedCmp () const"
  labels = {["inline", "virtual"]}>
Return true if instruction generated for equality comparison is folded with instruction generated for signed comparison.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00821">821</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#ad357707a4ab97832b2f9ad24490b4376}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01093">1093</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17868">17868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#aa2ae7a06e074fcc6e88720bdaeeb1460}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &amp; F, <a href="/docs/api/classes/llvm/type">Type</a> &#42;) const</>}
  labels = {["virtual"]}>
IR version.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01096">1096</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17874">17874</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isFPExtFree() {#a19198578d08502db0acb9cd75ccbcae0}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isFPExtFree (<a href="/docs/api/structs/llvm/evt">EVT</a> DestVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT) const</>}
  labels = {["virtual"]}>
Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01041">1041</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17786">17786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isFPImmLegal() {#a90186243528cfcd7b02837f130da5de2}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isFPImmLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp;, <a href="/docs/api/structs/llvm/evt">EVT</a>, bool ForCodeSize) const</>}
  labels = {["virtual"]}>
Returns true if the target can instruction select the specified FP immediate natively.

If false, the legalizer will materialize the FP immediate as a load from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01149">1149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18093">18093</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isJumpTableRelative() {#adf6c939e7121ecf6c9339ef40eb8bbde}

<MemberDefinition
  prototype="bool PPCTargetLowering::isJumpTableRelative () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01153">1153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03260">3260</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddImmediate() {#aff5e1ccebed969088d63237834e19817}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isLegalAddImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01031">1031</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17799">17799</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddressingMode() {#a7747bd26b2eea5f7c32012e5dcdbd61a}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isLegalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, unsigned AS, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I=nullptr) const</>}
  labels = {["virtual"]}>
isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01017">1017</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17384">17384</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isLegalICmpImmediate() {#aeda0b757f19cd0c67deb589e0ce0cdb9}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isLegalICmpImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01025">1025</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17795">17795</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isOffsetFoldingLegal() {#a26daafd86d9f5f03a8963dcc9e9b5804}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isOffsetFoldingLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA) const</>}
  labels = {["virtual"]}>
Return true if folding a constant offset with the given GlobalAddress is legal.

It is frequently not legal in PIC relocation models.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01070">1070</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17550">17550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isProfitableToHoist() {#a857dba88c2223d0a509b5d390f7144f0}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isProfitableToHoist (<a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I) const</>}
  labels = {["virtual"]}>
isProfitableToHoist - <a href="/docs/api/namespaces/llvm/check">Check</a> if it is profitable to hoist instruction <code>I</code> to its dominator block.

For example, it is not profitable if <code>I</code> and it&#39;s only user can form a FMA instruction, because Powerpc prefers FMADD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01102">1102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17890">17890</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isSelectSupported() {#a3e60bf8e76e27b02eaccac58a62993f4}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::isSelectSupported (<a href="/docs/api/classes/llvm/targetloweringbase/#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00764">764</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### isTruncateFree() {#a0c9601934baa227ce802de96110b47bc}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isTruncateFree (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty1, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty2) const</>}
  labels = {["virtual"]}>
isTruncateFree - Return true if it&#39;s free to truncate a value of type Ty1 to type Ty2.

e.g. On <a href="/docs/api/namespaces/llvm/ppc">PPC</a> it&#39;s free to truncate a i64 value in register X1 to i32 by referencing its sub-register R1.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01036">1036</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17750">17750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#af075f198cd750d859857bb7b87544931}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isTruncateFree (<a href="/docs/api/structs/llvm/evt">EVT</a> VT1, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01037">1037</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17758">17758</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#a2d0ce4ee513f57d110efb8247ea59afb}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isZExtFree (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01039">1039</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17766">17766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#a46ae06ee635d7e06d852c36093a4d20e}

<MemberDefinition
  prototype={<>void PPCTargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00994">994</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17291">17291</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerOperation() {#ae03fd553a0f5e640324a7cdddbffb6b8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
LowerOperation - Provide custom lowering hooks for some operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00893">893</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12103">12103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### PerformDAGCombine() {#ab4ccdcee4c7a2e0892715d0a8094b86e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00904">904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l16134">16134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### preferIncOfAddToSubOfNot() {#a79450c12a2b980587b2b71d175b15f11}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::preferIncOfAddToSubOfNot (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add&#39;s is IR-canonical.

Some targets may prefer one to the other.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00829">829</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01665">1665</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### ReplaceNodeResults() {#a49eedef79b249eb098470debb9601eb7}

<MemberDefinition
  prototype={<>void PPCTargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00898">898</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12202">12202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressEVXRegReg() {#aec3b0201c5cd00acf45cc4eb33708687}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressEVXRegReg (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
SelectAddressEVXRegReg - Given the specified addressed, check to see if it can be more efficiently represented as &#91;r+imm&#93;.

SelectAddressEVXRegReg - Given the specified address, check to see if it can be represented as an indexed &#91;r+r&#93; operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00858">858</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02693">2693</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressPCRel() {#ae882b4864ba6e86e417710e0b990b6d6}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressPCRel (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base) const</>}>
SelectAddressPCRel - Represent the specified address as pc relative to be represented as &#91;pc+imm&#93;.

Returns true if this address is a PC Relative address.

PC Relative addresses are marked with the flag <a href="/docs/api/namespaces/llvm/ppcii/#ae73836094d8b0399ba10a6e540a363ffa777b254f8a19bf466553840f89ecaf31">PPCII::MO&#95;PCREL&#95;FLAG</a> or if the node opcode is <a href="/docs/api/namespaces/llvm/ppcisd/#ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3">PPCISD::MAT&#95;PCREL&#95;ADDR</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00887">887</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03011">3011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressRegImm() {#a312de8232fec3e0e128f4a34b7ddc55d}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressRegImm (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Disp, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/maybealign">MaybeAlign</a> EncodingAlignment) const</>}>
SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a signed 16-bit displacement &#91;r+imm&#93;, and if it is not better represented as reg+reg.

Returns true if the address N can be represented by a base register plus a signed 16-bit displacement &#91;r+imm&#93;, and if it is not better represented as reg+reg.

If <code>EncodingAlignment</code> is non-zero, only accept displacements suitable for instruction encoding requirement, i.e. multiples of 4 for DS form.

If <code>EncodingAlignment</code> is non-zero, only accept displacements that are multiples of that value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00874">874</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02819">2819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressRegImm34() {#adaf95509430b29d867f49362e176027d}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressRegImm34 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Disp, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Similar to the 16-bit case but for instructions that take a 34-bit displacement field (prefixed loads/stores).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00877">877</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02924">2924</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressRegReg() {#a521dc9b8649af234d8bf514085b9a640}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressRegReg (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/maybealign">MaybeAlign</a> EncodingAlignment=std::nullopt) const</>}>
SelectAddressRegReg - Given the specified addressed, check to see if it can be more efficiently represented as &#91;r+imm&#93;.

SelectAddressRegReg - Given the specified addressed, check to see if it can be represented as an indexed &#91;r+r&#93; operation.

If <code>EncodingAlignment</code> is non-zero, only accept displacement which is not suitable for &#91;r+imm&#93;. Returns false if it can be represented by &#91;r+imm&#93;, which are preferred.

Returns false if it can be more efficiently represented as &#91;r+imm&#93;. If <code>EncodingAlignment</code> is non-zero and N can be represented by a base register plus a signed 16-bit displacement, make a more precise judgement by checking (displacement % <code>EncodingAlignment</code>).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00865">865</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02728">2728</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectAddressRegRegOnly() {#a5dc501f0601464ff8459b49b60b29140}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::SelectAddressRegRegOnly (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed &#91;r+r&#93; operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00882">882</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l02973">2973</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectForceXFormMode() {#a19ee5344b14a547e1ede7370b62402ce}

<MemberDefinition
  prototype={<>PPC::AddrMode PPCTargetLowering::SelectForceXFormMode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Disp, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
SelectForceXFormMode - Given the specified address, force it to be represented as an indexed &#91;r+r&#93; operation (an XForm instruction).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01169">1169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18801">18801</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### SelectOptimalAddrMode() {#ae058898e63ec72af7e4ed9b50ac8fbec}

<MemberDefinition
  prototype={<>PPC::AddrMode PPCTargetLowering::SelectOptimalAddrMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Parent, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Disp, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/maybealign">MaybeAlign</a> Align) const</>}>
SelectOptimalAddrMode - Based on a node N and it&#39;s Parent (a <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a>), compute the address flags of the node, get the optimal address mode based on the flags, and set the Base and Disp based on the address mode.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01163">1163</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18979">18979</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shallExtractConstSplatVectorElementToStore() {#aa20f41b6ac6a667d8b4c16973fc7196e}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::shallExtractConstSplatVectorElementToStore (<a href="/docs/api/classes/llvm/type">Type</a> &#42; VectorTy, unsigned ElemSizeInBits, unsigned &amp; Index) const</>}
  labels = {["virtual"]}>
Return true if the target shall perform extract vector element and store given that the vector is known to be splat of constant.

<code>Index</code>&#91;out&#93; gives the index of the vector element to be extracted when this is true.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00813">813</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01669">1669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertConstantLoadToIntImm() {#a7a61d6d5c09da51b4448488e38bd90b5}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::shouldConvertConstantLoadToIntImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Imm, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01045">1045</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17742">17742</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicCmpXchgInIR() {#acf15eefe45c9e2c4a90a40a7a9a779f3}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind PPCTargetLowering::shouldExpandAtomicCmpXchgInIR (<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00935">935</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19149">19149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicRMWInIR() {#a5047a95accb91898b9135182491d547c}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind PPCTargetLowering::shouldExpandAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMW) const</>}
  labels = {["virtual"]}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.

Default is to never expand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00932">932</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19130">19130</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandBuildVectorWithShuffles() {#ad6a695102bd6d1036b8c1e5f5dcdf815}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::shouldExpandBuildVectorWithShuffles (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned DefinedValues) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01108">1108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17965">17965</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldInlineQuadwordAtomics() {#aff42b7a0251319665ac35b24de49a9f3}

<MemberDefinition
  prototype="bool PPCTargetLowering::shouldInlineQuadwordAtomics () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00929">929</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l19125">19125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### shouldInsertFencesForAtomic() {#a35b2d5bd709014ea612750859328b7f3}

<MemberDefinition
  prototype={<>bool llvm::PPCTargetLowering::shouldInsertFencesForAtomic (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I) const</>}
  labels = {["inline", "virtual"]}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic.

This should be true for most architectures with weak memory ordering. Defaults to false.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00920">920</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### shouldKeepZExtForFP16Conv() {#ad343d343b05ea16280e147de626fa46d}

<MemberDefinition
  prototype="bool llvm::PPCTargetLowering::shouldKeepZExtForFP16Conv () const"
  labels = {["inline", "virtual"]}>
Does this target require the clearing of high-order bits in a register passed to the fp16 to fp conversion library function.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01112">1112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### splitValueIntoRegisterParts() {#a468544509fb441c63f6f75f53470cf30}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::splitValueIntoRegisterParts (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["virtual"]}>
Target-specific splitting of values into parts that fit a register storing a legal type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01172">1172</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18835">18835</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### supportsTailCallFor() {#a263f69437421410a39c26e0be576f028}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::supportsTailCallFor (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01196">1196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05876">5876</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### useLoadStackGuardNode() {#ad022667ae203c4c91fca45e3c9f568d9}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::useLoadStackGuardNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Override to support customized stack guard loading.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01145">1145</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18069">18069</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### useSoftFloat() {#a61d752ab70921f29e5c50f5fb75b8c0c}

<MemberDefinition
  prototype="bool PPCTargetLowering::useSoftFloat () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00796">796</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01657">1657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### CanLowerReturn() {#ae89d61c3eda49c3dae51dc844aadf8fb}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01373">1373</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07874">7874</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### canReuseLoadAddress() {#a3860fc984ea7a7eb779e6c13368dceeb}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::canReuseLoadAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, ReuseLoadInfo &amp; RLI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/namespaces/llvm/isd/#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ET=<a href="/docs/api/namespaces/llvm/isd/#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON&#95;EXTLOAD</a>) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01226">1226</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08603">8603</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineADD() {#a4484a2395677aedc94a5b65a720bb59e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineADD (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01440">1440</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18333">18333</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineElementTruncationToVectorTruncation() {#a66527d30bb7389dd1319f0f13af9209d}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineElementTruncationToVectorTruncation (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
Reduces the number of fp-to-int conversion when building a vector.

If this vector is built out of floating to integer conversions, transform it to a vector built out of floating point values followed by a single floating to integer conversion of the vector. Namely (build&#95;vector (fptosi $A), (fptosi $B), ...) becomes (fptosi (build&#95;vector ($A, $B, ...)))

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01466">1466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14984">14984</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineFMALike() {#a8f0901d5699d505cc3a3fdb15d73648e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineFMALike (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01441">1441</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18483">18483</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineFPToIntToFP() {#a11f8b76cc3e0d5ddd423397a12a80fef}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineFPToIntToFP (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01435">1435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15432">15432</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineMUL() {#a55edac70ea7b252b1a2961862df5b9ce}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineMUL (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01439">1439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18395">18395</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineRepeatedFPDivisors() {#a26513e60cc41c9d2bc638a1eb9b64dcf}

<MemberDefinition
  prototype="unsigned PPCTargetLowering::combineRepeatedFPDivisors () const"
  labels = {["virtual"]}>
Indicate whether this target prefers to combine FDIVs with the same divisor.

If the transform should never be done, return zero. If the transform should be done, return the minimum number of divisor uses that must exist.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01463">1463</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14094">14094</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineSetCC() {#af680661800ce4554163f5de924d96692}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineSetCC (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01443">1443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14937">14937</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineSHL() {#af26205c2c3487955cbe10bb9da639840}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineSHL (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01436">1436</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18158">18158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineSRA() {#a2d39a97103d96d16e49a27afc9da970a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineSRA (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01437">1437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18188">18188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineSRL() {#a6d92d6311cfe8b9c9e006f6b75f94a40}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineSRL (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01438">1438</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18195">18195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineStoreFPToInt() {#a49f9c5e379a2fdde72cc1b8d0072f82a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineStoreFPToInt (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01434">1434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15670">15670</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineTRUNCATE() {#ad18f9407bcd34f0d9e0b0d6dd34a222a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineTRUNCATE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01442">1442</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18352">18352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineVectorShuffle() {#a8f21596fd46355f492f9260cc97324d5}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineVectorShuffle (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; SVN, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01444">1444</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15879">15879</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### combineVReverseMemOP() {#a58e0104c80dc81500a6206c84cac679f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::combineVReverseMemOP (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; SVN, <a href="/docs/api/classes/llvm/lsbasesdnode">LSBaseSDNode</a> &#42; LSBase, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01446">1446</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l16050">16050</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### computeMOFlags() {#a9f8c71acf985e5bf1e2f519888f4f20a}

<MemberDefinition
  prototype={<>unsigned PPCTargetLowering::computeMOFlags (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Parent, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
computeMOFlags - Given a node N and it&#39;s Parent (a <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a>), compute the address flags of the load/store instruction that is to be matched.

The address flags are stored in a map, which is then searched through to determine the optimal load/store instruction format.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01498">1498</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18683">18683</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### ConvertSETCCToSubtract() {#a7a8370967a56fb937bce19a06e41b62b}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::ConvertSETCCToSubtract (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>
ConvertSETCCToSubtract - looks at SETCC that compares ints.

It replaces SETCC with integer subtraction when (1) there is a legal way of doing it (2) keeping the result of comparison in GPR has performance benefit.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01452">1452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14346">14346</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### createMemcpyOutsideCallSeq() {#aa0c63850ef1340ffded3e8c82513eabe}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::createMemcpyOutsideCallSeq (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Arg, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PtrOff, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CallSeqStart, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> Flags, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01400">1400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l06232">6232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### DAGCombineBuildVector() {#aed869d56410d9b43eed9b16bc87b0fb4}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::DAGCombineBuildVector (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01432">1432</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l15341">15341</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### DAGCombineExtBoolTrunc() {#acd0b756aa4efd040b574f090aaf219c4}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::DAGCombineExtBoolTrunc (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01431">1431</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14661">14661</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### DAGCombineTruncBoolExt() {#aa00d8aff98a114fb5a053af40a1c1395}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::DAGCombineTruncBoolExt (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01433">1433</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14386">14386</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### directMoveIsProfitable() {#a753e82c6e5748cadc5aef989ff3e9179}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::directMoveIsProfitable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Op) const</>}>
Analyze profitability of direct move prefer float load to int load plus direct move when there is no integer use of int load.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01237">1237</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08681">8681</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### EmitTailCallLoadFPAndRetAddr() {#a569f1e97bf1305065e38ed8cc2e7e0d1}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::EmitTailCallLoadFPAndRetAddr (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int SPDiff, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; LROpOut, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; FPOpOut, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
EmitTCFPAndRetAddrLoad - Emit load from frame pointer and return address stack slot.

Returns the chain as result and the loaded frame pointers in LROpOut/FPOpout. Used when tail calling.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01269">1269</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05278">5278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### extendArgForPPC64() {#ae8175acc5d3a39b4738306fc7f9a6a25}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::extendArgForPPC64 (<a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> Flags, <a href="/docs/api/structs/llvm/evt">EVT</a> ObjectVT, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ArgVal, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01383">1383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l04502">4502</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### FinishCall() {#aeb6bdcd0336f1d8f2c191803848cead4}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::FinishCall (<a href="/docs/api/structs/llvm/ppctargetlowering/callflags">CallFlags</a> CFlags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; std::pair&lt; unsigned, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;, 8 &gt; &amp; RegsToPass, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CallSeqStart, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Callee, int SPDiff, unsigned NumBytes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01356">1356</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05806">5806</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getAddrModeForFlags() {#a18c60d8f49b0dc18b82458fa122e08ac}

<MemberDefinition
  prototype="PPC::AddrMode PPCTargetLowering::getAddrModeForFlags (unsigned Flags) const">
getAddrModeForFlags - Based on the set of address flags, select the most optimal instruction format to match by.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01492">1492</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18567">18567</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getFramePointerFrameIndex() {#a30d465c41010dd45b998f2439b5c5579}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getFramePointerFrameIndex (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01246">1246</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08020">8020</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getRecipEstimate() {#af49324adfc981ac39b7de0b06ee7add0}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getRecipEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps) const</>}
  labels = {["virtual"]}>
Return a reciprocal estimate value for the input operand.

<code>Enabled</code> is a <a href="/docs/api/classes/llvm/targetloweringbase/#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> enum with value either &#39;Unspecified&#39; or &#39;Enabled&#39; as set by a potential default override attribute. If <code>RefinementSteps</code> is &#39;Unspecified&#39;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. A target may choose to implement its own refinement within this function. If that&#39;s true, then return &#39;0&#39; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> return means no estimate sequence can be created.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01457">1457</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14079">14079</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getReturnAddrFrameIndex() {#a8c8fe9d85e197c06d0551181e23899fd}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getReturnAddrFrameIndex (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01247">1247</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07997">7997</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSqrtEstimate() {#afbd0ca4c3f0a8a1a125b1eb14d917a6e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getSqrtEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps, bool &amp; UseOneConstNR, bool Reciprocal) const</>}
  labels = {["virtual"]}>
Hooks for building estimates in place of slower divisions and square roots.

Return either a square root or its reciprocal estimate value for the input operand. <code>Enabled</code> is a <a href="/docs/api/classes/llvm/targetloweringbase/#a0cbb26a6b04c9a328e0e0966881da33f">ReciprocalEstimate</a> enum with value either &#39;Unspecified&#39; or &#39;Enabled&#39; as set by a potential default override attribute. If <code>RefinementSteps</code> is &#39;Unspecified&#39;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. The boolean UseOneConstNR output is used to select a Newton-Raphson algorithm implementation that uses either one or two constants. The boolean Reciprocal is used to select whether the estimate is for the square root of the input operand or the reciprocal of its square root. A target may choose to implement its own refinement within this function. If that&#39;s true, then return &#39;0&#39; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> return means no estimate sequence can be created.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01454">1454</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14059">14059</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSqrtInputTest() {#a774530d839b593968b499c96406ed88c}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getSqrtInputTest (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a> &amp; Mode) const</>}
  labels = {["virtual"]}>
Return a target-dependent comparison result if the input operand is suitable for use with a square root estimate calculation.

For example, the comparison may check if the operand is NAN, INF, zero, normal, etc. The result should be used as the condition operand for a select or branch.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01459">1459</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14018">14018</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getSqrtResultForDenormInput() {#adf5dcffda94b7c1a3c26d66ec38583c4}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getSqrtResultForDenormInput (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Operand, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Return a target-dependent result if the input operand is not suitable for use with a square root estimate calculation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01461">1461</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l14048">14048</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### getTOCEntry() {#a31a67e2a6e6917feccba94dfc1698f8d}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::getTOCEntry (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> GA) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01274">1274</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03198">3198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### initializeAddrModeMap() {#a5f64e1a96749ea3286aec43bacda3117}

<MemberDefinition
  prototype="void PPCTargetLowering::initializeAddrModeMap ()">
Initialize the map that relates the different addressing modes of the load and store instructions to a set of flags.

This ensures the load/store instruction is correctly matched during instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01224">1224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l01568">1568</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### IsEligibleForTailCallOptimization() {#af14ac8041e5521a60193cd0c9e9a9cc9}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::IsEligibleForTailCallOptimization (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; CalleeGV, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CalleeCC, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallerCC, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins) const</>}>
IsEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization.

Targets which want to do tail call optimization should implement this function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01249">1249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05159">5159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### IsEligibleForTailCallOptimization&#95;64SVR4() {#aeedff75481dc6ea67cf6f1ec34ff342d}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::IsEligibleForTailCallOptimization&#95;64SVR4 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; CalleeGV, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CalleeCC, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallerCC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &#42; CallerFunc, bool isCalleeExternalSymbol) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01254">1254</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05072">5072</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isEligibleForTCO() {#aa4fe7688b9dabb9b7bf17a03c7c28765}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isEligibleForTCO (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; CalleeGV, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CalleeCC, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallerCC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &#42; CallerFunc, bool isCalleeExternalSymbol) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01261">1261</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05897">5897</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isLowringToMASSFiniteSafe() {#a30eceac5c1328b731fd5c34c99f76a08}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isLowringToMASSFiniteSafe (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01326">1326</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18904">18904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isLowringToMASSSafe() {#a8d2513e0b44ff4fdec30bf4f2b522fe1}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isLowringToMASSSafe (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01327">1327</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18910">18910</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isMaskAndCmp0FoldingBeneficial() {#aec92a6313081c12af66880a21d6c5a0f}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::isMaskAndCmp0FoldingBeneficial (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; AndI) const</>}
  labels = {["virtual"]}>
Return if the target supports combining a chain like:

<ProgramListing>

<CodeLine><span class="doxyHighlight">%andResult = and %val1, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></span></CodeLine>
<CodeLine><span class="doxyHighlight">%icmpResult = icmp %andResult, 0</span></CodeLine>

</ProgramListing>
 into a single machine instruction of a form like: 
<ProgramListing>

<CodeLine><span class="doxyHighlight">cc = <a href="/docs/api/files/lib/lib/codegen/moduloschedule-cpp/#a106e32122c569cdb42ddf61ecbb0aad1">test</a> %</span><span class="doxyHighlightKeyword">register</span><span class="doxyHighlight">, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></span></CodeLine>

</ProgramListing>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01488">1488</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18549">18549</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### isScalarMASSConversionEnabled() {#a75e817fa870a94affc7a96137caa4f83}

<MemberDefinition
  prototype="bool PPCTargetLowering::isScalarMASSConversionEnabled () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01328">1328</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18914">18914</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerADJUST&#95;TRAMPOLINE() {#a0d110c1944430d51ea84db10039a8db7}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerADJUST&#95;TRAMPOLINE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01289">1289</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03935">3935</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerATOMIC&#95;CMP&#95;SWAP() {#a5b5524d63dae6e6e027826c9f649cf93}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerATOMIC&#95;CMP&#95;SWAP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01319">1319</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11410">11410</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerATOMIC&#95;LOAD&#95;STORE() {#a63f977669008ea781e098f5d9165d15f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerATOMIC&#95;LOAD&#95;STORE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01340">1340</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11444">11444</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerBITCAST() {#aac61461057c08b51c6cfaaec5a9b9e58}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerBITCAST (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01429">1429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09504">9504</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerBlockAddress() {#a1ebdd8b520a58b37999779befa1ec38f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerBlockAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01279">1279</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03336">3336</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerBSWAP() {#ad348165aa5000ade156b95f4a800c92f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerBSWAP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01318">1318</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11390">11390</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerBUILD&#95;VECTOR() {#a1fdd7a6b893778f85733222568a4992e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerBUILD&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01311">1311</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09620">9620</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall() {#afdedec4cde0784077c92ef393adfbac2}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower calls into the specified DAG.

The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01370">1370</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05916">5916</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall&#95;32SVR4() {#a0e75d9362ba1c7f9d5cd048b587d4da8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerCall&#95;32SVR4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Callee, <a href="/docs/api/structs/llvm/ppctargetlowering/callflags">CallFlags</a> CFlags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01412">1412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05993">5993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall&#95;64SVR4() {#a76130c3e027890ec153a61bf81464546}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerCall&#95;64SVR4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Callee, <a href="/docs/api/structs/llvm/ppctargetlowering/callflags">CallFlags</a> CFlags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01405">1405</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l06247">6247</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall&#95;AIX() {#a5584ac92f647260591392f6e184733d7}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerCall&#95;AIX (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Callee, <a href="/docs/api/structs/llvm/ppctargetlowering/callflags">CallFlags</a> CFlags, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callbase">CallBase</a> &#42; CB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01419">1419</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07552">7552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerCallResult() {#a890bd06b3a8f766f4ae0f9702753c09a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerCallResult (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01350">1350</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l05368">5368</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerConstantPool() {#a88bb955bc687311870dd2b0f464a64ba}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerConstantPool (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01278">1278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03212">3212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerCos() {#a644000f1c44ef006422897513c65808a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerCos (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01336">1336</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18945">18945</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerDYNAMIC&#95;STACKALLOC() {#a037a0ed3bc606a66a4eb9b6cade8c13b}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerDYNAMIC&#95;STACKALLOC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01296">1296</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08042">8042</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerEH&#95;DWARF&#95;CFA() {#aa418e55a51bb59f17e4a034ed03dde45}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerEH&#95;DWARF&#95;CFA (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01297">1297</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08064">8064</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;SJLJ&#95;LONGJMP() {#abb9cad51a503b553ae2e96458b3222c8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerEH&#95;SJLJ&#95;LONGJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01428">1428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08083">8083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;SJLJ&#95;SETJMP() {#ae830ce15fa10f5c31dcd4c3092e69683}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerEH&#95;SJLJ&#95;SETJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01427">1427</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08075">8075</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerExp() {#a1a63f13d27659d6cd192644cca16ab0e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerExp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01339">1339</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18960">18960</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments() {#a53d663203ffeeaeca443ea37c8556aac}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01365">1365</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l04236">4236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments&#95;32SVR4() {#aa9337cd4048a4f818317e21e8ba5cf61}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFormalArguments&#95;32SVR4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01395">1395</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l04251">4251</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments&#95;64SVR4() {#a13703af0860a44f76b0a216890d2d8ed}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFormalArguments&#95;64SVR4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01391">1391</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l04516">4516</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments&#95;AIX() {#a915a0e13ef51c9859137ab9b1b3c88fe}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFormalArguments&#95;AIX (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01387">1387</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07210">7210</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;EXTEND() {#ad6fac18b3c7fd99170ad51b0f8f36f55}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFP&#95;EXTEND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01343">1343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11962">11962</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;ROUND() {#a36d24002edb234bc8e1815df30623a1b}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFP&#95;ROUND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01344">1344</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11952">11952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INT() {#a9f832eb5f10c0477b8e2c885b9c825ff}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFP&#95;TO&#95;INT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01302">1302</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08495">8495</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INTDirectMove() {#abefbc414fca41dcd74283d8490e69a25}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFP&#95;TO&#95;INTDirectMove (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
Custom lowers floating point to integer conversions to use the direct move instructions available in ISA 2.07 to avoid the need for load/store combinations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01234">1234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08484">8484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INTForReuse() {#a9e648440bd92514a5ac4384634c2adfd}

<MemberDefinition
  prototype={<>void PPCTargetLowering::LowerFP&#95;TO&#95;INTForReuse (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, ReuseLoadInfo &amp; RLI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01232">1232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08437">8437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFRAMEADDR() {#adc62b841a88b15eaf6427d6a8688a494}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFRAMEADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01277">1277</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17466">17466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerFunnelShift() {#a7b9149f2f68926b2a5dd6a6afea44419}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerFunnelShift (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01310">1310</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09351">9351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGET&#95;DYNAMIC&#95;AREA&#95;OFFSET() {#af544d38a73650dc0589656e39ff5e068}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGET&#95;DYNAMIC&#95;AREA&#95;OFFSET (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01295">1295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07953">7953</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGET&#95;ROUNDING() {#a037b03c0afc2af68af766204317122b8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01305">1305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09192">9192</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddress() {#aac7c0116c861da06b3fb710642d280b3}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGlobalAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01283">1283</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03700">3700</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddress() {#aae048923ceef9a1ce3cbbf20025c69f8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGlobalTLSAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01280">1280</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03374">3374</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddressAIX() {#a4acaca593f12a3166b84688c98c6a4de}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGlobalTLSAddressAIX (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01281">1281</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03428">3428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddressLinux() {#ab55608d59fdd6d56deab4a09b1cd2b07}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerGlobalTLSAddressLinux (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01282">1282</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03572">3572</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINIT&#95;TRAMPOLINE() {#aab9dfb9ce0e97af376da9e65efad638e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINIT&#95;TRAMPOLINE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01288">1288</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03994">3994</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINLINEASM() {#a192174630975b9c97101323257e3f2b9}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINLINEASM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01290">1290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03943">3943</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINSERT&#95;VECTOR&#95;ELT() {#a9b651ead7a2e58b325e3ab5e5745ee18}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINSERT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01315">1315</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11718">11718</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINT&#95;TO&#95;FP() {#a5edeb98a4cb2737193389f8e746d8fa5}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINT&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01304">1304</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08836">8836</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINT&#95;TO&#95;FPDirectMove() {#a3cfaeaf09ec86ab3d287cc15ba77a93c}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINT&#95;TO&#95;FPDirectMove (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
Custom lowers integer to floating point conversions to use the direct move instructions available in ISA 2.07 to avoid the need for load/store combinations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01238">1238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08739">8739</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINT&#95;TO&#95;FPVector() {#aa7dd383d2eb5c031b779aea878a3d143}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINT&#95;TO&#95;FPVector (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01241">1241</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08776">8776</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;VOID() {#a8a28469d8a96cb472e876bfc93725523}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINTRINSIC&#95;VOID (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01317">1317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11359">11359</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;WO&#95;CHAIN() {#a4a1c8de626be5ad29673ccd189469abd}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerINTRINSIC&#95;WO&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerINTRINSIC&#95;WO&#95;CHAIN - If this is an intrinsic that we want to custom lower, do it, otherwise return null.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01316">1316</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11025">11025</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerIS&#95;FPCLASS() {#afb4315b614e26656283753bbb1f05d8e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerIS&#95;FPCLASS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01320">1320</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11634">11634</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerJumpTable() {#a2e3e75bfbcd67108c7b3a3782d3338b3}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerJumpTable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01284">1284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03299">3299</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerLibCallBase() {#a780987c4514625fbc5dd81221e7f1759}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerLibCallBase (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallDoubleName, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallFloatName, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallDoubleNameFinite, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallFloatNameFinite, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01329">1329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18918">18918</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerLibCallBasedOnType() {#a36df21ff3fcf300508a31598799c4428}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerLibCallBasedOnType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallFloatName, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallDoubleName, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01323">1323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18892">18892</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerLOAD() {#a7e1e1e1a04c5ee733f480aac631a07dc}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerLOAD (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01298">1298</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08090">8090</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerLog() {#a15e99965e35ab4ce7c54c4c39b42c96e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerLog (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01337">1337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18950">18950</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerLog10() {#a9374f7ab647eb66051ec2cdb75446e9e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerLog10 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01338">1338</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18955">18955</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerMUL() {#aea01ec63e5e633eb69ab0f1ed7bd8763}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerMUL (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01342">1342</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11888">11888</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerPow() {#a2321e667b3b60da50d51b5a3938b861f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerPow (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01334">1334</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18935">18935</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerReturn() {#a2830601fd6e68cad81898be5ab97f196}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01378">1378</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07888">7888</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerRETURNADDR() {#a72e08926eca5d2933a60c74d1e243e24}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01276">1276</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l17427">17427</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerROTL() {#a539208ae316f3faff5dcfe1e351abfb5}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerROTL (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerROTL - Custom lowering for <a href="/docs/api/files/lib/lib/support/siphash-cpp/#addd42b95ef425979d1d0dca095dec800">ROTL(v1i128)</a> to vector&#95;shuffle(v16i8).

We lower <a href="/docs/api/files/lib/lib/support/siphash-cpp/#addd42b95ef425979d1d0dca095dec800">ROTL(v1i128)</a> to vector&#95;shuffle(v16i8) only if shift amount is a multiple of 8. Otherwise convert it to a scalar rotation(i128) i.e (or (shl x, C1), (srl x, 128-C1)).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01345">1345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l10281">10281</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSCALAR&#95;TO&#95;VECTOR() {#abe8e95da4d74f8d25e24fa4b40193f0b}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSCALAR&#95;TO&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01341">1341</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11650">11650</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSELECT&#95;CC() {#a1816c47b4ddc3f4c467200ab9531b115}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSELECT&#95;CC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerSELECT&#95;CC - Lower floating point select&#95;cc&#39;s into fsel instruction when possible.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01301">1301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08229">8229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSET&#95;ROUNDING() {#a11b9f143019b4034fa350f1eb30fbb1d}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01306">1306</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09095">9095</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSETCC() {#a1ef5cbd88afc22f441db0ce3aad6d597}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSETCC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01286">1286</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03749">3749</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSHL&#95;PARTS() {#a5f1e0140983efb7b1656371533193c61}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSHL&#95;PARTS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01307">1307</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09264">9264</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerSin() {#ab649c3363d8d0c6d9529b2002cb9f0b3}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerSin (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01335">1335</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18940">18940</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSRA&#95;PARTS() {#abb9e29594a62f5e0e9c878932ef9fb3d}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSRA&#95;PARTS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01309">1309</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09322">9322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSRL&#95;PARTS() {#a3fac7e4aa7c6abd6c3e5691bcaa5715e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSRL&#95;PARTS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01308">1308</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09293">9293</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSSUBO() {#aa1980328b3aff55b9af0ca30a9343864}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSSUBO (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01287">1287</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12077">12077</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSTACKRESTORE() {#a84910fd0d9b7f0153a099711c9739c9e}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSTACKRESTORE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01294">1294</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l07969">7969</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerSTORE() {#a8a7be9fbf4f1de22c2017e0cadeb4f55}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerSTORE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01299">1299</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08115">8115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerToLibCall() {#aea6f9257cb75708f7c6bb48d11c685d6}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerToLibCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; LibCallName, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01321">1321</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18853">18853</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerToVINSERTB() {#ab33c862e2cf268da4301451444f1e57a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerToVINSERTB (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
lowerToVINSERTB - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTB instruction introduced in ISA 3.0.

lowerToVINSERTB - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTB instruction introduced in ISA 3.0, else just return default <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>.

This is essentially v16i8 vector version of VINSERTH.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01478">1478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l09993">9993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerToVINSERTH() {#a35094c6016f824fe6c3a054404584d6f}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerToVINSERTH (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
lowerToVINSERTH - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTH instruction introduced in ISA 3.0.

lowerToVINSERTH - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the VINSERTH instruction introduced in ISA 3.0, else just return default <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>.

This is essentially any shuffle of v8i16 vectors that just inserts one element from one vector into the other.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01473">1473</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l10094">10094</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### lowerToXXSPLTI32DX() {#a198c03e70cbea965e47222809c97f37a}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::lowerToXXSPLTI32DX (<a href="/docs/api/classes/llvm/shufflevectorsdnode">ShuffleVectorSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
lowerToXXSPLTI32DX - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the XXSPLTI32DX instruction introduced in ISA 3.1.

lowerToXXSPLTI32DX - Return the <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> if this VECTOR&#95;SHUFFLE can be handled by the XXSPLTI32DX instruction introduced in ISA 3.1, otherwise return the default <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01482">1482</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l10206">10206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerTRUNCATE() {#a0a178df209b8c9568a179e308fa55321}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerTRUNCATE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01300">1300</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08138">8138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerTRUNCATEVector() {#a95f6bdc591f283e0a285d693314e08ee}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerTRUNCATEVector (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01244">1244</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08146">8146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerUaddo() {#af1dc4e6d14a38bf29c5ee48571780521}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerUaddo (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01285">1285</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l12038">12038</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVAARG() {#a8b574774c5d768e63533fc1296eefb97}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVAARG (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01292">1292</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03825">3825</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVACOPY() {#a88438bd1ec337381ff86d3f32c701a47}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVACOPY (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01293">1293</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l03924">3924</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVASTART() {#a0bf516b68c8bb624b6000579e33957d0}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVASTART (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01291">1291</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l04033">4033</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVECTOR&#95;SHUFFLE() {#ac4b256bde82d233d1a18729d0be1edd5}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVECTOR&#95;SHUFFLE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
LowerVECTOR&#95;SHUFFLE - Return the code we lower for VECTOR&#95;SHUFFLE.

If this is a shuffle we can handle in a single instruction, return it. Otherwise, return the code it can be lowered into. Worst case, it can always be lowered into a vperm.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01312">1312</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l10311">10311</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVectorLoad() {#a8c03e1007e384aefa7ad1055fe69cc1d}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVectorLoad (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01347">1347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11783">11783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVectorStore() {#a04f4c9a7a840484c4272cab00d67a341}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVectorStore (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01348">1348</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l11828">11828</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### LowerVPERM() {#af74e485a4d4f42d7faa05ecaa3b0c3e8}

<MemberDefinition
  prototype={<>SDValue PPCTargetLowering::LowerVPERM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; PermMask, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V2) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01313">1313</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l10606">10606</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#a5f665f37afe6472a71d5112f492387f2}

<MemberDefinition
  prototype={<>bool PPCTargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01487">1487</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l18518">18518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

### spliceIntoChain() {#a8036c6e2ca253282df2cf377c25b337c}

<MemberDefinition
  prototype={<>void PPCTargetLowering::spliceIntoChain (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ResChain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> NewResChain, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01229">1229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp/#l08661">8661</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### AddrModesMap {#a3a013160d7e477c636f98070bd83b1e9}

<MemberDefinition
  prototype={<>std::map&lt;PPC::AddrMode, SmallVector&lt;unsigned, 16&gt; &gt; llvm::PPCTargetLowering::AddrModesMap</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l01223">1223</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

### Subtarget {#a5875f104559ccf841bd5ed72e85cd6af}

<MemberDefinition
  prototype={<>const PPCSubtarget&amp; llvm::PPCTargetLowering::Subtarget</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00754">754</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-cpp">PPCISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a></li>
</ul>

</DoxygenPage>
