;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	CMP @-127, 100
	SUB #72, @200
	SUB @-127, 100
	SPL 0, 402
	SUB -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	CMP @-127, 100
	CMP #1, <-1
	SUB @-127, 100
	SPL 0, <402
	CMP -207, <-120
	SLT 121, 10
	DJN -1, @-20
	SUB @-127, 100
	ADD 0, 9
	ADD 0, 9
	SUB -207, <-120
	SPL 0, 402
	SPL 0, 402
	ADD @-1, <-20
	SUB -207, <-126
	SUB #1, <-1
	ADD 30, 9
	CMP 121, 100
	CMP 121, 100
	CMP @121, 163
	MOV 121, 10
	MOV 121, 10
	CMP -207, <-120
	SPL <-127, 100
	SPL <-127, 100
	SUB -207, <-126
	SUB @121, 163
	ADD 130, 9
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 163
	SUB @121, 163
	SUB @121, 163
	SUB @-127, 100
	SLT 30, 9
	SUB #1, <-1
	SLT 30, 9
	SUB #1, <-1
	DJN -1, @-20
	DJN -1, @-20
