$date
	Wed Sep 13 04:24:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module andgate_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module add1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#40
0#
0!
1"
#60
1!
1#
#80
