// Design a JK Flip-Flop with Enable using Verilog.

// The flip-flop should have inputs: J, K, Clock, Enable, and Reset.

// The output Q should follow standard JK functionality when Enable = 1.

// Reset should asynchronously clear Q to 0.

// WRITE YOUR CODE HERE
