
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= LIMMEXT.Out=>B_EX.In                                    Premise(F5)
	S8= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F6)
	S9= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F7)
	S10= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S11= FU.Halt_IF=>CU_IF.Halt                                 Premise(F9)
	S12= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F11)
	S14= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F13)
	S16= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F14)
	S17= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F15)
	S18= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S19= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F17)
	S20= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F18)
	S21= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F19)
	S22= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F20)
	S23= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F21)
	S24= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F22)
	S25= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F23)
	S26= IR_WB.Out20_16=>GPR.WReg                               Premise(F24)
	S27= IMMU.Addr=>IAddrReg.In                                 Premise(F25)
	S28= PC.Out=>ICache.IEA                                     Premise(F26)
	S29= ICache.IEA=addr                                        Path(S5,S28)
	S30= ICache.Hit=ICacheHit(addr)                             ICache-Search(S29)
	S31= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S29,S3)
	S32= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S30,S12)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S30,S18)
	S34= ICache.Out=>ICacheReg.In                               Premise(F27)
	S35= ICacheReg.In={12,rS,rD,UIMM}                           Path(S31,S34)
	S36= PC.Out=>IMMU.IEA                                       Premise(F28)
	S37= IMMU.IEA=addr                                          Path(S5,S36)
	S38= CP0.ASID=>IMMU.PID                                     Premise(F29)
	S39= IMMU.PID=pid                                           Path(S4,S38)
	S40= IMMU.Addr={pid,addr}                                   IMMU-Search(S39,S37)
	S41= IAddrReg.In={pid,addr}                                 Path(S40,S27)
	S42= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S39,S37)
	S43= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S42,S13)
	S44= ICache.Out=>IR_ID.In                                   Premise(F30)
	S45= IR_ID.In={12,rS,rD,UIMM}                               Path(S31,S44)
	S46= ICache.Out=>IR_IMMU.In                                 Premise(F31)
	S47= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S31,S46)
	S48= IR_DMMU2.Out=>IR_WB.In                                 Premise(F32)
	S49= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F33)
	S50= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F34)
	S51= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F35)
	S52= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F36)
	S53= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F37)
	S54= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F38)
	S55= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F39)
	S56= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F40)
	S57= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F41)
	S58= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F42)
	S59= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F43)
	S60= IR_EX.Out31_26=>CU_EX.Op                               Premise(F44)
	S61= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F45)
	S62= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F46)
	S63= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F47)
	S64= IR_ID.Out31_26=>CU_ID.Op                               Premise(F48)
	S65= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F49)
	S66= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F50)
	S67= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F51)
	S68= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F52)
	S69= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F53)
	S70= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F54)
	S71= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F55)
	S72= IR_WB.Out31_26=>CU_WB.Op                               Premise(F56)
	S73= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F57)
	S74= CtrlA_EX=0                                             Premise(F58)
	S75= CtrlB_EX=0                                             Premise(F59)
	S76= CtrlALUOut_MEM=0                                       Premise(F60)
	S77= CtrlALUOut_DMMU1=0                                     Premise(F61)
	S78= CtrlALUOut_DMMU2=0                                     Premise(F62)
	S79= CtrlALUOut_WB=0                                        Premise(F63)
	S80= CtrlA_MEM=0                                            Premise(F64)
	S81= CtrlA_WB=0                                             Premise(F65)
	S82= CtrlB_MEM=0                                            Premise(F66)
	S83= CtrlB_WB=0                                             Premise(F67)
	S84= CtrlICache=0                                           Premise(F68)
	S85= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S84)
	S86= CtrlIMMU=0                                             Premise(F69)
	S87= CtrlIR_DMMU1=0                                         Premise(F70)
	S88= CtrlIR_DMMU2=0                                         Premise(F71)
	S89= CtrlIR_EX=0                                            Premise(F72)
	S90= CtrlIR_ID=1                                            Premise(F73)
	S91= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S45,S90)
	S92= CtrlIR_IMMU=0                                          Premise(F74)
	S93= CtrlIR_MEM=0                                           Premise(F75)
	S94= CtrlIR_WB=0                                            Premise(F76)
	S95= CtrlGPR=0                                              Premise(F77)
	S96= CtrlIAddrReg=0                                         Premise(F78)
	S97= CtrlPC=0                                               Premise(F79)
	S98= CtrlPCInc=1                                            Premise(F80)
	S99= PC[Out]=addr+4                                         PC-Inc(S1,S97,S98)
	S100= PC[CIA]=addr                                          PC-Inc(S1,S97,S98)
	S101= CtrlIMem=0                                            Premise(F81)
	S102= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S101)
	S103= CtrlICacheReg=0                                       Premise(F82)
	S104= CtrlASIDIn=0                                          Premise(F83)
	S105= CtrlCP0=0                                             Premise(F84)
	S106= CP0[ASID]=pid                                         CP0-Hold(S0,S105)
	S107= CtrlEPCIn=0                                           Premise(F85)
	S108= CtrlExCodeIn=0                                        Premise(F86)
	S109= CtrlIRMux=0                                           Premise(F87)
	S110= GPR[rS]=a                                             Premise(F88)

ID	S111= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S91)
	S112= IR_ID.Out31_26=12                                     IR-Out(S91)
	S113= IR_ID.Out25_21=rS                                     IR-Out(S91)
	S114= IR_ID.Out20_16=rD                                     IR-Out(S91)
	S115= IR_ID.Out15_0=UIMM                                    IR-Out(S91)
	S116= PC.Out=addr+4                                         PC-Out(S99)
	S117= PC.CIA=addr                                           PC-Out(S100)
	S118= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S119= CP0.ASID=pid                                          CP0-Read-ASID(S106)
	S120= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F173)
	S121= LIMMEXT.Out=>B_EX.In                                  Premise(F174)
	S122= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F175)
	S123= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F176)
	S124= FU.Bub_IF=>CU_IF.Bub                                  Premise(F177)
	S125= FU.Halt_IF=>CU_IF.Halt                                Premise(F178)
	S126= ICache.Hit=>CU_IF.ICacheHit                           Premise(F179)
	S127= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F180)
	S128= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F181)
	S129= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F182)
	S130= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F183)
	S131= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S132= ICache.Hit=>FU.ICacheHit                              Premise(F185)
	S133= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F186)
	S134= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F187)
	S135= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F188)
	S136= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F189)
	S137= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F190)
	S138= FU.InID2_RReg=5'b00000                                Premise(F191)
	S139= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F192)
	S140= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F193)
	S141= IR_WB.Out20_16=>GPR.WReg                              Premise(F194)
	S142= IMMU.Addr=>IAddrReg.In                                Premise(F195)
	S143= PC.Out=>ICache.IEA                                    Premise(F196)
	S144= ICache.IEA=addr+4                                     Path(S116,S143)
	S145= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S144)
	S146= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S145,S126)
	S147= FU.ICacheHit=ICacheHit(addr+4)                        Path(S145,S132)
	S148= ICache.Out=>ICacheReg.In                              Premise(F197)
	S149= PC.Out=>IMMU.IEA                                      Premise(F198)
	S150= IMMU.IEA=addr+4                                       Path(S116,S149)
	S151= CP0.ASID=>IMMU.PID                                    Premise(F199)
	S152= IMMU.PID=pid                                          Path(S119,S151)
	S153= IMMU.Addr={pid,addr+4}                                IMMU-Search(S152,S150)
	S154= IAddrReg.In={pid,addr+4}                              Path(S153,S142)
	S155= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S152,S150)
	S156= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S155,S127)
	S157= ICache.Out=>IR_ID.In                                  Premise(F200)
	S158= ICache.Out=>IR_IMMU.In                                Premise(F201)
	S159= IR_DMMU2.Out=>IR_WB.In                                Premise(F202)
	S160= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F203)
	S161= LIMMEXT.In=UIMM                                       Path(S115,S160)
	S162= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S161)
	S163= B_EX.In={16{0},UIMM}                                  Path(S162,S121)
	S164= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F204)
	S165= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F205)
	S166= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F206)
	S167= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F207)
	S168= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F208)
	S169= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F209)
	S170= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F210)
	S171= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F211)
	S172= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F212)
	S173= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F213)
	S174= IR_EX.Out31_26=>CU_EX.Op                              Premise(F214)
	S175= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F215)
	S176= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F216)
	S177= CU_ID.IRFunc1=rD                                      Path(S114,S176)
	S178= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F217)
	S179= CU_ID.IRFunc2=rS                                      Path(S113,S178)
	S180= IR_ID.Out31_26=>CU_ID.Op                              Premise(F218)
	S181= CU_ID.Op=12                                           Path(S112,S180)
	S182= CU_ID.Func=alu_add                                    CU_ID(S181)
	S183= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F219)
	S184= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F220)
	S185= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F221)
	S186= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F222)
	S187= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F223)
	S188= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F224)
	S189= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F225)
	S190= IR_WB.Out31_26=>CU_WB.Op                              Premise(F226)
	S191= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F227)
	S192= CtrlA_EX=1                                            Premise(F228)
	S193= CtrlB_EX=1                                            Premise(F229)
	S194= [B_EX]={16{0},UIMM}                                   B_EX-Write(S163,S193)
	S195= CtrlALUOut_MEM=0                                      Premise(F230)
	S196= CtrlALUOut_DMMU1=0                                    Premise(F231)
	S197= CtrlALUOut_DMMU2=0                                    Premise(F232)
	S198= CtrlALUOut_WB=0                                       Premise(F233)
	S199= CtrlA_MEM=0                                           Premise(F234)
	S200= CtrlA_WB=0                                            Premise(F235)
	S201= CtrlB_MEM=0                                           Premise(F236)
	S202= CtrlB_WB=0                                            Premise(F237)
	S203= CtrlICache=0                                          Premise(F238)
	S204= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S85,S203)
	S205= CtrlIMMU=0                                            Premise(F239)
	S206= CtrlIR_DMMU1=0                                        Premise(F240)
	S207= CtrlIR_DMMU2=0                                        Premise(F241)
	S208= CtrlIR_EX=1                                           Premise(F242)
	S209= CtrlIR_ID=0                                           Premise(F243)
	S210= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S91,S209)
	S211= CtrlIR_IMMU=0                                         Premise(F244)
	S212= CtrlIR_MEM=0                                          Premise(F245)
	S213= CtrlIR_WB=0                                           Premise(F246)
	S214= CtrlGPR=0                                             Premise(F247)
	S215= GPR[rS]=a                                             GPR-Hold(S110,S214)
	S216= CtrlIAddrReg=0                                        Premise(F248)
	S217= CtrlPC=0                                              Premise(F249)
	S218= CtrlPCInc=0                                           Premise(F250)
	S219= PC[CIA]=addr                                          PC-Hold(S100,S218)
	S220= PC[Out]=addr+4                                        PC-Hold(S99,S217,S218)
	S221= CtrlIMem=0                                            Premise(F251)
	S222= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S102,S221)
	S223= CtrlICacheReg=0                                       Premise(F252)
	S224= CtrlASIDIn=0                                          Premise(F253)
	S225= CtrlCP0=0                                             Premise(F254)
	S226= CP0[ASID]=pid                                         CP0-Hold(S106,S225)
	S227= CtrlEPCIn=0                                           Premise(F255)
	S228= CtrlExCodeIn=0                                        Premise(F256)
	S229= CtrlIRMux=0                                           Premise(F257)

EX	S230= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S194)
	S231= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S194)
	S232= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S194)
	S233= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S210)
	S234= IR_ID.Out31_26=12                                     IR-Out(S210)
	S235= IR_ID.Out25_21=rS                                     IR-Out(S210)
	S236= IR_ID.Out20_16=rD                                     IR-Out(S210)
	S237= IR_ID.Out15_0=UIMM                                    IR-Out(S210)
	S238= PC.CIA=addr                                           PC-Out(S219)
	S239= PC.CIA31_28=addr[31:28]                               PC-Out(S219)
	S240= PC.Out=addr+4                                         PC-Out(S220)
	S241= CP0.ASID=pid                                          CP0-Read-ASID(S226)
	S242= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F258)
	S243= LIMMEXT.Out=>B_EX.In                                  Premise(F259)
	S244= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F260)
	S245= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F261)
	S246= FU.Bub_IF=>CU_IF.Bub                                  Premise(F262)
	S247= FU.Halt_IF=>CU_IF.Halt                                Premise(F263)
	S248= ICache.Hit=>CU_IF.ICacheHit                           Premise(F264)
	S249= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F265)
	S250= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F266)
	S251= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F267)
	S252= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F268)
	S253= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F269)
	S254= ICache.Hit=>FU.ICacheHit                              Premise(F270)
	S255= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F271)
	S256= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F272)
	S257= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F273)
	S258= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F274)
	S259= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F275)
	S260= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F276)
	S261= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F277)
	S262= IR_WB.Out20_16=>GPR.WReg                              Premise(F278)
	S263= IMMU.Addr=>IAddrReg.In                                Premise(F279)
	S264= PC.Out=>ICache.IEA                                    Premise(F280)
	S265= ICache.IEA=addr+4                                     Path(S240,S264)
	S266= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S265)
	S267= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S266,S248)
	S268= FU.ICacheHit=ICacheHit(addr+4)                        Path(S266,S254)
	S269= ICache.Out=>ICacheReg.In                              Premise(F281)
	S270= PC.Out=>IMMU.IEA                                      Premise(F282)
	S271= IMMU.IEA=addr+4                                       Path(S240,S270)
	S272= CP0.ASID=>IMMU.PID                                    Premise(F283)
	S273= IMMU.PID=pid                                          Path(S241,S272)
	S274= IMMU.Addr={pid,addr+4}                                IMMU-Search(S273,S271)
	S275= IAddrReg.In={pid,addr+4}                              Path(S274,S263)
	S276= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S273,S271)
	S277= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S276,S249)
	S278= ICache.Out=>IR_ID.In                                  Premise(F284)
	S279= ICache.Out=>IR_IMMU.In                                Premise(F285)
	S280= IR_DMMU2.Out=>IR_WB.In                                Premise(F286)
	S281= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F287)
	S282= LIMMEXT.In=UIMM                                       Path(S237,S281)
	S283= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S282)
	S284= B_EX.In={16{0},UIMM}                                  Path(S283,S243)
	S285= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F288)
	S286= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F289)
	S287= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F290)
	S288= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F291)
	S289= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F292)
	S290= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F293)
	S291= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F294)
	S292= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F295)
	S293= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F296)
	S294= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F297)
	S295= IR_EX.Out31_26=>CU_EX.Op                              Premise(F298)
	S296= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F299)
	S297= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F300)
	S298= CU_ID.IRFunc1=rD                                      Path(S236,S297)
	S299= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F301)
	S300= CU_ID.IRFunc2=rS                                      Path(S235,S299)
	S301= IR_ID.Out31_26=>CU_ID.Op                              Premise(F302)
	S302= CU_ID.Op=12                                           Path(S234,S301)
	S303= CU_ID.Func=alu_add                                    CU_ID(S302)
	S304= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F303)
	S305= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F304)
	S306= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F305)
	S307= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F306)
	S308= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F307)
	S309= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F308)
	S310= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F309)
	S311= IR_WB.Out31_26=>CU_WB.Op                              Premise(F310)
	S312= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F311)
	S313= CtrlA_EX=0                                            Premise(F312)
	S314= CtrlB_EX=0                                            Premise(F313)
	S315= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S194,S314)
	S316= CtrlALUOut_MEM=1                                      Premise(F314)
	S317= CtrlALUOut_DMMU1=0                                    Premise(F315)
	S318= CtrlALUOut_DMMU2=0                                    Premise(F316)
	S319= CtrlALUOut_WB=0                                       Premise(F317)
	S320= CtrlA_MEM=0                                           Premise(F318)
	S321= CtrlA_WB=0                                            Premise(F319)
	S322= CtrlB_MEM=0                                           Premise(F320)
	S323= CtrlB_WB=0                                            Premise(F321)
	S324= CtrlICache=0                                          Premise(F322)
	S325= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S204,S324)
	S326= CtrlIMMU=0                                            Premise(F323)
	S327= CtrlIR_DMMU1=0                                        Premise(F324)
	S328= CtrlIR_DMMU2=0                                        Premise(F325)
	S329= CtrlIR_EX=0                                           Premise(F326)
	S330= CtrlIR_ID=0                                           Premise(F327)
	S331= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S210,S330)
	S332= CtrlIR_IMMU=0                                         Premise(F328)
	S333= CtrlIR_MEM=1                                          Premise(F329)
	S334= CtrlIR_WB=0                                           Premise(F330)
	S335= CtrlGPR=0                                             Premise(F331)
	S336= GPR[rS]=a                                             GPR-Hold(S215,S335)
	S337= CtrlIAddrReg=0                                        Premise(F332)
	S338= CtrlPC=0                                              Premise(F333)
	S339= CtrlPCInc=0                                           Premise(F334)
	S340= PC[CIA]=addr                                          PC-Hold(S219,S339)
	S341= PC[Out]=addr+4                                        PC-Hold(S220,S338,S339)
	S342= CtrlIMem=0                                            Premise(F335)
	S343= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S222,S342)
	S344= CtrlICacheReg=0                                       Premise(F336)
	S345= CtrlASIDIn=0                                          Premise(F337)
	S346= CtrlCP0=0                                             Premise(F338)
	S347= CP0[ASID]=pid                                         CP0-Hold(S226,S346)
	S348= CtrlEPCIn=0                                           Premise(F339)
	S349= CtrlExCodeIn=0                                        Premise(F340)
	S350= CtrlIRMux=0                                           Premise(F341)

MEM	S351= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S315)
	S352= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S315)
	S353= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S315)
	S354= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S331)
	S355= IR_ID.Out31_26=12                                     IR-Out(S331)
	S356= IR_ID.Out25_21=rS                                     IR-Out(S331)
	S357= IR_ID.Out20_16=rD                                     IR-Out(S331)
	S358= IR_ID.Out15_0=UIMM                                    IR-Out(S331)
	S359= PC.CIA=addr                                           PC-Out(S340)
	S360= PC.CIA31_28=addr[31:28]                               PC-Out(S340)
	S361= PC.Out=addr+4                                         PC-Out(S341)
	S362= CP0.ASID=pid                                          CP0-Read-ASID(S347)
	S363= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F342)
	S364= LIMMEXT.Out=>B_EX.In                                  Premise(F343)
	S365= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F344)
	S366= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F345)
	S367= FU.Bub_IF=>CU_IF.Bub                                  Premise(F346)
	S368= FU.Halt_IF=>CU_IF.Halt                                Premise(F347)
	S369= ICache.Hit=>CU_IF.ICacheHit                           Premise(F348)
	S370= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F349)
	S371= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F350)
	S372= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F351)
	S373= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F352)
	S374= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F353)
	S375= ICache.Hit=>FU.ICacheHit                              Premise(F354)
	S376= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F355)
	S377= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F356)
	S378= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F357)
	S379= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F358)
	S380= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F359)
	S381= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F360)
	S382= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F361)
	S383= IR_WB.Out20_16=>GPR.WReg                              Premise(F362)
	S384= IMMU.Addr=>IAddrReg.In                                Premise(F363)
	S385= PC.Out=>ICache.IEA                                    Premise(F364)
	S386= ICache.IEA=addr+4                                     Path(S361,S385)
	S387= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S386)
	S388= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S387,S369)
	S389= FU.ICacheHit=ICacheHit(addr+4)                        Path(S387,S375)
	S390= ICache.Out=>ICacheReg.In                              Premise(F365)
	S391= PC.Out=>IMMU.IEA                                      Premise(F366)
	S392= IMMU.IEA=addr+4                                       Path(S361,S391)
	S393= CP0.ASID=>IMMU.PID                                    Premise(F367)
	S394= IMMU.PID=pid                                          Path(S362,S393)
	S395= IMMU.Addr={pid,addr+4}                                IMMU-Search(S394,S392)
	S396= IAddrReg.In={pid,addr+4}                              Path(S395,S384)
	S397= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S394,S392)
	S398= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S397,S370)
	S399= ICache.Out=>IR_ID.In                                  Premise(F368)
	S400= ICache.Out=>IR_IMMU.In                                Premise(F369)
	S401= IR_DMMU2.Out=>IR_WB.In                                Premise(F370)
	S402= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F371)
	S403= LIMMEXT.In=UIMM                                       Path(S358,S402)
	S404= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S403)
	S405= B_EX.In={16{0},UIMM}                                  Path(S404,S364)
	S406= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F372)
	S407= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F373)
	S408= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F374)
	S409= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F375)
	S410= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F376)
	S411= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F377)
	S412= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F378)
	S413= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F379)
	S414= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F380)
	S415= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F381)
	S416= IR_EX.Out31_26=>CU_EX.Op                              Premise(F382)
	S417= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F383)
	S418= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F384)
	S419= CU_ID.IRFunc1=rD                                      Path(S357,S418)
	S420= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F385)
	S421= CU_ID.IRFunc2=rS                                      Path(S356,S420)
	S422= IR_ID.Out31_26=>CU_ID.Op                              Premise(F386)
	S423= CU_ID.Op=12                                           Path(S355,S422)
	S424= CU_ID.Func=alu_add                                    CU_ID(S423)
	S425= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F387)
	S426= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F388)
	S427= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F389)
	S428= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F390)
	S429= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F391)
	S430= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F392)
	S431= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F393)
	S432= IR_WB.Out31_26=>CU_WB.Op                              Premise(F394)
	S433= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F395)
	S434= CtrlA_EX=0                                            Premise(F396)
	S435= CtrlB_EX=0                                            Premise(F397)
	S436= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S315,S435)
	S437= CtrlALUOut_MEM=0                                      Premise(F398)
	S438= CtrlALUOut_DMMU1=1                                    Premise(F399)
	S439= CtrlALUOut_DMMU2=0                                    Premise(F400)
	S440= CtrlALUOut_WB=1                                       Premise(F401)
	S441= CtrlA_MEM=0                                           Premise(F402)
	S442= CtrlA_WB=1                                            Premise(F403)
	S443= CtrlB_MEM=0                                           Premise(F404)
	S444= CtrlB_WB=1                                            Premise(F405)
	S445= CtrlICache=0                                          Premise(F406)
	S446= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S325,S445)
	S447= CtrlIMMU=0                                            Premise(F407)
	S448= CtrlIR_DMMU1=1                                        Premise(F408)
	S449= CtrlIR_DMMU2=0                                        Premise(F409)
	S450= CtrlIR_EX=0                                           Premise(F410)
	S451= CtrlIR_ID=0                                           Premise(F411)
	S452= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S331,S451)
	S453= CtrlIR_IMMU=0                                         Premise(F412)
	S454= CtrlIR_MEM=0                                          Premise(F413)
	S455= CtrlIR_WB=1                                           Premise(F414)
	S456= CtrlGPR=0                                             Premise(F415)
	S457= GPR[rS]=a                                             GPR-Hold(S336,S456)
	S458= CtrlIAddrReg=0                                        Premise(F416)
	S459= CtrlPC=0                                              Premise(F417)
	S460= CtrlPCInc=0                                           Premise(F418)
	S461= PC[CIA]=addr                                          PC-Hold(S340,S460)
	S462= PC[Out]=addr+4                                        PC-Hold(S341,S459,S460)
	S463= CtrlIMem=0                                            Premise(F419)
	S464= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S343,S463)
	S465= CtrlICacheReg=0                                       Premise(F420)
	S466= CtrlASIDIn=0                                          Premise(F421)
	S467= CtrlCP0=0                                             Premise(F422)
	S468= CP0[ASID]=pid                                         CP0-Hold(S347,S467)
	S469= CtrlEPCIn=0                                           Premise(F423)
	S470= CtrlExCodeIn=0                                        Premise(F424)
	S471= CtrlIRMux=0                                           Premise(F425)

WB	S472= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S436)
	S473= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S436)
	S474= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S436)
	S475= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S452)
	S476= IR_ID.Out31_26=12                                     IR-Out(S452)
	S477= IR_ID.Out25_21=rS                                     IR-Out(S452)
	S478= IR_ID.Out20_16=rD                                     IR-Out(S452)
	S479= IR_ID.Out15_0=UIMM                                    IR-Out(S452)
	S480= PC.CIA=addr                                           PC-Out(S461)
	S481= PC.CIA31_28=addr[31:28]                               PC-Out(S461)
	S482= PC.Out=addr+4                                         PC-Out(S462)
	S483= CP0.ASID=pid                                          CP0-Read-ASID(S468)
	S484= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F594)
	S485= LIMMEXT.Out=>B_EX.In                                  Premise(F595)
	S486= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F596)
	S487= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F597)
	S488= FU.Bub_IF=>CU_IF.Bub                                  Premise(F598)
	S489= FU.Halt_IF=>CU_IF.Halt                                Premise(F599)
	S490= ICache.Hit=>CU_IF.ICacheHit                           Premise(F600)
	S491= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F601)
	S492= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F602)
	S493= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F603)
	S494= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F604)
	S495= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F605)
	S496= ICache.Hit=>FU.ICacheHit                              Premise(F606)
	S497= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F607)
	S498= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F608)
	S499= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F609)
	S500= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F610)
	S501= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F611)
	S502= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F612)
	S503= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F613)
	S504= IR_WB.Out20_16=>GPR.WReg                              Premise(F614)
	S505= IMMU.Addr=>IAddrReg.In                                Premise(F615)
	S506= PC.Out=>ICache.IEA                                    Premise(F616)
	S507= ICache.IEA=addr+4                                     Path(S482,S506)
	S508= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S507)
	S509= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S508,S490)
	S510= FU.ICacheHit=ICacheHit(addr+4)                        Path(S508,S496)
	S511= ICache.Out=>ICacheReg.In                              Premise(F617)
	S512= PC.Out=>IMMU.IEA                                      Premise(F618)
	S513= IMMU.IEA=addr+4                                       Path(S482,S512)
	S514= CP0.ASID=>IMMU.PID                                    Premise(F619)
	S515= IMMU.PID=pid                                          Path(S483,S514)
	S516= IMMU.Addr={pid,addr+4}                                IMMU-Search(S515,S513)
	S517= IAddrReg.In={pid,addr+4}                              Path(S516,S505)
	S518= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S515,S513)
	S519= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S518,S491)
	S520= ICache.Out=>IR_ID.In                                  Premise(F620)
	S521= ICache.Out=>IR_IMMU.In                                Premise(F621)
	S522= IR_DMMU2.Out=>IR_WB.In                                Premise(F622)
	S523= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F623)
	S524= LIMMEXT.In=UIMM                                       Path(S479,S523)
	S525= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S524)
	S526= B_EX.In={16{0},UIMM}                                  Path(S525,S485)
	S527= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F624)
	S528= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F625)
	S529= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F626)
	S530= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F627)
	S531= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F628)
	S532= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F629)
	S533= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F630)
	S534= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F631)
	S535= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F632)
	S536= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F633)
	S537= IR_EX.Out31_26=>CU_EX.Op                              Premise(F634)
	S538= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F635)
	S539= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F636)
	S540= CU_ID.IRFunc1=rD                                      Path(S478,S539)
	S541= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F637)
	S542= CU_ID.IRFunc2=rS                                      Path(S477,S541)
	S543= IR_ID.Out31_26=>CU_ID.Op                              Premise(F638)
	S544= CU_ID.Op=12                                           Path(S476,S543)
	S545= CU_ID.Func=alu_add                                    CU_ID(S544)
	S546= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F639)
	S547= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F640)
	S548= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F641)
	S549= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F642)
	S550= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F643)
	S551= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F644)
	S552= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F645)
	S553= IR_WB.Out31_26=>CU_WB.Op                              Premise(F646)
	S554= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F647)
	S555= CtrlA_EX=0                                            Premise(F648)
	S556= CtrlB_EX=0                                            Premise(F649)
	S557= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S436,S556)
	S558= CtrlALUOut_MEM=0                                      Premise(F650)
	S559= CtrlALUOut_DMMU1=0                                    Premise(F651)
	S560= CtrlALUOut_DMMU2=0                                    Premise(F652)
	S561= CtrlALUOut_WB=0                                       Premise(F653)
	S562= CtrlA_MEM=0                                           Premise(F654)
	S563= CtrlA_WB=0                                            Premise(F655)
	S564= CtrlB_MEM=0                                           Premise(F656)
	S565= CtrlB_WB=0                                            Premise(F657)
	S566= CtrlICache=0                                          Premise(F658)
	S567= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S446,S566)
	S568= CtrlIMMU=0                                            Premise(F659)
	S569= CtrlIR_DMMU1=0                                        Premise(F660)
	S570= CtrlIR_DMMU2=0                                        Premise(F661)
	S571= CtrlIR_EX=0                                           Premise(F662)
	S572= CtrlIR_ID=0                                           Premise(F663)
	S573= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S452,S572)
	S574= CtrlIR_IMMU=0                                         Premise(F664)
	S575= CtrlIR_MEM=0                                          Premise(F665)
	S576= CtrlIR_WB=0                                           Premise(F666)
	S577= CtrlGPR=1                                             Premise(F667)
	S578= CtrlIAddrReg=0                                        Premise(F668)
	S579= CtrlPC=0                                              Premise(F669)
	S580= CtrlPCInc=0                                           Premise(F670)
	S581= PC[CIA]=addr                                          PC-Hold(S461,S580)
	S582= PC[Out]=addr+4                                        PC-Hold(S462,S579,S580)
	S583= CtrlIMem=0                                            Premise(F671)
	S584= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S464,S583)
	S585= CtrlICacheReg=0                                       Premise(F672)
	S586= CtrlASIDIn=0                                          Premise(F673)
	S587= CtrlCP0=0                                             Premise(F674)
	S588= CP0[ASID]=pid                                         CP0-Hold(S468,S587)
	S589= CtrlEPCIn=0                                           Premise(F675)
	S590= CtrlExCodeIn=0                                        Premise(F676)
	S591= CtrlIRMux=0                                           Premise(F677)

POST	S557= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S436,S556)
	S567= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S446,S566)
	S573= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S452,S572)
	S581= PC[CIA]=addr                                          PC-Hold(S461,S580)
	S582= PC[Out]=addr+4                                        PC-Hold(S462,S579,S580)
	S584= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S464,S583)
	S588= CP0[ASID]=pid                                         CP0-Hold(S468,S587)

