5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.4.vcd -o dly_assign1.4.cdd -v dly_assign1.4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign1.4.v 1 30 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 11 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 830004 1 0 0 0 1 33 102
1 b 3 830007 1 0 0 0 1 33 2
1 c 3 83000a 1 0 0 0 1 33 2
1 d 3 83000d 1 0 0 0 1 33 2
1 e 3 830010 1 0 0 0 1 33 102
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" dly_assign1.4.v 0 9 1
2 3 6 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 23100a 3 0 32 2 aa aa aa aa aa aa aa aa
2 5 7 50008 1 0 20004 0 0 1 36 0
2 6 7 10001 0 1 400 0 0 a
2 7 7 10008 1 37 6 5 6
2 8 8 240024 1 1 8 0 0 b
2 9 8 210021 2 1 c 0 0 e
2 10 8 210021 0 2a 20000 0 0 1 2 2
2 11 8 210021 2 29 20008 9 10 1 2 2
2 12 8 1c001c 1 1 4 0 0 d
2 13 8 14001a 0 2a 20000 0 0 1 2 2
2 14 8 14001c 1 28 20000 12 13 1 2 2
2 15 8 f000f 2 1 4 0 0 c
2 16 8 7000d 0 2a 20000 0 0 1 2 2
2 17 8 7000f 2 27 20000 15 16 1 2 2
2 18 8 7001c 2 2b 20000 14 17 1 2 2
2 19 8 70021 2 2b 20008 11 18 1 2 2
2 20 8 50024 2 56 20000 8 19 1 2 2
2 21 8 10001 0 1 400 0 0 a
2 22 8 10024 2 55 2 20 21
4 22 0 0
4 7 22 22
4 4 7 0
3 1 main.$u1 "main.$u1" dly_assign1.4.v 0 19 1
2 23 12 50008 1 0 20008 0 0 1 36 1
2 24 12 10001 0 1 400 0 0 b
2 25 12 10008 1 37 1100a 23 24
2 26 13 50008 1 0 20004 0 0 1 36 0
2 27 13 10001 0 1 400 0 0 c
2 28 13 10008 1 37 6 26 27
2 29 14 50008 1 0 20004 0 0 1 36 0
2 30 14 10001 0 1 400 0 0 d
2 31 14 10008 1 37 6 29 30
2 32 15 c000f 1 0 20004 0 0 1 36 0
2 33 15 80008 0 1 400 0 0 e
2 34 15 8000f 1 37 6 32 33
2 35 16 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 36 16 10003 2 2c 22000a 35 0 32 2 aa aa aa aa aa aa aa aa
2 37 17 50008 1 0 20008 0 0 1 36 1
2 38 17 10001 0 1 400 0 0 e
2 39 17 10008 1 37 a 37 38
2 40 18 50008 1 0 20004 0 0 1 36 0
2 41 18 10001 0 1 400 0 0 c
2 42 18 10008 1 37 6 40 41
4 42 0 0
4 39 42 42
4 36 39 0
4 34 36 36
4 31 34 34
4 28 31 31
4 25 28 28
3 1 main.$u2 "main.$u2" dly_assign1.4.v 0 28 1
