#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f03d27bf60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f03d13c1e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_000001f03d24dca0 .functor NOT 1, L_000001f03d24c720, C4<0>, C4<0>, C4<0>;
L_000001f03d24ded0 .functor XOR 1, L_000001f03d24c680, L_000001f03d24c4a0, C4<0>, C4<0>;
L_000001f03d24e4f0 .functor XOR 1, L_000001f03d24ded0, L_000001f03d24c540, C4<0>, C4<0>;
v000001f03d277780_0 .net *"_ivl_10", 0 0, L_000001f03d24c540;  1 drivers
v000001f03d277000_0 .net *"_ivl_12", 0 0, L_000001f03d24e4f0;  1 drivers
v000001f03d278cc0_0 .net *"_ivl_2", 0 0, L_000001f03d24bd20;  1 drivers
v000001f03d277280_0 .net *"_ivl_4", 0 0, L_000001f03d24c680;  1 drivers
v000001f03d2780e0_0 .net *"_ivl_6", 0 0, L_000001f03d24c4a0;  1 drivers
v000001f03d277500_0 .net *"_ivl_8", 0 0, L_000001f03d24ded0;  1 drivers
v000001f03d278d60_0 .net "areset", 0 0, L_000001f03d24e790;  1 drivers
v000001f03d278040_0 .var "clk", 0 0;
v000001f03d277a00_0 .net "in", 0 0, v000001f03d277fa0_0;  1 drivers
v000001f03d2775a0_0 .net "out_dut", 0 0, L_000001f03d24bc80;  1 drivers
v000001f03d277640_0 .net "out_ref", 0 0, L_000001f03d2782c0;  1 drivers
v000001f03d2785e0_0 .var/2u "stats1", 159 0;
v000001f03d277820_0 .var/2u "strobe", 0 0;
v000001f03d2778c0_0 .net "tb_match", 0 0, L_000001f03d24c720;  1 drivers
v000001f03d277960_0 .net "tb_mismatch", 0 0, L_000001f03d24dca0;  1 drivers
v000001f03d277aa0_0 .net "wavedrom_enable", 0 0, v000001f03d2771e0_0;  1 drivers
v000001f03d278180_0 .net "wavedrom_title", 511 0, v000001f03d277b40_0;  1 drivers
L_000001f03d24bd20 .concat [ 1 0 0 0], L_000001f03d2782c0;
L_000001f03d24c680 .concat [ 1 0 0 0], L_000001f03d2782c0;
L_000001f03d24c4a0 .concat [ 1 0 0 0], L_000001f03d24bc80;
L_000001f03d24c540 .concat [ 1 0 0 0], L_000001f03d2782c0;
L_000001f03d24c720 .cmp/eeq 1, L_000001f03d24bd20, L_000001f03d24e4f0;
S_000001f03d263ed0 .scope module, "good1" "RefModule" 3 125, 4 2 0, S_000001f03d13c1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_000001f03d13a800 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001f03d13a838 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001f03d13a870 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001f03d13a8a8 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
v000001f03d278360_0 .net *"_ivl_0", 31 0, L_000001f03d278220;  1 drivers
L_000001f03d650088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f03d278680_0 .net *"_ivl_3", 29 0, L_000001f03d650088;  1 drivers
L_000001f03d6500d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001f03d278400_0 .net/2u *"_ivl_4", 31 0, L_000001f03d6500d0;  1 drivers
v000001f03d277320_0 .net "areset", 0 0, L_000001f03d24e790;  alias, 1 drivers
v000001f03d278900_0 .net "clk", 0 0, v000001f03d278040_0;  1 drivers
v000001f03d278720_0 .net "in", 0 0, v000001f03d277fa0_0;  alias, 1 drivers
v000001f03d278e00_0 .var "next", 1 0;
v000001f03d277c80_0 .net "out", 0 0, L_000001f03d2782c0;  alias, 1 drivers
v000001f03d277dc0_0 .var "state", 1 0;
E_000001f03d24a3a0 .event posedge, v000001f03d277320_0, v000001f03d278900_0;
E_000001f03d24a860 .event edge, v000001f03d277dc0_0, v000001f03d278720_0;
L_000001f03d278220 .concat [ 2 30 0 0], v000001f03d277dc0_0, L_000001f03d650088;
L_000001f03d2782c0 .cmp/eq 32, L_000001f03d278220, L_000001f03d6500d0;
S_000001f03d264060 .scope module, "stim1" "stimulus_gen" 3 120, 3 6 0, S_000001f03d13c1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_000001f03d24e790 .functor BUFZ 1, v000001f03d2770a0_0, C4<0>, C4<0>, C4<0>;
v000001f03d278a40_0 .net "areset", 0 0, L_000001f03d24e790;  alias, 1 drivers
v000001f03d278ea0_0 .net "clk", 0 0, v000001f03d278040_0;  alias, 1 drivers
v000001f03d277fa0_0 .var "in", 0 0;
v000001f03d2770a0_0 .var "reset", 0 0;
v000001f03d2776e0_0 .net "tb_match", 0 0, L_000001f03d24c720;  alias, 1 drivers
v000001f03d2771e0_0 .var "wavedrom_enable", 0 0;
v000001f03d277b40_0 .var "wavedrom_title", 511 0;
E_000001f03d24a6a0/0 .event negedge, v000001f03d278900_0;
E_000001f03d24a6a0/1 .event posedge, v000001f03d278900_0;
E_000001f03d24a6a0 .event/or E_000001f03d24a6a0/0, E_000001f03d24a6a0/1;
S_000001f03d2641f0 .scope task, "reset_test" "reset_test" 3 16, 3 16 0, S_000001f03d264060;
 .timescale -12 -12;
v000001f03d277140_0 .var/2u "arfail", 0 0;
v000001f03d277be0_0 .var "async", 0 0;
v000001f03d2789a0_0 .var/2u "datafail", 0 0;
v000001f03d278860_0 .var/2u "srfail", 0 0;
E_000001f03d24a7e0 .event posedge, v000001f03d278900_0;
E_000001f03d24a8a0 .event negedge, v000001f03d278900_0;
TD_tb.stim1.reset_test ;
    %wait E_000001f03d24a7e0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f03d24a7e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001f03d24a8a0;
    %load/vec4 v000001f03d2776e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f03d2789a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %wait E_000001f03d24a7e0;
    %load/vec4 v000001f03d2776e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f03d277140_0, 0, 1;
    %wait E_000001f03d24a7e0;
    %load/vec4 v000001f03d2776e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f03d278860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %load/vec4 v000001f03d278860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 30 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f03d277140_0;
    %load/vec4 v000001f03d277be0_0;
    %load/vec4 v000001f03d2789a0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001f03d277be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 32 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001f03d26d040 .scope task, "wavedrom_start" "wavedrom_start" 3 43, 3 43 0, S_000001f03d264060;
 .timescale -12 -12;
v000001f03d2773c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001f03d26d1d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 46, 3 46 0, S_000001f03d264060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001f03d26d360 .scope module, "top_module1" "TopModule" 3 131, 5 3 0, S_000001f03d13c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
L_000001f03d650118 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f03d277d20_0 .net/2u *"_ivl_0", 1 0, L_000001f03d650118;  1 drivers
v000001f03d278ae0_0 .net "areset", 0 0, L_000001f03d24e790;  alias, 1 drivers
v000001f03d278b80_0 .net "clk", 0 0, v000001f03d278040_0;  alias, 1 drivers
v000001f03d2784a0_0 .net "in", 0 0, v000001f03d277fa0_0;  alias, 1 drivers
v000001f03d278540_0 .var "next_state", 1 0;
v000001f03d278c20_0 .net "out", 0 0, L_000001f03d24bc80;  alias, 1 drivers
v000001f03d277f00_0 .var "state", 1 0;
E_000001f03d24a520 .event edge, v000001f03d277f00_0, v000001f03d278720_0;
L_000001f03d24bc80 .cmp/eq 2, v000001f03d277f00_0, L_000001f03d650118;
S_000001f03d222f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 139, 3 139 0, S_000001f03d13c1e0;
 .timescale -12 -12;
E_000001f03d249620 .event edge, v000001f03d277820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001f03d277820_0;
    %nor/r;
    %assign/vec4 v000001f03d277820_0, 0;
    %wait E_000001f03d249620;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f03d264060;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %wait E_000001f03d24a8a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %wait E_000001f03d24a8a0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001f03d26d1d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f03d24a6a0;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001f03d277fa0_0, 0;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001f03d2770a0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001f03d263ed0;
T_5 ;
Ewait_0 .event/or E_000001f03d24a860, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f03d277dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001f03d278720_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v000001f03d278e00_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001f03d278720_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v000001f03d278e00_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001f03d278720_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v000001f03d278e00_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001f03d278720_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v000001f03d278e00_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f03d263ed0;
T_6 ;
    %wait E_000001f03d24a3a0;
    %load/vec4 v000001f03d277320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f03d277dc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f03d278e00_0;
    %assign/vec4 v000001f03d277dc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f03d26d360;
T_7 ;
    %wait E_000001f03d24a520;
    %load/vec4 v000001f03d277f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001f03d2784a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
T_7.7 ;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001f03d2784a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
T_7.9 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001f03d2784a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
T_7.11 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001f03d2784a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f03d278540_0, 0, 2;
T_7.13 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f03d26d360;
T_8 ;
    %wait E_000001f03d24a3a0;
    %load/vec4 v000001f03d278ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f03d277f00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f03d278540_0;
    %assign/vec4 v000001f03d277f00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f03d13c1e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f03d278040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f03d277820_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000001f03d13c1e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001f03d278040_0;
    %inv;
    %store/vec4 v000001f03d278040_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001f03d13c1e0;
T_11 ;
    %vpi_call/w 3 112 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 113 "$dumpvars", 32'sb00000000000000000000000000000001, v000001f03d278ea0_0, v000001f03d277960_0, v000001f03d278040_0, v000001f03d277a00_0, v000001f03d278d60_0, v000001f03d277640_0, v000001f03d2775a0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001f03d13c1e0;
T_12 ;
    %load/vec4 v000001f03d2785e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 148 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001f03d2785e0_0, 64, 32>, &PV<v000001f03d2785e0_0, 32, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %vpi_call/w 3 151 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001f03d2785e0_0, 128, 32>, &PV<v000001f03d2785e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 152 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 153 "$display", "Mismatches: %1d in %1d samples", &PV<v000001f03d2785e0_0, 128, 32>, &PV<v000001f03d2785e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_000001f03d13c1e0;
T_13 ;
    %wait E_000001f03d24a6a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f03d2785e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f03d2785e0_0, 4, 32;
    %load/vec4 v000001f03d2778c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001f03d2785e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 164 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f03d2785e0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f03d2785e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f03d2785e0_0, 4, 32;
T_13.0 ;
    %load/vec4 v000001f03d277640_0;
    %load/vec4 v000001f03d277640_0;
    %load/vec4 v000001f03d2775a0_0;
    %xor;
    %load/vec4 v000001f03d277640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v000001f03d2785e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f03d2785e0_0, 4, 32;
T_13.6 ;
    %load/vec4 v000001f03d2785e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f03d2785e0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f03d13c1e0;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 176 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 177 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob119_fsm3_test.sv";
    "dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob119_fsm3/Prob119_fsm3_sample01.sv";
