# NiuDianNao configuration file

# Bit-width
-bit_width 16

# Maximum buffer queue size between pipeline stages
-max_buffer_size 8

# SB
-sb_line_length 256
-sb_num_lines 64
-sb_access_cycles 1
-sb_num_ports 1

# NBin
-nbin_line_length 16
-nbin_num_lines 64
-nbin_access_cycles 1
-nbin_num_ports 1

# NBout
-nbout_line_length 16
-nbout_num_lines 64
-nbout_access_cycles 1
-nbout_num_ports 1

# NFU-1
-num_nfu1_pipeline_stages 3
-num_nfu1_multipliers 256

# NFU-2
-num_nfu2_pipeline_stages 2
-num_nfu2_adders 240
-num_nfu2_shifters 1
-num_nfu2_max 1

# NFU-3
-num_nfu3_pipeline_stages 3
-num_nfu3_multipliers 16
-num_nfu3_adders 16

# Layer parameter
-num_outputs 256


# Power model
-sb_acc_eng 0
-nbin_acc_eng 0
-nbout_acc_eng 0
-int_mult_16_eng 0.8
-fp_mult_16_eng 1.1
-int_add_16_eng 0.06
-fp_add_16_eng 0.45