{"Jack B. Dennis": [0, ["Building Blocks for Data Flow Prototypes", ["Jack B. Dennis", "G. Andrew Boughton", "Clement K. C. Leung"], "https://doi.org/10.1145/800053.801902", 8, "isca", 1980]], "G. Andrew Boughton": [0, ["Building Blocks for Data Flow Prototypes", ["Jack B. Dennis", "G. Andrew Boughton", "Clement K. C. Leung"], "https://doi.org/10.1145/800053.801902", 8, "isca", 1980]], "Clement K. C. Leung": [0, ["Building Blocks for Data Flow Prototypes", ["Jack B. Dennis", "G. Andrew Boughton", "Clement K. C. Leung"], "https://doi.org/10.1145/800053.801902", 8, "isca", 1980]], "Edward S. Davidson": [0, ["A Multiple Stream Microprocessor Prototype System: AMP-1", ["Edward S. Davidson"], "https://doi.org/10.1145/800053.801903", 8, "isca", 1980]], "F. Andre": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "Jean-Pierre Banatre": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "Hughes Leroy": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "G. Paget": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "Florimond Ployette": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "Jean-Paul Routeau": [0, ["Kensur: An Architecture Oriented Towards Programming Languages Translation", ["F. Andre", "Jean-Pierre Banatre", "Hughes Leroy", "G. Paget", "Florimond Ployette", "Jean-Paul Routeau"], "https://doi.org/10.1145/800053.801904", 6, "isca", 1980]], "Jon G. Kuhl": [0, ["Distributed Fault-Tolerance For Large Multiprocessor Systems", ["Jon G. Kuhl", "Sudhakar M. Reddy"], "https://doi.org/10.1145/800053.801905", 8, "isca", 1980]], "Sudhakar M. Reddy": [0, ["Distributed Fault-Tolerance For Large Multiprocessor Systems", ["Jon G. Kuhl", "Sudhakar M. Reddy"], "https://doi.org/10.1145/800053.801905", 8, "isca", 1980]], "Miroslaw Malek": [0, ["A Comparison Connection Assignment for Diagnosis of Multiprocessor Systems", ["Miroslaw Malek"], "https://doi.org/10.1145/800053.801906", 6, "isca", 1980]], "Karl-Erwin Grosspietsch": [0, ["A Concept for Test and Reconfiguration of a Fault-Tolerant VLSI Processor System", ["Karl-Erwin Grosspietsch", "Jorg Kaiser", "Edgar Nett"], "https://doi.org/10.1145/800053.801907", 7, "isca", 1980]], "Jorg Kaiser": [0, ["A Concept for Test and Reconfiguration of a Fault-Tolerant VLSI Processor System", ["Karl-Erwin Grosspietsch", "Jorg Kaiser", "Edgar Nett"], "https://doi.org/10.1145/800053.801907", 7, "isca", 1980]], "Edgar Nett": [0, ["A Concept for Test and Reconfiguration of a Fault-Tolerant VLSI Processor System", ["Karl-Erwin Grosspietsch", "Jorg Kaiser", "Edgar Nett"], "https://doi.org/10.1145/800053.801907", 7, "isca", 1980]], "Jean-Paul Brassard": [0, ["Path Building in Cellular Partitioning Networks", ["Jean-Paul Brassard", "Jan Gecsei"], "https://doi.org/10.1145/800053.801908", 7, "isca", 1980]], "Jan Gecsei": [0, ["Path Building in Cellular Partitioning Networks", ["Jean-Paul Brassard", "Jan Gecsei"], "https://doi.org/10.1145/800053.801908", 7, "isca", 1980]], "Robert J. McMillen": [0, ["MIMD Machine Communication Using the Augmented Data Manipulator Network", ["Robert J. McMillen", "Howard Jay Siegel"], "https://doi.org/10.1145/800053.801909", 10, "isca", 1980]], "Howard Jay Siegel": [0, ["MIMD Machine Communication Using the Augmented Data Manipulator Network", ["Robert J. McMillen", "Howard Jay Siegel"], "https://doi.org/10.1145/800053.801909", 10, "isca", 1980]], "John Paul Shen": [0, ["Fault Tolerance of a Class of Connecting Networks", ["John Paul Shen", "John P. Hayes"], "https://doi.org/10.1145/800053.801910", 11, "isca", 1980]], "John P. Hayes": [0, ["Fault Tolerance of a Class of Connecting Networks", ["John Paul Shen", "John P. Hayes"], "https://doi.org/10.1145/800053.801910", 11, "isca", 1980]], "Edward G. Coffman Jr.": [0, ["On the Comparison Between Single and Multiple Processor Systems", ["Edward G. Coffman Jr.", "Kimming So"], "https://doi.org/10.1145/800053.801911", 8, "isca", 1980]], "Kimming So": [1.927567063830793e-05, ["On the Comparison Between Single and Multiple Processor Systems", ["Edward G. Coffman Jr.", "Kimming So"], "https://doi.org/10.1145/800053.801911", 8, "isca", 1980]], "V. Carl Hamacher": [0, ["Performance of a Collision-Free Local Bus Network Having Asynchronous Distributed Control", ["V. Carl Hamacher", "Gerald S. Shedler"], "https://doi.org/10.1145/800053.801912", 8, "isca", 1980]], "Gerald S. Shedler": [0, ["Performance of a Collision-Free Local Bus Network Having Asynchronous Distributed Control", ["V. Carl Hamacher", "Gerald S. Shedler"], "https://doi.org/10.1145/800053.801912", 8, "isca", 1980]], "Wlodzimierz M. Zuberek": [0, ["Timed Petri Nets and Preliminary Performance Evaluation", ["Wlodzimierz M. Zuberek"], "https://doi.org/10.1145/800053.801913", 9, "isca", 1980]], "David R. Ditzel": [0, ["Retrospective on High-Level Language Computer Architecture", ["David R. Ditzel", "David A. Patterson"], "https://doi.org/10.1145/800053.801914", 8, "isca", 1980]], "David A. Patterson": [0, ["Retrospective on High-Level Language Computer Architecture", ["David R. Ditzel", "David A. Patterson"], "https://doi.org/10.1145/800053.801914", 8, "isca", 1980]], "Jean-Paul Sansonnet": [0, ["M3L: A List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois"], "https://doi.org/10.1145/800053.801915", 8, "isca", 1980]], "Michel Castan": [0, ["M3L: A List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois"], "https://doi.org/10.1145/800053.801915", 8, "isca", 1980]], "Christian Percebois": [0, ["M3L: A List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois"], "https://doi.org/10.1145/800053.801915", 8, "isca", 1980]], "Yasushi Hibino": [0, ["A Practical Parallel Garbage Collection Algorithm and Its Implementation", ["Yasushi Hibino"], "https://doi.org/10.1145/800053.801916", 8, "isca", 1980]], "Philip C. Trevleaven": [0, ["A Multi-Processor Reduction Machine for User-Defined Reduction Languages", ["Philip C. Trevleaven", "Geoffrey F. Mole"], "https://doi.org/10.1145/800053.801917", 10, "isca", 1980]], "Geoffrey F. Mole": [0, ["A Multi-Processor Reduction Machine for User-Defined Reduction Languages", ["Philip C. Trevleaven", "Geoffrey F. Mole"], "https://doi.org/10.1145/800053.801917", 10, "isca", 1980]], "Jeffrey M. Tobias": [0, ["A Single User Multiprocessor Incorporating Processor Manipulation Facilities", ["Jeffrey M. Tobias"], "https://doi.org/10.1145/800053.801918", 8, "isca", 1980]], "Robert H. Halstead Jr.": [0, ["The Munet: A Scalable Decentralized Architecture For Parallel Computers", ["Robert H. Halstead Jr.", "Stephen A. Ward"], "https://doi.org/10.1145/800053.801919", 7, "isca", 1980]], "Stephen A. Ward": [0, ["The Munet: A Scalable Decentralized Architecture For Parallel Computers", ["Robert H. Halstead Jr.", "Stephen A. Ward"], "https://doi.org/10.1145/800053.801919", 7, "isca", 1980]], "Butler W. Lampson": [0, ["A Processor for a High-Performance Personal Computer", ["Butler W. Lampson", "Kenneth A. Pier"], "https://doi.org/10.1145/800053.801920", 15, "isca", 1980]], "Kenneth A. Pier": [0, ["A Processor for a High-Performance Personal Computer", ["Butler W. Lampson", "Kenneth A. Pier"], "https://doi.org/10.1145/800053.801920", 15, "isca", 1980]], "David B. G. Edwards": [0, ["MU6-G: A New Design to Achieve Mainframe Performance from a Mini-Sized Computer", ["David B. G. Edwards", "Alan E. Knowles", "J. V. Woods"], "https://doi.org/10.1145/800053.801921", 7, "isca", 1980]], "Alan E. Knowles": [0, ["MU6-G: A New Design to Achieve Mainframe Performance from a Mini-Sized Computer", ["David B. G. Edwards", "Alan E. Knowles", "J. V. Woods"], "https://doi.org/10.1145/800053.801921", 7, "isca", 1980]], "J. V. Woods": [0, ["MU6-G: A New Design to Achieve Mainframe Performance from a Mini-Sized Computer", ["David B. G. Edwards", "Alan E. Knowles", "J. V. Woods"], "https://doi.org/10.1145/800053.801921", 7, "isca", 1980]], "Kenneth E. Batcher": [0, ["Architecture of a Massively Parallel Processor", ["Kenneth E. Batcher"], "https://doi.org/10.1145/800053.801922", 6, "isca", 1980]], "John Palmer": [0, ["The Intel 8087 Numeric Data Processor", ["John Palmer"], "https://doi.org/10.1145/800053.801923", 8, "isca", 1980]], "Robert H. Kuhn": [0, ["Efficient Mapping of Algorthims To Single-Stage Interconnections", ["Robert H. Kuhn"], "https://doi.org/10.1145/800053.801924", 8, "isca", 1980]], "David Nassimi": [0, ["A Self-Routing Benes Network", ["David Nassimi"], "https://doi.org/10.1145/800053.801925", 6, "isca", 1980]], "Hermann von Issendorff": [0, ["An Adaptable Network for Functional Distributed Systems", ["Hermann von Issendorff", "W. Grunewald"], "https://doi.org/10.1145/800053.801926", 6, "isca", 1980]], "W. Grunewald": [0, ["An Adaptable Network for Functional Distributed Systems", ["Hermann von Issendorff", "W. Grunewald"], "https://doi.org/10.1145/800053.801926", 6, "isca", 1980]], "Mokhtar Boshra Riad": [0, ["A Combination of Field and Current Access Techniques for Effiecient and Cost-Effective Bubble Memories", ["Mokhtar Boshra Riad"], "https://doi.org/10.1145/800053.801927", 9, "isca", 1980]], "Kishor S. Trivedi": [0, ["Designing Linear Storage Hierarchies so as to Maximize Reliability Subject to Cost and Performance Constraints", ["Kishor S. Trivedi"], "https://doi.org/10.1145/800053.801928", 7, "isca", 1980]], "Sudhir Ahuja": [0, ["An Associative/Parallel Processor for Partial Match Retrieval Using Superimposed Codes", ["Sudhir Ahuja", "Charles S. Roberts"], "https://doi.org/10.1145/800053.801929", 10, "isca", 1980]], "Charles S. Roberts": [0, ["An Associative/Parallel Processor for Partial Match Retrieval Using Superimposed Codes", ["Sudhir Ahuja", "Charles S. Roberts"], "https://doi.org/10.1145/800053.801929", 10, "isca", 1980]], "M. D. Ruggiero": [0, ["A Microprocessor-Based Virtual Memory System", ["M. D. Ruggiero", "Safwat G. Zaky"], "https://doi.org/10.1145/800053.801930", 8, "isca", 1980]], "Safwat G. Zaky": [0, ["A Microprocessor-Based Virtual Memory System", ["M. D. Ruggiero", "Safwat G. Zaky"], "https://doi.org/10.1145/800053.801930", 8, "isca", 1980]], "Anand Jagannathan": [0, ["A Technique for the Architectural Implementation of Software Subsystems", ["Anand Jagannathan"], "https://doi.org/10.1145/800053.801931", 9, "isca", 1980]], "Viktors Berstis": [0, ["Security and Protection of Data in the IBM System/38", ["Viktors Berstis"], "https://doi.org/10.1145/800053.801932", 8, "isca", 1980]], "Miguel Garcia Hoffman": [0, ["Hardware Implementation of Communication Protocols: A Formal Approach", ["Miguel Garcia Hoffman"], "https://doi.org/10.1145/800053.801933", 11, "isca", 1980]], "P. Guillier": [0, ["An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication", ["P. Guillier", "D. Slosberg"], "https://doi.org/10.1145/800053.801934", 7, "isca", 1980]], "D. Slosberg": [0, ["An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication", ["P. Guillier", "D. Slosberg"], "https://doi.org/10.1145/800053.801934", 7, "isca", 1980]], "Robert M. Lougheed": [0, ["The Cytocomputer: A Practical Pipelined Image Processor", ["Robert M. Lougheed", "David L. McCubbrey"], "https://doi.org/10.1145/800053.801935", 7, "isca", 1980]], "David L. McCubbrey": [0, ["The Cytocomputer: A Practical Pipelined Image Processor", ["Robert M. Lougheed", "David L. McCubbrey"], "https://doi.org/10.1145/800053.801935", 7, "isca", 1980]], "Constantine Halatsis": [0, ["Architectural Considerations for a Microprogrammable Emulating Engine Using Bitslices", ["Constantine Halatsis", "Andries van Dam", "J. Joosten", "M. Letheren"], "https://doi.org/10.1145/800053.801936", 14, "isca", 1980]], "Andries van Dam": [0, ["Architectural Considerations for a Microprogrammable Emulating Engine Using Bitslices", ["Constantine Halatsis", "Andries van Dam", "J. Joosten", "M. Letheren"], "https://doi.org/10.1145/800053.801936", 14, "isca", 1980]], "J. Joosten": [0, ["Architectural Considerations for a Microprogrammable Emulating Engine Using Bitslices", ["Constantine Halatsis", "Andries van Dam", "J. Joosten", "M. Letheren"], "https://doi.org/10.1145/800053.801936", 14, "isca", 1980]], "M. Letheren": [0, ["Architectural Considerations for a Microprogrammable Emulating Engine Using Bitslices", ["Constantine Halatsis", "Andries van Dam", "J. Joosten", "M. Letheren"], "https://doi.org/10.1145/800053.801936", 14, "isca", 1980]], "Mary Jane Irwin": [0, ["Online Pipeline Systems for Recursive Numeric Computations", ["Mary Jane Irwin", "Don Heller"], "https://doi.org/10.1145/800053.801937", 8, "isca", 1980]], "Don Heller": [0, ["Online Pipeline Systems for Recursive Numeric Computations", ["Mary Jane Irwin", "Don Heller"], "https://doi.org/10.1145/800053.801937", 8, "isca", 1980]], "M. J. Foster": [0, ["Design of Special-Purpose VLSI Chips: Example and Opinions", ["M. J. Foster", "H. T. Kung"], "https://doi.org/10.1145/800053.801938", 8, "isca", 1980]], "H. T. Kung": [0.5, ["Design of Special-Purpose VLSI Chips: Example and Opinions", ["M. J. Foster", "H. T. Kung"], "https://doi.org/10.1145/800053.801938", 8, "isca", 1980]], "Anshul Kumar": [0, ["A Structured Language for CAD of Digital Systems", ["Anshul Kumar", "P. C. P. Bhatt"], "https://doi.org/10.1145/800053.801939", 9, "isca", 1980]], "P. C. P. Bhatt": [0, ["A Structured Language for CAD of Digital Systems", ["Anshul Kumar", "P. C. P. Bhatt"], "https://doi.org/10.1145/800053.801939", 9, "isca", 1980]], "Uwe Hercksen": [0, ["Hardware-Measurements of Storage Access Conflicts in the Processor Array EGPA", ["Uwe Hercksen", "Rainer Klar", "Wolfgang Kleinoder"], "https://doi.org/10.1145/800053.801940", 8, "isca", 1980]], "Rainer Klar": [0, ["Hardware-Measurements of Storage Access Conflicts in the Processor Array EGPA", ["Uwe Hercksen", "Rainer Klar", "Wolfgang Kleinoder"], "https://doi.org/10.1145/800053.801940", 8, "isca", 1980]], "Wolfgang Kleinoder": [0, ["Hardware-Measurements of Storage Access Conflicts in the Processor Array EGPA", ["Uwe Hercksen", "Rainer Klar", "Wolfgang Kleinoder"], "https://doi.org/10.1145/800053.801940", 8, "isca", 1980]], "Mario Tokoro": [0, ["A High-Level Multi-Lingual Multiprocessor KMP", ["Mario Tokoro", "Kiichiro Tamaru", "Masaaki Mizuno", "Masao Hori"], "https://doi.org/10.1145/800053.801941", 9, "isca", 1980]], "Kiichiro Tamaru": [0, ["A High-Level Multi-Lingual Multiprocessor KMP", ["Mario Tokoro", "Kiichiro Tamaru", "Masaaki Mizuno", "Masao Hori"], "https://doi.org/10.1145/800053.801941", 9, "isca", 1980]], "Masaaki Mizuno": [0, ["A High-Level Multi-Lingual Multiprocessor KMP", ["Mario Tokoro", "Kiichiro Tamaru", "Masaaki Mizuno", "Masao Hori"], "https://doi.org/10.1145/800053.801941", 9, "isca", 1980]], "Masao Hori": [0, ["A High-Level Multi-Lingual Multiprocessor KMP", ["Mario Tokoro", "Kiichiro Tamaru", "Masaaki Mizuno", "Masao Hori"], "https://doi.org/10.1145/800053.801941", 9, "isca", 1980]]}