This is a simple code to test SystemVerilog packed struct and unions.