#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,189,81,61,79,195,48,16,61,167,105,90,16,95,191,
    0,49,70,72,197,48,84,93,16,226,163,107,1,165,48,144,
    37,114,99,67,91,217,117,137,29,209,204,240,191,225,46,165,
    45,44,140,56,241,211,189,179,116,247,222,93,14,223,167,129,
    247,242,8,192,245,49,144,248,51,208,0,15,20,5,160,25,
    152,0,210,0,24,241,6,232,6,152,16,210,16,121,8,42,
    132,103,6,178,9,31,0,239,0,79,105,19,100,4,195,184,
    133,133,38,159,120,98,134,145,39,56,94,134,91,8,195,137,
    185,27,77,85,238,151,169,61,132,164,28,85,55,118,230,11,
    171,181,42,234,84,127,112,149,109,82,249,79,177,215,36,182,
    139,129,2,72,25,73,70,125,168,58,109,144,162,105,147,116,
    191,35,141,106,218,34,217,148,65,27,109,72,134,113,72,13,
    169,142,59,68,48,202,240,121,97,189,205,173,230,191,155,158,
    140,199,158,122,78,34,132,152,164,251,54,66,150,205,132,81,
    89,230,183,107,98,172,44,53,81,170,235,171,185,170,243,249,
    98,145,141,149,144,232,166,137,244,94,20,194,248,157,165,175,
    161,122,45,213,44,199,167,93,154,184,17,153,91,103,168,213,
    77,149,107,229,252,62,134,5,61,56,159,105,225,241,189,138,
    73,206,6,220,35,2,31,91,163,56,150,231,125,251,54,211,
    86,72,199,95,148,233,118,156,23,35,173,58,66,60,159,158,
    245,148,16,178,39,249,168,156,104,201,175,146,1,255,203,247,
    188,170,231,67,194,29,57,142,24,125,251,236,54,142,86,75,
    52,221,147,57,121,114,181,41,100,235,173,38,245,86,105,6,
    155,138,73,176,154,249,191,57,168,87,117,190,92,206,5,73,
    114,164,125,155,29,176,131,224,11,209,135,176,173,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/ram/Downloads/gem5-stable-aaf017eaad7d/build/ARM/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    397,
    763);

} // anonymous namespace
