@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":36:11:36:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:11:55:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":59:8:59:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":60:8:60:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
@W: CD604 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":131:16:131:29|OTHERS clause is not synthesized 
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":55:11:55:20|Signal tx_sending is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL168 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":151:8:151:21|Pruning instance spi_slave_inst -- not in use ... 
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

