

================================================================
== Vitis HLS Report for 'input_bucket_parallel_5'
================================================================
* Date:           Mon Apr 17 17:20:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       76|       76|  0.760 us|  0.760 us|   77|   77|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |input_bucket_5_1_U0  |input_bucket_5_1  |       76|       76|  0.760 us|  0.760 us|   76|   76|       no|
        |input_bucket_5_2_U0  |input_bucket_5_2  |       46|       46|  0.460 us|  0.460 us|   46|   46|       no|
        |input_bucket_5_3_U0  |input_bucket_5_3  |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      159|      750|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      162|      797|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------+------------------+---------+----+----+-----+-----+
    |input_bucket_5_1_U0  |input_bucket_5_1  |        0|   0|  53|  250|    0|
    |input_bucket_5_2_U0  |input_bucket_5_2  |        0|   0|  53|  250|    0|
    |input_bucket_5_3_U0  |input_bucket_5_3  |        0|   0|  53|  250|    0|
    +---------------------+------------------+---------+----+----+-----+-----+
    |Total                |                  |        0|   0| 159|  750|    0|
    +---------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                         |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |input_bucket_5_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_input_bucket_5_3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  20|          10|          10|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_input_bucket_5_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_input_bucket_5_2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_input_bucket_5_3_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  27|          6|    3|          6|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_input_bucket_5_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_input_bucket_5_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_input_bucket_5_3_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  3|   0|    3|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|i                         |   in|    3|     ap_none|                        i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                        i|        scalar|
|sorted_data0_address0     |  out|    4|   ap_memory|             sorted_data0|         array|
|sorted_data0_ce0          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_d0           |  out|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_q0           |   in|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_we0          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_address1     |  out|    4|   ap_memory|             sorted_data0|         array|
|sorted_data0_ce1          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data0_d1           |  out|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_q1           |   in|   32|   ap_memory|             sorted_data0|         array|
|sorted_data0_we1          |  out|    1|   ap_memory|             sorted_data0|         array|
|sorted_data1_address0     |  out|    4|   ap_memory|             sorted_data1|         array|
|sorted_data1_ce0          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_d0           |  out|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_q0           |   in|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_we0          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_address1     |  out|    4|   ap_memory|             sorted_data1|         array|
|sorted_data1_ce1          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data1_d1           |  out|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_q1           |   in|   32|   ap_memory|             sorted_data1|         array|
|sorted_data1_we1          |  out|    1|   ap_memory|             sorted_data1|         array|
|sorted_data2_address0     |  out|    4|   ap_memory|             sorted_data2|         array|
|sorted_data2_ce0          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_d0           |  out|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_q0           |   in|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_we0          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_address1     |  out|    4|   ap_memory|             sorted_data2|         array|
|sorted_data2_ce1          |  out|    1|   ap_memory|             sorted_data2|         array|
|sorted_data2_d1           |  out|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_q1           |   in|   32|   ap_memory|             sorted_data2|         array|
|sorted_data2_we1          |  out|    1|   ap_memory|             sorted_data2|         array|
|bucket0_address0          |  out|    8|   ap_memory|                  bucket0|         array|
|bucket0_ce0               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_d0                |  out|   32|   ap_memory|                  bucket0|         array|
|bucket0_q0                |   in|   32|   ap_memory|                  bucket0|         array|
|bucket0_we0               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_address1          |  out|    8|   ap_memory|                  bucket0|         array|
|bucket0_ce1               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket0_d1                |  out|   32|   ap_memory|                  bucket0|         array|
|bucket0_q1                |   in|   32|   ap_memory|                  bucket0|         array|
|bucket0_we1               |  out|    1|   ap_memory|                  bucket0|         array|
|bucket1_address0          |  out|    8|   ap_memory|                  bucket1|         array|
|bucket1_ce0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d0                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q0                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we0               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_address1          |  out|    8|   ap_memory|                  bucket1|         array|
|bucket1_ce1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket1_d1                |  out|   32|   ap_memory|                  bucket1|         array|
|bucket1_q1                |   in|   32|   ap_memory|                  bucket1|         array|
|bucket1_we1               |  out|    1|   ap_memory|                  bucket1|         array|
|bucket2_address0          |  out|    8|   ap_memory|                  bucket2|         array|
|bucket2_ce0               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_d0                |  out|   32|   ap_memory|                  bucket2|         array|
|bucket2_q0                |   in|   32|   ap_memory|                  bucket2|         array|
|bucket2_we0               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_address1          |  out|    8|   ap_memory|                  bucket2|         array|
|bucket2_ce1               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket2_d1                |  out|   32|   ap_memory|                  bucket2|         array|
|bucket2_q1                |   in|   32|   ap_memory|                  bucket2|         array|
|bucket2_we1               |  out|    1|   ap_memory|                  bucket2|         array|
|bucket_pointer0_address0  |  out|    4|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_ce0       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_d0        |  out|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_q0        |   in|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_we0       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_address1  |  out|    4|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_ce1       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_d1        |  out|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_q1        |   in|   32|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer0_we1       |  out|    1|   ap_memory|          bucket_pointer0|         array|
|bucket_pointer1_address0  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d0        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q0        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we0       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_address1  |  out|    4|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_ce1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_d1        |  out|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_q1        |   in|   32|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer1_we1       |  out|    1|   ap_memory|          bucket_pointer1|         array|
|bucket_pointer2_address0  |  out|    4|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_ce0       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_d0        |  out|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_q0        |   in|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_we0       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_address1  |  out|    4|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_ce1       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_d1        |  out|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_q1        |   in|   32|   ap_memory|          bucket_pointer2|         array|
|bucket_pointer2_we1       |  out|    1|   ap_memory|          bucket_pointer2|         array|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  input_bucket_parallel_5|  return value|
+--------------------------+-----+-----+------------+-------------------------+--------------+

