/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 320 192)
	(text "signaltap" (rect 132 0 165 12)(font "SansSerif" (font_size 11)))
	(text "inst" (rect 8 176 20 188)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "acq_data_in[63..0]" (rect 0 0 73 12)(font "SansSerif" (font_size 8)))
		(text "acq_data_in[63..0]" (rect 4 65 112 76)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 96)
		(input)
		(text "acq_trigger_in[31..0]" (rect 0 0 80 12)(font "SansSerif" (font_size 8)))
		(text "acq_trigger_in[31..0]" (rect 4 90 130 101)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 144)
		(input)
		(text "acq_clk" (rect 0 0 30 12)(font "SansSerif" (font_size 8)))
		(text "acq_clk" (rect 4 140 46 151)(font "SansSerif" (font_size 8)))
	)
	(drawing
		(text "tap" (rect 102 46 222 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "acq_data_in" (rect 124 71 314 152)(font "SansSerif" (color 0 0 0)))
		(text "acq_trigger_in" (rect 124 96 332 202)(font "SansSerif" (color 0 0 0)))
		(text "acq_clk" (rect 76 121 194 255)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 124 146 266 302)(font "SansSerif" (color 0 0 0)))
		(text " signaltap " (rect 283 176 632 362)(font "SansSerif" ))
		(line (pt 119 34)(pt 204 34)(line_width 1))
		(line (pt 204 34)(pt 204 176)(line_width 1))
		(line (pt 119 176)(pt 204 176)(line_width 1))
		(line (pt 119 34)(pt 119 176)(line_width 1))
		(line (pt 0 76)(pt 119 76)(line_width 3))
		(line (pt 0 101)(pt 119 101)(line_width 3))
		(line (pt 120 55)(pt 120 105)(line_width 1))
		(line (pt 121 55)(pt 121 105)(line_width 1))
		(line (pt 0 151)(pt 119 151)(line_width 1))
		(line (pt 120 130)(pt 120 155)(line_width 1))
		(line (pt 121 130)(pt 121 155)(line_width 1))
		(line (pt 0 0)(pt 323 0)(line_width 1))
		(line (pt 323 0)(pt 323 193)(line_width 1))
		(line (pt 0 193)(pt 323 193)(line_width 1))
		(line (pt 0 0)(pt 0 193)(line_width 1))
	)
)
