set moduleName dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s
set isTopModule 0
set isCombinational 0
set isDatapathOnly 1
set isPipelined 1
set pipeline_type function
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>}
set C_modelType { int 32 }
set C_modelArgList {
	{ kernel_data_V_7_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_7_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 32} ]}
# RTL Port declarations: 
set portNum 40
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ kernel_data_V_7_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_7_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_7_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_7_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_7_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_7_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_7_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_7_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_7_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_7_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_7_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_7_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_7_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_7_14 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_7_15 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_7_16 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_7_17 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_7_18 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_7_19 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_7_20 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_7_21 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_7_22 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_7_23 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_7_24 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_7_25 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_7_26 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_7_27 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_7_28 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_7_29 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_7_30 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_7_31 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_7_32 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_7_33 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_7_34 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_7_35 sc_in sc_lv 16 signal 34 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_ce sc_in sc_logic 1 ce -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_ce", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "ce", "bundle":{"name": "ap_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40"],
		"CDFG" : "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "5", "EstimateLatencyMin" : "5", "EstimateLatencyMax" : "5",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "1",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "kernel_data_V_7_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_35", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U201", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7ns_23_2_0_U202", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U203", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U204", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U205", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U206", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U207", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U208", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7s_23_2_0_U209", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U210", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U211", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U212", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U213", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U214", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U215", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U216", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U217", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U218", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7ns_23_2_0_U219", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U220", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U221", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U222", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U223", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U224", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U225", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U226", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7ns_23_2_0_U227", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U228", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U229", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7s_23_2_0_U230", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U231", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U232", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U233", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U234", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U235", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U236", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U237", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U238", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7s_23_2_0_U239", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U240", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s {
		kernel_data_V_7_0 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_1 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_2 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_3 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_5 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_6 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_7 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_8 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_10 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_11 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_14 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_15 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_16 {Type I LastRead 3 FirstWrite -1}
		kernel_data_V_7_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_19 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_20 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_21 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_22 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_23 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_24 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_25 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_26 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_27 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_28 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_29 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_30 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_31 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_32 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_33 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_34 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_35 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "5", "Max" : "5"}
	, {"Name" : "Interval", "Min" : "1", "Max" : "1"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	kernel_data_V_7_0 { ap_none {  { kernel_data_V_7_0 in_data 0 16 } } }
	kernel_data_V_7_1 { ap_none {  { kernel_data_V_7_1 in_data 0 16 } } }
	kernel_data_V_7_2 { ap_none {  { kernel_data_V_7_2 in_data 0 16 } } }
	kernel_data_V_7_3 { ap_none {  { kernel_data_V_7_3 in_data 0 16 } } }
	kernel_data_V_7_4 { ap_none {  { kernel_data_V_7_4 in_data 0 16 } } }
	kernel_data_V_7_5 { ap_none {  { kernel_data_V_7_5 in_data 0 16 } } }
	kernel_data_V_7_6 { ap_none {  { kernel_data_V_7_6 in_data 0 16 } } }
	kernel_data_V_7_7 { ap_none {  { kernel_data_V_7_7 in_data 0 16 } } }
	kernel_data_V_7_8 { ap_none {  { kernel_data_V_7_8 in_data 0 16 } } }
	kernel_data_V_7_9 { ap_none {  { kernel_data_V_7_9 in_data 0 16 } } }
	kernel_data_V_7_10 { ap_none {  { kernel_data_V_7_10 in_data 0 16 } } }
	kernel_data_V_7_11 { ap_none {  { kernel_data_V_7_11 in_data 0 16 } } }
	kernel_data_V_7_12 { ap_none {  { kernel_data_V_7_12 in_data 0 16 } } }
	kernel_data_V_7_14 { ap_none {  { kernel_data_V_7_14 in_data 0 16 } } }
	kernel_data_V_7_15 { ap_none {  { kernel_data_V_7_15 in_data 0 16 } } }
	kernel_data_V_7_16 { ap_none {  { kernel_data_V_7_16 in_data 0 16 } } }
	kernel_data_V_7_17 { ap_none {  { kernel_data_V_7_17 in_data 0 16 } } }
	kernel_data_V_7_18 { ap_none {  { kernel_data_V_7_18 in_data 0 16 } } }
	kernel_data_V_7_19 { ap_none {  { kernel_data_V_7_19 in_data 0 16 } } }
	kernel_data_V_7_20 { ap_none {  { kernel_data_V_7_20 in_data 0 16 } } }
	kernel_data_V_7_21 { ap_none {  { kernel_data_V_7_21 in_data 0 16 } } }
	kernel_data_V_7_22 { ap_none {  { kernel_data_V_7_22 in_data 0 16 } } }
	kernel_data_V_7_23 { ap_none {  { kernel_data_V_7_23 in_data 0 16 } } }
	kernel_data_V_7_24 { ap_none {  { kernel_data_V_7_24 in_data 0 16 } } }
	kernel_data_V_7_25 { ap_none {  { kernel_data_V_7_25 in_data 0 16 } } }
	kernel_data_V_7_26 { ap_none {  { kernel_data_V_7_26 in_data 0 16 } } }
	kernel_data_V_7_27 { ap_none {  { kernel_data_V_7_27 in_data 0 16 } } }
	kernel_data_V_7_28 { ap_none {  { kernel_data_V_7_28 in_data 0 16 } } }
	kernel_data_V_7_29 { ap_none {  { kernel_data_V_7_29 in_data 0 16 } } }
	kernel_data_V_7_30 { ap_none {  { kernel_data_V_7_30 in_data 0 16 } } }
	kernel_data_V_7_31 { ap_none {  { kernel_data_V_7_31 in_data 0 16 } } }
	kernel_data_V_7_32 { ap_none {  { kernel_data_V_7_32 in_data 0 16 } } }
	kernel_data_V_7_33 { ap_none {  { kernel_data_V_7_33 in_data 0 16 } } }
	kernel_data_V_7_34 { ap_none {  { kernel_data_V_7_34 in_data 0 16 } } }
	kernel_data_V_7_35 { ap_none {  { kernel_data_V_7_35 in_data 0 16 } } }
}
set moduleName dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s
set isTopModule 0
set isCombinational 0
set isDatapathOnly 1
set isPipelined 1
set pipeline_type function
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>}
set C_modelType { int 32 }
set C_modelArgList {
	{ kernel_data_V_7_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_7_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_7_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_7_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 32} ]}
# RTL Port declarations: 
set portNum 40
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ kernel_data_V_7_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_7_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_7_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_7_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_7_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_7_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_7_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_7_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_7_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_7_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_7_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_7_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_7_13 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_7_14 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_7_15 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_7_16 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_7_17 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_7_18 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_7_19 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_7_20 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_7_21 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_7_22 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_7_23 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_7_24 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_7_25 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_7_26 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_7_27 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_7_28 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_7_29 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_7_30 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_7_31 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_7_32 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_7_33 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_7_34 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_7_35 sc_in sc_lv 16 signal 34 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_ce sc_in sc_logic 1 ce -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_7_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_7_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_ce", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "ce", "bundle":{"name": "ap_ce", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43"],
		"CDFG" : "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "5", "EstimateLatencyMin" : "5", "EstimateLatencyMax" : "5",
		"Combinational" : "0",
		"Datapath" : "1",
		"ClockEnable" : "1",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "kernel_data_V_7_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_7_35", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U199", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U200", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7s_23_2_0_U201", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8s_24_2_0_U202", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U203", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U204", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_6ns_22_2_0_U205", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U206", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U207", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U208", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_11s_26_2_0_U209", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U210", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7ns_23_2_0_U211", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U212", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U213", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U214", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U215", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U216", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U217", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U218", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U219", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U220", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U221", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U222", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U223", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U224", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U225", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U226", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U227", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U228", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U229", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U230", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U231", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U232", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10s_26_2_0_U233", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9ns_25_2_0_U234", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U235", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U236", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_7s_23_2_0_U237", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_9s_25_2_0_U238", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U239", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_10ns_26_2_0_U240", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_16s_8ns_24_2_0_U241", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s {
		kernel_data_V_7_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_1 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_2 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_4 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_5 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_6 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_8 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_9 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_10 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_11 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_13 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_14 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_15 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_16 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_17 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_19 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_20 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_21 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_22 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_23 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_24 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_25 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_26 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_27 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_28 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_29 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_30 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_7_32 {Type I LastRead 1 FirstWrite -1}
		kernel_data_V_7_33 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_34 {Type I LastRead 0 FirstWrite -1}
		kernel_data_V_7_35 {Type I LastRead 1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "5", "Max" : "5"}
	, {"Name" : "Interval", "Min" : "1", "Max" : "1"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	kernel_data_V_7_0 { ap_none {  { kernel_data_V_7_0 in_data 0 16 } } }
	kernel_data_V_7_1 { ap_none {  { kernel_data_V_7_1 in_data 0 16 } } }
	kernel_data_V_7_2 { ap_none {  { kernel_data_V_7_2 in_data 0 16 } } }
	kernel_data_V_7_3 { ap_none {  { kernel_data_V_7_3 in_data 0 16 } } }
	kernel_data_V_7_4 { ap_none {  { kernel_data_V_7_4 in_data 0 16 } } }
	kernel_data_V_7_5 { ap_none {  { kernel_data_V_7_5 in_data 0 16 } } }
	kernel_data_V_7_6 { ap_none {  { kernel_data_V_7_6 in_data 0 16 } } }
	kernel_data_V_7_7 { ap_none {  { kernel_data_V_7_7 in_data 0 16 } } }
	kernel_data_V_7_8 { ap_none {  { kernel_data_V_7_8 in_data 0 16 } } }
	kernel_data_V_7_9 { ap_none {  { kernel_data_V_7_9 in_data 0 16 } } }
	kernel_data_V_7_10 { ap_none {  { kernel_data_V_7_10 in_data 0 16 } } }
	kernel_data_V_7_11 { ap_none {  { kernel_data_V_7_11 in_data 0 16 } } }
	kernel_data_V_7_13 { ap_none {  { kernel_data_V_7_13 in_data 0 16 } } }
	kernel_data_V_7_14 { ap_none {  { kernel_data_V_7_14 in_data 0 16 } } }
	kernel_data_V_7_15 { ap_none {  { kernel_data_V_7_15 in_data 0 16 } } }
	kernel_data_V_7_16 { ap_none {  { kernel_data_V_7_16 in_data 0 16 } } }
	kernel_data_V_7_17 { ap_none {  { kernel_data_V_7_17 in_data 0 16 } } }
	kernel_data_V_7_18 { ap_none {  { kernel_data_V_7_18 in_data 0 16 } } }
	kernel_data_V_7_19 { ap_none {  { kernel_data_V_7_19 in_data 0 16 } } }
	kernel_data_V_7_20 { ap_none {  { kernel_data_V_7_20 in_data 0 16 } } }
	kernel_data_V_7_21 { ap_none {  { kernel_data_V_7_21 in_data 0 16 } } }
	kernel_data_V_7_22 { ap_none {  { kernel_data_V_7_22 in_data 0 16 } } }
	kernel_data_V_7_23 { ap_none {  { kernel_data_V_7_23 in_data 0 16 } } }
	kernel_data_V_7_24 { ap_none {  { kernel_data_V_7_24 in_data 0 16 } } }
	kernel_data_V_7_25 { ap_none {  { kernel_data_V_7_25 in_data 0 16 } } }
	kernel_data_V_7_26 { ap_none {  { kernel_data_V_7_26 in_data 0 16 } } }
	kernel_data_V_7_27 { ap_none {  { kernel_data_V_7_27 in_data 0 16 } } }
	kernel_data_V_7_28 { ap_none {  { kernel_data_V_7_28 in_data 0 16 } } }
	kernel_data_V_7_29 { ap_none {  { kernel_data_V_7_29 in_data 0 16 } } }
	kernel_data_V_7_30 { ap_none {  { kernel_data_V_7_30 in_data 0 16 } } }
	kernel_data_V_7_31 { ap_none {  { kernel_data_V_7_31 in_data 0 16 } } }
	kernel_data_V_7_32 { ap_none {  { kernel_data_V_7_32 in_data 0 16 } } }
	kernel_data_V_7_33 { ap_none {  { kernel_data_V_7_33 in_data 0 16 } } }
	kernel_data_V_7_34 { ap_none {  { kernel_data_V_7_34 in_data 0 16 } } }
	kernel_data_V_7_35 { ap_none {  { kernel_data_V_7_35 in_data 0 16 } } }
}
