
SD_Embedded_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08009b50  08009b50  0000ab50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f20  08009f20  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f20  08009f20  0000af20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f28  08009f28  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f28  08009f28  0000af28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f2c  08009f2c  0000af2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009f30  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a4  2000006c  08009f9c  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  08009f9c  0000b910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000175af  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d42  00000000  00000000  0002264b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00026390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f6f  00000000  00000000  000277b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad34  00000000  00000000  0002871f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e142  00000000  00000000  00043453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009364c  00000000  00000000  00061595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4be1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005964  00000000  00000000  000f4c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000fa588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009b38 	.word	0x08009b38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08009b38 	.word	0x08009b38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <MX_DMA_Init+0x3c>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a0b      	ldr	r2, [pc, #44]	@ (80005e8 <MX_DMA_Init+0x3c>)
 80005bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <MX_DMA_Init+0x3c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2100      	movs	r1, #0
 80005d2:	200e      	movs	r0, #14
 80005d4:	f000 ffaf 	bl	8001536 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80005d8:	200e      	movs	r0, #14
 80005da:	f000 ffc8 	bl	800156e <HAL_NVIC_EnableIRQ>

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40023800 	.word	0x40023800

080005ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	4b3c      	ldr	r3, [pc, #240]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	4a3b      	ldr	r2, [pc, #236]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 800060c:	f043 0304 	orr.w	r3, r3, #4
 8000610:	6313      	str	r3, [r2, #48]	@ 0x30
 8000612:	4b39      	ldr	r3, [pc, #228]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	f003 0304 	and.w	r3, r3, #4
 800061a:	613b      	str	r3, [r7, #16]
 800061c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	4b35      	ldr	r3, [pc, #212]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	4a34      	ldr	r2, [pc, #208]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800062c:	6313      	str	r3, [r2, #48]	@ 0x30
 800062e:	4b32      	ldr	r3, [pc, #200]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	4b2e      	ldr	r3, [pc, #184]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a2d      	ldr	r2, [pc, #180]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
 800064a:	4b2b      	ldr	r3, [pc, #172]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	4b27      	ldr	r3, [pc, #156]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	4a26      	ldr	r2, [pc, #152]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	6313      	str	r3, [r2, #48]	@ 0x30
 8000666:	4b24      	ldr	r3, [pc, #144]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	603b      	str	r3, [r7, #0]
 8000676:	4b20      	ldr	r3, [pc, #128]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	4a1f      	ldr	r2, [pc, #124]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 800067c:	f043 0308 	orr.w	r3, r3, #8
 8000680:	6313      	str	r3, [r2, #48]	@ 0x30
 8000682:	4b1d      	ldr	r3, [pc, #116]	@ (80006f8 <MX_GPIO_Init+0x10c>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	f003 0308 	and.w	r3, r3, #8
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|LED_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8000694:	4819      	ldr	r0, [pc, #100]	@ (80006fc <MX_GPIO_Init+0x110>)
 8000696:	f001 fcb3 	bl	8002000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4813      	ldr	r0, [pc, #76]	@ (8000700 <MX_GPIO_Init+0x114>)
 80006b2:	f001 fb09 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 LED_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|LED_Pin;
 80006b6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006bc:	2301      	movs	r3, #1
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c4:	2300      	movs	r3, #0
 80006c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	4619      	mov	r1, r3
 80006ce:	480b      	ldr	r0, [pc, #44]	@ (80006fc <MX_GPIO_Init+0x110>)
 80006d0:	f001 fafa 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 80006d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006da:	2300      	movs	r3, #0
 80006dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4619      	mov	r1, r3
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <MX_GPIO_Init+0x110>)
 80006ea:	f001 faed 	bl	8001cc8 <HAL_GPIO_Init>

}
 80006ee:	bf00      	nop
 80006f0:	3728      	adds	r7, #40	@ 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020000 	.word	0x40020000
 8000700:	40020800 	.word	0x40020800

08000704 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000708:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <MX_I2C1_Init+0x50>)
 800070a:	4a13      	ldr	r2, [pc, #76]	@ (8000758 <MX_I2C1_Init+0x54>)
 800070c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800070e:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000710:	4a12      	ldr	r2, [pc, #72]	@ (800075c <MX_I2C1_Init+0x58>)
 8000712:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000714:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000716:	2200      	movs	r2, #0
 8000718:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_I2C1_Init+0x50>)
 800071c:	2200      	movs	r2, #0
 800071e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000722:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000726:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <MX_I2C1_Init+0x50>)
 800072a:	2200      	movs	r2, #0
 800072c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000734:	4b07      	ldr	r3, [pc, #28]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_I2C1_Init+0x50>)
 800073c:	2200      	movs	r2, #0
 800073e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000740:	4804      	ldr	r0, [pc, #16]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000742:	f001 fc91 	bl	8002068 <HAL_I2C_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800074c:	f000 fb1a 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000088 	.word	0x20000088
 8000758:	40005400 	.word	0x40005400
 800075c:	000186a0 	.word	0x000186a0

08000760 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08a      	sub	sp, #40	@ 0x28
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a19      	ldr	r2, [pc, #100]	@ (80007e4 <HAL_I2C_MspInit+0x84>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d12b      	bne.n	80007da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	613b      	str	r3, [r7, #16]
 8000786:	4b18      	ldr	r3, [pc, #96]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a17      	ldr	r2, [pc, #92]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800079e:	23c0      	movs	r3, #192	@ 0xc0
 80007a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007a2:	2312      	movs	r3, #18
 80007a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007aa:	2303      	movs	r3, #3
 80007ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007ae:	2304      	movs	r3, #4
 80007b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	480c      	ldr	r0, [pc, #48]	@ (80007ec <HAL_I2C_MspInit+0x8c>)
 80007ba:	f001 fa85 	bl	8001cc8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c6:	4a08      	ldr	r2, [pc, #32]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 80007c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <HAL_I2C_MspInit+0x88>)
 80007d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007da:	bf00      	nop
 80007dc:	3728      	adds	r7, #40	@ 0x28
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40005400 	.word	0x40005400
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40020400 	.word	0x40020400

080007f0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80007f4:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <MX_I2S2_Init+0x54>)
 80007f6:	4a14      	ldr	r2, [pc, #80]	@ (8000848 <MX_I2S2_Init+0x58>)
 80007f8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80007fa:	4b12      	ldr	r3, [pc, #72]	@ (8000844 <MX_I2S2_Init+0x54>)
 80007fc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000800:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000802:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000808:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_I2S2_Init+0x54>)
 800080a:	2203      	movs	r2, #3
 800080c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800080e:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000810:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000814:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8000816:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000818:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800081c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800081e:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000824:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <MX_I2S2_Init+0x54>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000830:	4804      	ldr	r0, [pc, #16]	@ (8000844 <MX_I2S2_Init+0x54>)
 8000832:	f001 fd5d 	bl	80022f0 <HAL_I2S_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 800083c:	f000 faa2 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}
 8000844:	200000dc 	.word	0x200000dc
 8000848:	40003800 	.word	0x40003800

0800084c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b092      	sub	sp, #72	@ 0x48
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
 8000862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000864:	f107 031c 	add.w	r3, r7, #28
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
 8000874:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI2)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a5e      	ldr	r2, [pc, #376]	@ (80009f4 <HAL_I2S_MspInit+0x1a8>)
 800087c:	4293      	cmp	r3, r2
 800087e:	f040 80b4 	bne.w	80009ea <HAL_I2S_MspInit+0x19e>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000882:	2301      	movs	r3, #1
 8000884:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 160;
 8000886:	23a0      	movs	r3, #160	@ 0xa0
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 800088a:	2308      	movs	r3, #8
 800088c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800088e:	2302      	movs	r3, #2
 8000890:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4618      	mov	r0, r3
 8000898:	f002 ff7a 	bl	8003790 <HAL_RCCEx_PeriphCLKConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 80008a2:	f000 fa6f 	bl	8000d84 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
 80008aa:	4b53      	ldr	r3, [pc, #332]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ae:	4a52      	ldr	r2, [pc, #328]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008b6:	4b50      	ldr	r3, [pc, #320]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008be:	61bb      	str	r3, [r7, #24]
 80008c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	4b4c      	ldr	r3, [pc, #304]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	4a4b      	ldr	r2, [pc, #300]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008cc:	f043 0304 	orr.w	r3, r3, #4
 80008d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d2:	4b49      	ldr	r3, [pc, #292]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	f003 0304 	and.w	r3, r3, #4
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b45      	ldr	r3, [pc, #276]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	4a44      	ldr	r2, [pc, #272]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ee:	4b42      	ldr	r3, [pc, #264]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	4b3e      	ldr	r3, [pc, #248]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	4a3d      	ldr	r2, [pc, #244]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	6313      	str	r3, [r2, #48]	@ 0x30
 800090a:	4b3b      	ldr	r3, [pc, #236]	@ (80009f8 <HAL_I2S_MspInit+0x1ac>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> I2S2_SD
    PA6     ------> I2S2_MCK
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000916:	2308      	movs	r3, #8
 8000918:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	2302      	movs	r3, #2
 800091c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2300      	movs	r3, #0
 8000924:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000926:	2305      	movs	r3, #5
 8000928:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800092e:	4619      	mov	r1, r3
 8000930:	4832      	ldr	r0, [pc, #200]	@ (80009fc <HAL_I2S_MspInit+0x1b0>)
 8000932:	f001 f9c9 	bl	8001cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000936:	2340      	movs	r3, #64	@ 0x40
 8000938:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093a:	2302      	movs	r3, #2
 800093c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8000946:	2306      	movs	r3, #6
 8000948:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800094e:	4619      	mov	r1, r3
 8000950:	482b      	ldr	r0, [pc, #172]	@ (8000a00 <HAL_I2S_MspInit+0x1b4>)
 8000952:	f001 f9b9 	bl	8001cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000956:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800095a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000968:	2305      	movs	r3, #5
 800096a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000970:	4619      	mov	r1, r3
 8000972:	4824      	ldr	r0, [pc, #144]	@ (8000a04 <HAL_I2S_MspInit+0x1b8>)
 8000974:	f001 f9a8 	bl	8001cc8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000978:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 800097a:	4a24      	ldr	r2, [pc, #144]	@ (8000a0c <HAL_I2S_MspInit+0x1c0>)
 800097c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800097e:	4b22      	ldr	r3, [pc, #136]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 8000980:	2200      	movs	r2, #0
 8000982:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000984:	4b20      	ldr	r3, [pc, #128]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800098a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 800098c:	2200      	movs	r2, #0
 800098e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000990:	4b1d      	ldr	r3, [pc, #116]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 8000992:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000996:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000998:	4b1b      	ldr	r3, [pc, #108]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 800099a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800099e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009a0:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009a6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80009a8:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009ae:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80009b0:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009b2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80009b6:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009b8:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80009be:	4812      	ldr	r0, [pc, #72]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009c0:	f000 fdf0 	bl	80015a4 <HAL_DMA_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_I2S_MspInit+0x182>
    {
      Error_Handler();
 80009ca:	f000 f9db 	bl	8000d84 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000a08 <HAL_I2S_MspInit+0x1bc>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	2024      	movs	r0, #36	@ 0x24
 80009e0:	f000 fda9 	bl	8001536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80009e4:	2024      	movs	r0, #36	@ 0x24
 80009e6:	f000 fdc2 	bl	800156e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80009ea:	bf00      	nop
 80009ec:	3748      	adds	r7, #72	@ 0x48
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40003800 	.word	0x40003800
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020800 	.word	0x40020800
 8000a00:	40020000 	.word	0x40020000
 8000a04:	40020400 	.word	0x40020400
 8000a08:	20000124 	.word	0x20000124
 8000a0c:	40026058 	.word	0x40026058

08000a10 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a18:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a1c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d013      	beq.n	8000a50 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000a28:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a2c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000a30:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d00b      	beq.n	8000a50 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000a38:	e000      	b.n	8000a3c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000a3a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000a3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d0f9      	beq.n	8000a3a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000a46:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	b2d2      	uxtb	r2, r2
 8000a4e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000a50:	687b      	ldr	r3, [r7, #4]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b088      	sub	sp, #32
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a66:	f000 fbf5 	bl	8001254 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a6a:	f000 f8f3 	bl	8000c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6e:	f7ff fdbd 	bl	80005ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000a72:	f7ff fd9b 	bl	80005ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a76:	f000 fb51 	bl	800111c <MX_USART2_UART_Init>
  MX_I2S2_Init();
 8000a7a:	f7ff feb9 	bl	80007f0 <MX_I2S2_Init>
  MX_SDIO_SD_Init();
 8000a7e:	f000 f987 	bl	8000d90 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8000a82:	f005 fa01 	bl	8005e88 <MX_FATFS_Init>
  MX_I2C1_Init();
 8000a86:	f7ff fe3d 	bl	8000704 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*) data_i2s, sizeof(data_i2s)/2);
 8000a8a:	2264      	movs	r2, #100	@ 0x64
 8000a8c:	495e      	ldr	r1, [pc, #376]	@ (8000c08 <main+0x1a8>)
 8000a8e:	485f      	ldr	r0, [pc, #380]	@ (8000c0c <main+0x1ac>)
 8000a90:	f001 fd6e 	bl	8002570 <HAL_I2S_Receive_DMA>


  FRESULT fr;
  UINT bytes;

  HAL_Delay(20);
 8000a94:	2014      	movs	r0, #20
 8000a96:	f000 fc4f 	bl	8001338 <HAL_Delay>

  fr = f_mount(&SDFatFS, SDPath, 1);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	495c      	ldr	r1, [pc, #368]	@ (8000c10 <main+0x1b0>)
 8000a9e:	485d      	ldr	r0, [pc, #372]	@ (8000c14 <main+0x1b4>)
 8000aa0:	f007 f8fc 	bl	8007c9c <f_mount>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	74fb      	strb	r3, [r7, #19]
  if (fr != FR_OK) {
 8000aa8:	7cfb      	ldrb	r3, [r7, #19]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d006      	beq.n	8000abc <main+0x5c>
      printf("Unable to mount disk: %d\n", fr);
 8000aae:	7cfb      	ldrb	r3, [r7, #19]
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4859      	ldr	r0, [pc, #356]	@ (8000c18 <main+0x1b8>)
 8000ab4:	f008 f976 	bl	8008da4 <iprintf>
      Error_Handler();
 8000ab8:	f000 f964 	bl	8000d84 <Error_Handler>
  }

  fr = f_open(&SDFile, total_uptime_filename, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8000abc:	2213      	movs	r2, #19
 8000abe:	4957      	ldr	r1, [pc, #348]	@ (8000c1c <main+0x1bc>)
 8000ac0:	4857      	ldr	r0, [pc, #348]	@ (8000c20 <main+0x1c0>)
 8000ac2:	f007 f931 	bl	8007d28 <f_open>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	74fb      	strb	r3, [r7, #19]
  if (fr != FR_OK) {
 8000aca:	7cfb      	ldrb	r3, [r7, #19]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d006      	beq.n	8000ade <main+0x7e>
      printf("Unable to open/create file: %d\n", fr);
 8000ad0:	7cfb      	ldrb	r3, [r7, #19]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4853      	ldr	r0, [pc, #332]	@ (8000c24 <main+0x1c4>)
 8000ad6:	f008 f965 	bl	8008da4 <iprintf>
      Error_Handler();
 8000ada:	f000 f953 	bl	8000d84 <Error_Handler>
  }

  // Read existing uptime if the file has data
  fr = f_read(&SDFile, &total_uptime, sizeof(total_uptime), &bytes);
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2204      	movs	r2, #4
 8000ae2:	4951      	ldr	r1, [pc, #324]	@ (8000c28 <main+0x1c8>)
 8000ae4:	484e      	ldr	r0, [pc, #312]	@ (8000c20 <main+0x1c0>)
 8000ae6:	f007 fad9 	bl	800809c <f_read>
 8000aea:	4603      	mov	r3, r0
 8000aec:	74fb      	strb	r3, [r7, #19]
  if (fr != FR_OK || bytes != sizeof(total_uptime)) {
 8000aee:	7cfb      	ldrb	r3, [r7, #19]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d102      	bne.n	8000afa <main+0x9a>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	d002      	beq.n	8000b00 <main+0xa0>
      total_uptime = 0;  // File empty or read failed
 8000afa:	4b4b      	ldr	r3, [pc, #300]	@ (8000c28 <main+0x1c8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
  }

  // Move file pointer to beginning before writing
  f_lseek(&SDFile, 0);
 8000b00:	2100      	movs	r1, #0
 8000b02:	4847      	ldr	r0, [pc, #284]	@ (8000c20 <main+0x1c0>)
 8000b04:	f007 fe26 	bl	8008754 <f_lseek>

  // Write uptime back
  fr = f_write(&SDFile, &total_uptime, sizeof(total_uptime), &bytes);
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2204      	movs	r2, #4
 8000b0c:	4946      	ldr	r1, [pc, #280]	@ (8000c28 <main+0x1c8>)
 8000b0e:	4844      	ldr	r0, [pc, #272]	@ (8000c20 <main+0x1c0>)
 8000b10:	f007 fc03 	bl	800831a <f_write>
 8000b14:	4603      	mov	r3, r0
 8000b16:	74fb      	strb	r3, [r7, #19]
  if (fr != FR_OK || bytes != sizeof(total_uptime)) {
 8000b18:	7cfb      	ldrb	r3, [r7, #19]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d102      	bne.n	8000b24 <main+0xc4>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d006      	beq.n	8000b32 <main+0xd2>
      printf("Unable to write: %d\n", fr);
 8000b24:	7cfb      	ldrb	r3, [r7, #19]
 8000b26:	4619      	mov	r1, r3
 8000b28:	4840      	ldr	r0, [pc, #256]	@ (8000c2c <main+0x1cc>)
 8000b2a:	f008 f93b 	bl	8008da4 <iprintf>
      Error_Handler();
 8000b2e:	f000 f929 	bl	8000d84 <Error_Handler>
  }

  f_close(&SDFile);
 8000b32:	483b      	ldr	r0, [pc, #236]	@ (8000c20 <main+0x1c0>)
 8000b34:	f007 fde4 	bl	8008700 <f_close>
//          printf("Unable to create\n");
//          Error_Handler();
//      }
//  }

  uint32_t now = 0, next_blink = 500, next_tick = 1000, loop_cnt = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b40:	61fb      	str	r3, [r7, #28]
 8000b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b46:	61bb      	str	r3, [r7, #24]
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


      now = uwTick;
 8000b4c:	4b38      	ldr	r3, [pc, #224]	@ (8000c30 <main+0x1d0>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	60fb      	str	r3, [r7, #12]
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000b52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b56:	4837      	ldr	r0, [pc, #220]	@ (8000c34 <main+0x1d4>)
 8000b58:	f001 fa6b 	bl	8002032 <HAL_GPIO_TogglePin>

      if (now >= next_blink) {
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d308      	bcc.n	8000b76 <main+0x116>

          HAL_GPIO_TogglePin(GPIOB, LED_Pin);
 8000b64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b68:	4833      	ldr	r0, [pc, #204]	@ (8000c38 <main+0x1d8>)
 8000b6a:	f001 fa62 	bl	8002032 <HAL_GPIO_TogglePin>

          next_blink = now + 500;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000b74:	61fb      	str	r3, [r7, #28]
      }

      if (now >= next_tick) {
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d33f      	bcc.n	8000bfe <main+0x19e>

          //printf("Tick %lu (loop=%lu bd=%lu)\n", now / 1000, loop_cnt, buffers_done);

          if (((now / 1000) % 60) == 0) {
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	4a2e      	ldr	r2, [pc, #184]	@ (8000c3c <main+0x1dc>)
 8000b82:	fba2 2303 	umull	r2, r3, r2, r3
 8000b86:	0999      	lsrs	r1, r3, #6
 8000b88:	4b2d      	ldr	r3, [pc, #180]	@ (8000c40 <main+0x1e0>)
 8000b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8000b8e:	095a      	lsrs	r2, r3, #5
 8000b90:	4613      	mov	r3, r2
 8000b92:	011b      	lsls	r3, r3, #4
 8000b94:	1a9b      	subs	r3, r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	1aca      	subs	r2, r1, r3
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d126      	bne.n	8000bec <main+0x18c>

              ++total_uptime;
 8000b9e:	4b22      	ldr	r3, [pc, #136]	@ (8000c28 <main+0x1c8>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	4a20      	ldr	r2, [pc, #128]	@ (8000c28 <main+0x1c8>)
 8000ba6:	6013      	str	r3, [r2, #0]

              printf("Updating total uptime to %lu minutes\n", total_uptime);
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c28 <main+0x1c8>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4825      	ldr	r0, [pc, #148]	@ (8000c44 <main+0x1e4>)
 8000bb0:	f008 f8f8 	bl	8008da4 <iprintf>

              // Update the total uptime file
              if (f_open(&SDFile, total_uptime_filename, FA_OPEN_EXISTING | FA_WRITE) == FR_OK) {
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	4919      	ldr	r1, [pc, #100]	@ (8000c1c <main+0x1bc>)
 8000bb8:	4819      	ldr	r0, [pc, #100]	@ (8000c20 <main+0x1c0>)
 8000bba:	f007 f8b5 	bl	8007d28 <f_open>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d110      	bne.n	8000be6 <main+0x186>
                  if (f_write(&SDFile, &total_uptime, sizeof(total_uptime), (void*) &wbytes) != FR_OK) {
 8000bc4:	f107 0308 	add.w	r3, r7, #8
 8000bc8:	2204      	movs	r2, #4
 8000bca:	4917      	ldr	r1, [pc, #92]	@ (8000c28 <main+0x1c8>)
 8000bcc:	4814      	ldr	r0, [pc, #80]	@ (8000c20 <main+0x1c0>)
 8000bce:	f007 fba4 	bl	800831a <f_write>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d002      	beq.n	8000bde <main+0x17e>
                      printf("Unable to write\n");
 8000bd8:	481b      	ldr	r0, [pc, #108]	@ (8000c48 <main+0x1e8>)
 8000bda:	f008 f94b 	bl	8008e74 <puts>
                  }
                  f_close(&SDFile);
 8000bde:	4810      	ldr	r0, [pc, #64]	@ (8000c20 <main+0x1c0>)
 8000be0:	f007 fd8e 	bl	8008700 <f_close>
 8000be4:	e002      	b.n	8000bec <main+0x18c>
              } else {
                  printf("Unable to open file\n");
 8000be6:	4819      	ldr	r0, [pc, #100]	@ (8000c4c <main+0x1ec>)
 8000be8:	f008 f944 	bl	8008e74 <puts>
              }

          }

          open_next_file = 0;
 8000bec:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <main+0x1f0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]

          loop_cnt = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
          next_tick = now + 1000;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000bfc:	61bb      	str	r3, [r7, #24]
//
//          ++buffers_done;
//          do_buffer = 0;
//      }

      ++loop_cnt;
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
      now = uwTick;
 8000c04:	e7a2      	b.n	8000b4c <main+0xec>
 8000c06:	bf00      	nop
 8000c08:	20000184 	.word	0x20000184
 8000c0c:	200000dc 	.word	0x200000dc
 8000c10:	2000032c 	.word	0x2000032c
 8000c14:	20000330 	.word	0x20000330
 8000c18:	08009b50 	.word	0x08009b50
 8000c1c:	08009e2c 	.word	0x08009e2c
 8000c20:	20000560 	.word	0x20000560
 8000c24:	08009b6c 	.word	0x08009b6c
 8000c28:	20000250 	.word	0x20000250
 8000c2c:	08009b8c 	.word	0x08009b8c
 8000c30:	20000324 	.word	0x20000324
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40020400 	.word	0x40020400
 8000c3c:	10624dd3 	.word	0x10624dd3
 8000c40:	88888889 	.word	0x88888889
 8000c44:	08009ba4 	.word	0x08009ba4
 8000c48:	08009bcc 	.word	0x08009bcc
 8000c4c:	08009bdc 	.word	0x08009bdc
 8000c50:	20000000 	.word	0x20000000

08000c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b094      	sub	sp, #80	@ 0x50
 8000c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c5a:	f107 0320 	add.w	r3, r7, #32
 8000c5e:	2230      	movs	r2, #48	@ 0x30
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f008 f9e6 	bl	8009034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	4b27      	ldr	r3, [pc, #156]	@ (8000d1c <SystemClock_Config+0xc8>)
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c80:	4a26      	ldr	r2, [pc, #152]	@ (8000d1c <SystemClock_Config+0xc8>)
 8000c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c88:	4b24      	ldr	r3, [pc, #144]	@ (8000d1c <SystemClock_Config+0xc8>)
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c94:	2300      	movs	r3, #0
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <SystemClock_Config+0xcc>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a20      	ldr	r2, [pc, #128]	@ (8000d20 <SystemClock_Config+0xcc>)
 8000c9e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d20 <SystemClock_Config+0xcc>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cac:	607b      	str	r3, [r7, #4]
 8000cae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cb4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cbe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000cc8:	2348      	movs	r3, #72	@ 0x48
 8000cca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd4:	f107 0320 	add.w	r3, r7, #32
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f002 f8c1 	bl	8002e60 <HAL_RCC_OscConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ce4:	f000 f84e 	bl	8000d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce8:	230f      	movs	r3, #15
 8000cea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cec:	2302      	movs	r3, #2
 8000cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cfe:	f107 030c 	add.w	r3, r7, #12
 8000d02:	2102      	movs	r1, #2
 8000d04:	4618      	mov	r0, r3
 8000d06:	f002 fb23 	bl	8003350 <HAL_RCC_ClockConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d10:	f000 f838 	bl	8000d84 <Error_Handler>
  }
}
 8000d14:	bf00      	nop
 8000d16:	3750      	adds	r7, #80	@ 0x50
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40007000 	.word	0x40007000

08000d24 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	e009      	b.n	8000d4a <_write+0x26>
		ITM_SendChar(*ptr++);
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	1c5a      	adds	r2, r3, #1
 8000d3a:	60ba      	str	r2, [r7, #8]
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fe66 	bl	8000a10 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	3301      	adds	r3, #1
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	dbf1      	blt.n	8000d36 <_write+0x12>
	}
	return len;
 8000d52:	687b      	ldr	r3, [r7, #4]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]

	sample_i2s = data_i2s[1];
 8000d64:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <HAL_I2S_RxCpltCallback+0x20>)
 8000d66:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000d6a:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <HAL_I2S_RxCpltCallback+0x24>)
 8000d6c:	801a      	strh	r2, [r3, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000184 	.word	0x20000184
 8000d80:	2000024c 	.word	0x2000024c

08000d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d88:	b672      	cpsid	i
}
 8000d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <Error_Handler+0x8>

08000d90 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000d94:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000d96:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd4 <MX_SDIO_SD_Init+0x44>)
 8000d98:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000da6:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000db2:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  hsd.Init.ClockDiv = 4;   // safe clock speed (~8 MHz)
 8000dbe:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <MX_SDIO_SD_Init+0x40>)
 8000dc0:	2204      	movs	r2, #4
 8000dc2:	619a      	str	r2, [r3, #24]

  /* USER CODE END SDIO_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	20000254 	.word	0x20000254
 8000dd4:	40012c00 	.word	0x40012c00

08000dd8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08c      	sub	sp, #48	@ 0x30
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a3c      	ldr	r2, [pc, #240]	@ (8000ee8 <HAL_SD_MspInit+0x110>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d171      	bne.n	8000ede <HAL_SD_MspInit+0x106>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
 8000dfe:	4b3b      	ldr	r3, [pc, #236]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e02:	4a3a      	ldr	r2, [pc, #232]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0a:	4b38      	ldr	r3, [pc, #224]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
 8000e1a:	4b34      	ldr	r3, [pc, #208]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a33      	ldr	r2, [pc, #204]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e20:	f043 0302 	orr.w	r3, r3, #2
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b31      	ldr	r3, [pc, #196]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	4b2d      	ldr	r3, [pc, #180]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a2c      	ldr	r2, [pc, #176]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e3c:	f043 0304 	orr.w	r3, r3, #4
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b2a      	ldr	r3, [pc, #168]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0304 	and.w	r3, r3, #4
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	4b26      	ldr	r3, [pc, #152]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a25      	ldr	r2, [pc, #148]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b23      	ldr	r3, [pc, #140]	@ (8000eec <HAL_SD_MspInit+0x114>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e70:	2302      	movs	r3, #2
 8000e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e80:	f107 031c 	add.w	r3, r7, #28
 8000e84:	4619      	mov	r1, r3
 8000e86:	481a      	ldr	r0, [pc, #104]	@ (8000ef0 <HAL_SD_MspInit+0x118>)
 8000e88:	f000 ff1e 	bl	8001cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e9e:	230c      	movs	r3, #12
 8000ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4812      	ldr	r0, [pc, #72]	@ (8000ef4 <HAL_SD_MspInit+0x11c>)
 8000eaa:	f000 ff0d 	bl	8001cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec2:	f107 031c 	add.w	r3, r7, #28
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	480b      	ldr	r0, [pc, #44]	@ (8000ef8 <HAL_SD_MspInit+0x120>)
 8000eca:	f000 fefd 	bl	8001cc8 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2031      	movs	r0, #49	@ 0x31
 8000ed4:	f000 fb2f 	bl	8001536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8000ed8:	2031      	movs	r0, #49	@ 0x31
 8000eda:	f000 fb48 	bl	800156e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3730      	adds	r7, #48	@ 0x30
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40012c00 	.word	0x40012c00
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	40020800 	.word	0x40020800
 8000ef8:	40020c00 	.word	0x40020c00

08000efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	603b      	str	r3, [r7, #0]
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	4a08      	ldr	r2, [pc, #32]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f3a:	2007      	movs	r0, #7
 8000f3c:	f000 faf0 	bl	8001520 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40023800 	.word	0x40023800

08000f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <NMI_Handler+0x4>

08000f54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <HardFault_Handler+0x4>

08000f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <MemManage_Handler+0x4>

08000f64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa2:	f000 f9a9 	bl	80012f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000fb0:	4802      	ldr	r0, [pc, #8]	@ (8000fbc <DMA1_Stream3_IRQHandler+0x10>)
 8000fb2:	f000 fc1f 	bl	80017f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000124 	.word	0x20000124

08000fc0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8000fc4:	4802      	ldr	r0, [pc, #8]	@ (8000fd0 <SPI2_IRQHandler+0x10>)
 8000fc6:	f001 fb8b 	bl	80026e0 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200000dc 	.word	0x200000dc

08000fd4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8000fd8:	4802      	ldr	r0, [pc, #8]	@ (8000fe4 <SDIO_IRQHandler+0x10>)
 8000fda:	f003 f947 	bl	800426c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000254 	.word	0x20000254

08000fe8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e00a      	b.n	8001010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffa:	f3af 8000 	nop.w
 8000ffe:	4601      	mov	r1, r0
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60ba      	str	r2, [r7, #8]
 8001006:	b2ca      	uxtb	r2, r1
 8001008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3301      	adds	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	dbf0      	blt.n	8000ffa <_read+0x12>
  }

  return len;
 8001018:	687b      	ldr	r3, [r7, #4]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800102e:	4618      	mov	r0, r3
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
 8001042:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800104a:	605a      	str	r2, [r3, #4]
  return 0;
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <_isatty>:

int _isatty(int file)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001062:	2301      	movs	r3, #1
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001094:	4a14      	ldr	r2, [pc, #80]	@ (80010e8 <_sbrk+0x5c>)
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <_sbrk+0x60>)
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a0:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a8:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <_sbrk+0x64>)
 80010aa:	4a12      	ldr	r2, [pc, #72]	@ (80010f4 <_sbrk+0x68>)
 80010ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d207      	bcs.n	80010cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010bc:	f008 f808 	bl	80090d0 <__errno>
 80010c0:	4603      	mov	r3, r0
 80010c2:	220c      	movs	r2, #12
 80010c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	e009      	b.n	80010e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010cc:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <_sbrk+0x64>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d2:	4b07      	ldr	r3, [pc, #28]	@ (80010f0 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	4a05      	ldr	r2, [pc, #20]	@ (80010f0 <_sbrk+0x64>)
 80010dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20020000 	.word	0x20020000
 80010ec:	00000400 	.word	0x00000400
 80010f0:	200002d8 	.word	0x200002d8
 80010f4:	20000910 	.word	0x20000910

080010f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010fc:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <SystemInit+0x20>)
 80010fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001102:	4a05      	ldr	r2, [pc, #20]	@ (8001118 <SystemInit+0x20>)
 8001104:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001108:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001122:	4a12      	ldr	r2, [pc, #72]	@ (800116c <MX_USART2_UART_Init+0x50>)
 8001124:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001126:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001128:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800112c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001134:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001142:	220c      	movs	r2, #12
 8001144:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001146:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800114c:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 800114e:	2200      	movs	r2, #0
 8001150:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	@ (8001168 <MX_USART2_UART_Init+0x4c>)
 8001154:	f003 fea2 	bl	8004e9c <HAL_UART_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800115e:	f7ff fe11 	bl	8000d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200002dc 	.word	0x200002dc
 800116c:	40004400 	.word	0x40004400

08001170 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	@ 0x28
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a19      	ldr	r2, [pc, #100]	@ (80011f4 <HAL_UART_MspInit+0x84>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d12b      	bne.n	80011ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	4a17      	ldr	r2, [pc, #92]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 800119c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011aa:	613b      	str	r3, [r7, #16]
 80011ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	4a10      	ldr	r2, [pc, #64]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <HAL_UART_MspInit+0x88>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011ca:	230c      	movs	r3, #12
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ce:	2302      	movs	r3, #2
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d6:	2303      	movs	r3, #3
 80011d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011da:	2307      	movs	r3, #7
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4805      	ldr	r0, [pc, #20]	@ (80011fc <HAL_UART_MspInit+0x8c>)
 80011e6:	f000 fd6f 	bl	8001cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	@ 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40004400 	.word	0x40004400
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40020000 	.word	0x40020000

08001200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001200:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001238 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001204:	f7ff ff78 	bl	80010f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001208:	480c      	ldr	r0, [pc, #48]	@ (800123c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800120a:	490d      	ldr	r1, [pc, #52]	@ (8001240 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001210:	e002      	b.n	8001218 <LoopCopyDataInit>

08001212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001216:	3304      	adds	r3, #4

08001218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800121c:	d3f9      	bcc.n	8001212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121e:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001220:	4c0a      	ldr	r4, [pc, #40]	@ (800124c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001224:	e001      	b.n	800122a <LoopFillZerobss>

08001226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001228:	3204      	adds	r2, #4

0800122a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800122c:	d3fb      	bcc.n	8001226 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800122e:	f007 ff55 	bl	80090dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001232:	f7ff fc15 	bl	8000a60 <main>
  bx  lr    
 8001236:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001238:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800123c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001240:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001244:	08009f30 	.word	0x08009f30
  ldr r2, =_sbss
 8001248:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800124c:	20000910 	.word	0x20000910

08001250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001250:	e7fe      	b.n	8001250 <ADC_IRQHandler>
	...

08001254 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001258:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <HAL_Init+0x40>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a0d      	ldr	r2, [pc, #52]	@ (8001294 <HAL_Init+0x40>)
 800125e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001262:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001264:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <HAL_Init+0x40>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <HAL_Init+0x40>)
 800126a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800126e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001270:	4b08      	ldr	r3, [pc, #32]	@ (8001294 <HAL_Init+0x40>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a07      	ldr	r2, [pc, #28]	@ (8001294 <HAL_Init+0x40>)
 8001276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800127a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800127c:	2003      	movs	r0, #3
 800127e:	f000 f94f 	bl	8001520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001282:	2000      	movs	r0, #0
 8001284:	f000 f808 	bl	8001298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001288:	f7ff fe38 	bl	8000efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40023c00 	.word	0x40023c00

08001298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <HAL_InitTick+0x54>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <HAL_InitTick+0x58>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	4619      	mov	r1, r3
 80012aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80012b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f967 	bl	800158a <HAL_SYSTICK_Config>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e00e      	b.n	80012e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2b0f      	cmp	r3, #15
 80012ca:	d80a      	bhi.n	80012e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012cc:	2200      	movs	r2, #0
 80012ce:	6879      	ldr	r1, [r7, #4]
 80012d0:	f04f 30ff 	mov.w	r0, #4294967295
 80012d4:	f000 f92f 	bl	8001536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d8:	4a06      	ldr	r2, [pc, #24]	@ (80012f4 <HAL_InitTick+0x5c>)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012de:	2300      	movs	r3, #0
 80012e0:	e000      	b.n	80012e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000004 	.word	0x20000004
 80012f0:	2000000c 	.word	0x2000000c
 80012f4:	20000008 	.word	0x20000008

080012f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <HAL_IncTick+0x20>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <HAL_IncTick+0x24>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4413      	add	r3, r2
 8001308:	4a04      	ldr	r2, [pc, #16]	@ (800131c <HAL_IncTick+0x24>)
 800130a:	6013      	str	r3, [r2, #0]
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	2000000c 	.word	0x2000000c
 800131c:	20000324 	.word	0x20000324

08001320 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return uwTick;
 8001324:	4b03      	ldr	r3, [pc, #12]	@ (8001334 <HAL_GetTick+0x14>)
 8001326:	681b      	ldr	r3, [r3, #0]
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	20000324 	.word	0x20000324

08001338 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001340:	f7ff ffee 	bl	8001320 <HAL_GetTick>
 8001344:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001350:	d005      	beq.n	800135e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001352:	4b0a      	ldr	r3, [pc, #40]	@ (800137c <HAL_Delay+0x44>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4413      	add	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800135e:	bf00      	nop
 8001360:	f7ff ffde 	bl	8001320 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	429a      	cmp	r2, r3
 800136e:	d8f7      	bhi.n	8001360 <HAL_Delay+0x28>
  {
  }
}
 8001370:	bf00      	nop
 8001372:	bf00      	nop
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000000c 	.word	0x2000000c

08001380 <__NVIC_SetPriorityGrouping>:
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800139c:	4013      	ands	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013b2:	4a04      	ldr	r2, [pc, #16]	@ (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	60d3      	str	r3, [r2, #12]
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_GetPriorityGrouping>:
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	f003 0307 	and.w	r3, r3, #7
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_EnableIRQ>:
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db0b      	blt.n	800140e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	4907      	ldr	r1, [pc, #28]	@ (800141c <__NVIC_EnableIRQ+0x38>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000e100 	.word	0xe000e100

08001420 <__NVIC_SetPriority>:
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	db0a      	blt.n	800144a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	b2da      	uxtb	r2, r3
 8001438:	490c      	ldr	r1, [pc, #48]	@ (800146c <__NVIC_SetPriority+0x4c>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	0112      	lsls	r2, r2, #4
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	440b      	add	r3, r1
 8001444:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001448:	e00a      	b.n	8001460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4908      	ldr	r1, [pc, #32]	@ (8001470 <__NVIC_SetPriority+0x50>)
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	3b04      	subs	r3, #4
 8001458:	0112      	lsls	r2, r2, #4
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	440b      	add	r3, r1
 800145e:	761a      	strb	r2, [r3, #24]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	e000e100 	.word	0xe000e100
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <NVIC_EncodePriority>:
{
 8001474:	b480      	push	{r7}
 8001476:	b089      	sub	sp, #36	@ 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f003 0307 	and.w	r3, r3, #7
 8001486:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f1c3 0307 	rsb	r3, r3, #7
 800148e:	2b04      	cmp	r3, #4
 8001490:	bf28      	it	cs
 8001492:	2304      	movcs	r3, #4
 8001494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	3304      	adds	r3, #4
 800149a:	2b06      	cmp	r3, #6
 800149c:	d902      	bls.n	80014a4 <NVIC_EncodePriority+0x30>
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3b03      	subs	r3, #3
 80014a2:	e000      	b.n	80014a6 <NVIC_EncodePriority+0x32>
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43da      	mvns	r2, r3
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	401a      	ands	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014bc:	f04f 31ff 	mov.w	r1, #4294967295
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	43d9      	mvns	r1, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	4313      	orrs	r3, r2
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3724      	adds	r7, #36	@ 0x24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
	...

080014dc <SysTick_Config>:
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3b01      	subs	r3, #1
 80014e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014ec:	d301      	bcc.n	80014f2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80014ee:	2301      	movs	r3, #1
 80014f0:	e00f      	b.n	8001512 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014f2:	4a0a      	ldr	r2, [pc, #40]	@ (800151c <SysTick_Config+0x40>)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014fa:	210f      	movs	r1, #15
 80014fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001500:	f7ff ff8e 	bl	8001420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001504:	4b05      	ldr	r3, [pc, #20]	@ (800151c <SysTick_Config+0x40>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800150a:	4b04      	ldr	r3, [pc, #16]	@ (800151c <SysTick_Config+0x40>)
 800150c:	2207      	movs	r2, #7
 800150e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	e000e010 	.word	0xe000e010

08001520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff ff29 	bl	8001380 <__NVIC_SetPriorityGrouping>
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af00      	add	r7, sp, #0
 800153c:	4603      	mov	r3, r0
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
 8001542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001548:	f7ff ff3e 	bl	80013c8 <__NVIC_GetPriorityGrouping>
 800154c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	68b9      	ldr	r1, [r7, #8]
 8001552:	6978      	ldr	r0, [r7, #20]
 8001554:	f7ff ff8e 	bl	8001474 <NVIC_EncodePriority>
 8001558:	4602      	mov	r2, r0
 800155a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800155e:	4611      	mov	r1, r2
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ff5d 	bl	8001420 <__NVIC_SetPriority>
}
 8001566:	bf00      	nop
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ff31 	bl	80013e4 <__NVIC_EnableIRQ>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff ffa2 	bl	80014dc <SysTick_Config>
 8001598:	4603      	mov	r3, r0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80015b0:	f7ff feb6 	bl	8001320 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d101      	bne.n	80015c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e099      	b.n	80016f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2202      	movs	r2, #2
 80015c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 0201 	bic.w	r2, r2, #1
 80015de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015e0:	e00f      	b.n	8001602 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015e2:	f7ff fe9d 	bl	8001320 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d908      	bls.n	8001602 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2220      	movs	r2, #32
 80015f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2203      	movs	r2, #3
 80015fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e078      	b.n	80016f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e8      	bne.n	80015e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	4b38      	ldr	r3, [pc, #224]	@ (80016fc <HAL_DMA_Init+0x158>)
 800161c:	4013      	ands	r3, r2
 800161e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800162e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800163a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001646:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800164e:	697a      	ldr	r2, [r7, #20]
 8001650:	4313      	orrs	r3, r2
 8001652:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001658:	2b04      	cmp	r3, #4
 800165a:	d107      	bne.n	800166c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001664:	4313      	orrs	r3, r2
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	4313      	orrs	r3, r2
 800166a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	f023 0307 	bic.w	r3, r3, #7
 8001682:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	4313      	orrs	r3, r2
 800168c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001692:	2b04      	cmp	r3, #4
 8001694:	d117      	bne.n	80016c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	4313      	orrs	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d00e      	beq.n	80016c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f000 fa91 	bl	8001bd0 <DMA_CheckFifoParam>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d008      	beq.n	80016c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2240      	movs	r2, #64	@ 0x40
 80016b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80016c2:	2301      	movs	r3, #1
 80016c4:	e016      	b.n	80016f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 fa48 	bl	8001b64 <DMA_CalcBaseAndBitshift>
 80016d4:	4603      	mov	r3, r0
 80016d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016dc:	223f      	movs	r2, #63	@ 0x3f
 80016de:	409a      	lsls	r2, r3
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	f010803f 	.word	0xf010803f

08001700 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
 800170c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001716:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800171e:	2b01      	cmp	r3, #1
 8001720:	d101      	bne.n	8001726 <HAL_DMA_Start_IT+0x26>
 8001722:	2302      	movs	r3, #2
 8001724:	e040      	b.n	80017a8 <HAL_DMA_Start_IT+0xa8>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2201      	movs	r2, #1
 800172a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b01      	cmp	r3, #1
 8001738:	d12f      	bne.n	800179a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2202      	movs	r2, #2
 800173e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2200      	movs	r2, #0
 8001746:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f000 f9da 	bl	8001b08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001758:	223f      	movs	r2, #63	@ 0x3f
 800175a:	409a      	lsls	r2, r3
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 0216 	orr.w	r2, r2, #22
 800176e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001774:	2b00      	cmp	r3, #0
 8001776:	d007      	beq.n	8001788 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f042 0208 	orr.w	r2, r2, #8
 8001786:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f042 0201 	orr.w	r2, r2, #1
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	e005      	b.n	80017a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80017a2:	2302      	movs	r3, #2
 80017a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80017a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d004      	beq.n	80017ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2280      	movs	r2, #128	@ 0x80
 80017c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00c      	b.n	80017e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2205      	movs	r2, #5
 80017d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 0201 	bic.w	r2, r2, #1
 80017e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001800:	4b8e      	ldr	r3, [pc, #568]	@ (8001a3c <HAL_DMA_IRQHandler+0x248>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a8e      	ldr	r2, [pc, #568]	@ (8001a40 <HAL_DMA_IRQHandler+0x24c>)
 8001806:	fba2 2303 	umull	r2, r3, r2, r3
 800180a:	0a9b      	lsrs	r3, r3, #10
 800180c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001812:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800181e:	2208      	movs	r2, #8
 8001820:	409a      	lsls	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d01a      	beq.n	8001860 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	2b00      	cmp	r3, #0
 8001836:	d013      	beq.n	8001860 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0204 	bic.w	r2, r2, #4
 8001846:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184c:	2208      	movs	r2, #8
 800184e:	409a      	lsls	r2, r3
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001858:	f043 0201 	orr.w	r2, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001864:	2201      	movs	r2, #1
 8001866:	409a      	lsls	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4013      	ands	r3, r2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d012      	beq.n	8001896 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00b      	beq.n	8001896 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001882:	2201      	movs	r2, #1
 8001884:	409a      	lsls	r2, r3
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800188e:	f043 0202 	orr.w	r2, r3, #2
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189a:	2204      	movs	r2, #4
 800189c:	409a      	lsls	r2, r3
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	4013      	ands	r3, r2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d012      	beq.n	80018cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00b      	beq.n	80018cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b8:	2204      	movs	r2, #4
 80018ba:	409a      	lsls	r2, r3
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018c4:	f043 0204 	orr.w	r2, r3, #4
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d0:	2210      	movs	r2, #16
 80018d2:	409a      	lsls	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4013      	ands	r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d043      	beq.n	8001964 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d03c      	beq.n	8001964 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ee:	2210      	movs	r2, #16
 80018f0:	409a      	lsls	r2, r3
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d018      	beq.n	8001936 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d108      	bne.n	8001924 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	2b00      	cmp	r3, #0
 8001918:	d024      	beq.n	8001964 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	4798      	blx	r3
 8001922:	e01f      	b.n	8001964 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001928:	2b00      	cmp	r3, #0
 800192a:	d01b      	beq.n	8001964 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	4798      	blx	r3
 8001934:	e016      	b.n	8001964 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001940:	2b00      	cmp	r3, #0
 8001942:	d107      	bne.n	8001954 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 0208 	bic.w	r2, r2, #8
 8001952:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001968:	2220      	movs	r2, #32
 800196a:	409a      	lsls	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4013      	ands	r3, r2
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 808f 	beq.w	8001a94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0310 	and.w	r3, r3, #16
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 8087 	beq.w	8001a94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800198a:	2220      	movs	r2, #32
 800198c:	409a      	lsls	r2, r3
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001998:	b2db      	uxtb	r3, r3
 800199a:	2b05      	cmp	r3, #5
 800199c:	d136      	bne.n	8001a0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f022 0216 	bic.w	r2, r2, #22
 80019ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	695a      	ldr	r2, [r3, #20]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d103      	bne.n	80019ce <HAL_DMA_IRQHandler+0x1da>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d007      	beq.n	80019de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 0208 	bic.w	r2, r2, #8
 80019dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e2:	223f      	movs	r2, #63	@ 0x3f
 80019e4:	409a      	lsls	r2, r3
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d07e      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	4798      	blx	r3
        }
        return;
 8001a0a:	e079      	b.n	8001b00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d01d      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10d      	bne.n	8001a44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d031      	beq.n	8001a94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	4798      	blx	r3
 8001a38:	e02c      	b.n	8001a94 <HAL_DMA_IRQHandler+0x2a0>
 8001a3a:	bf00      	nop
 8001a3c:	20000004 	.word	0x20000004
 8001a40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d023      	beq.n	8001a94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	4798      	blx	r3
 8001a54:	e01e      	b.n	8001a94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10f      	bne.n	8001a84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0210 	bic.w	r2, r2, #16
 8001a72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d032      	beq.n	8001b02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d022      	beq.n	8001aee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2205      	movs	r2, #5
 8001aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0201 	bic.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d307      	bcc.n	8001adc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1f2      	bne.n	8001ac0 <HAL_DMA_IRQHandler+0x2cc>
 8001ada:	e000      	b.n	8001ade <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001adc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	4798      	blx	r3
 8001afe:	e000      	b.n	8001b02 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b00:	bf00      	nop
    }
  }
}
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
 8001b14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b40      	cmp	r3, #64	@ 0x40
 8001b34:	d108      	bne.n	8001b48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b46:	e007      	b.n	8001b58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68ba      	ldr	r2, [r7, #8]
 8001b4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	60da      	str	r2, [r3, #12]
}
 8001b58:	bf00      	nop
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	3b10      	subs	r3, #16
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <DMA_CalcBaseAndBitshift+0x64>)
 8001b76:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001b7e:	4a13      	ldr	r2, [pc, #76]	@ (8001bcc <DMA_CalcBaseAndBitshift+0x68>)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4413      	add	r3, r2
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d909      	bls.n	8001ba6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001b9a:	f023 0303 	bic.w	r3, r3, #3
 8001b9e:	1d1a      	adds	r2, r3, #4
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ba4:	e007      	b.n	8001bb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bae:	f023 0303 	bic.w	r3, r3, #3
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	aaaaaaab 	.word	0xaaaaaaab
 8001bcc:	08009e50 	.word	0x08009e50

08001bd0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d11f      	bne.n	8001c2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d856      	bhi.n	8001c9e <DMA_CheckFifoParam+0xce>
 8001bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf8 <DMA_CheckFifoParam+0x28>)
 8001bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf6:	bf00      	nop
 8001bf8:	08001c09 	.word	0x08001c09
 8001bfc:	08001c1b 	.word	0x08001c1b
 8001c00:	08001c09 	.word	0x08001c09
 8001c04:	08001c9f 	.word	0x08001c9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d046      	beq.n	8001ca2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c18:	e043      	b.n	8001ca2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c22:	d140      	bne.n	8001ca6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c28:	e03d      	b.n	8001ca6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c32:	d121      	bne.n	8001c78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d837      	bhi.n	8001caa <DMA_CheckFifoParam+0xda>
 8001c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c40 <DMA_CheckFifoParam+0x70>)
 8001c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c40:	08001c51 	.word	0x08001c51
 8001c44:	08001c57 	.word	0x08001c57
 8001c48:	08001c51 	.word	0x08001c51
 8001c4c:	08001c69 	.word	0x08001c69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	73fb      	strb	r3, [r7, #15]
      break;
 8001c54:	e030      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d025      	beq.n	8001cae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c66:	e022      	b.n	8001cae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c70:	d11f      	bne.n	8001cb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001c76:	e01c      	b.n	8001cb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d903      	bls.n	8001c86 <DMA_CheckFifoParam+0xb6>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d003      	beq.n	8001c8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001c84:	e018      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
      break;
 8001c8a:	e015      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00e      	beq.n	8001cb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c9c:	e00b      	b.n	8001cb6 <DMA_CheckFifoParam+0xe6>
      break;
 8001c9e:	bf00      	nop
 8001ca0:	e00a      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ca2:	bf00      	nop
 8001ca4:	e008      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ca6:	bf00      	nop
 8001ca8:	e006      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001caa:	bf00      	nop
 8001cac:	e004      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cae:	bf00      	nop
 8001cb0:	e002      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001cb2:	bf00      	nop
 8001cb4:	e000      	b.n	8001cb8 <DMA_CheckFifoParam+0xe8>
      break;
 8001cb6:	bf00      	nop
    }
  } 
  
  return status; 
 8001cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop

08001cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	e159      	b.n	8001f98 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f040 8148 	bne.w	8001f92 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d005      	beq.n	8001d1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d130      	bne.n	8001d7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	69b9      	ldr	r1, [r7, #24]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80a2 	beq.w	8001f92 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b57      	ldr	r3, [pc, #348]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a56      	ldr	r2, [pc, #344]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b54      	ldr	r3, [pc, #336]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6a:	4a52      	ldr	r2, [pc, #328]	@ (8001fb4 <HAL_GPIO_Init+0x2ec>)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a49      	ldr	r2, [pc, #292]	@ (8001fb8 <HAL_GPIO_Init+0x2f0>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d019      	beq.n	8001eca <HAL_GPIO_Init+0x202>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a48      	ldr	r2, [pc, #288]	@ (8001fbc <HAL_GPIO_Init+0x2f4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0x1fe>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a47      	ldr	r2, [pc, #284]	@ (8001fc0 <HAL_GPIO_Init+0x2f8>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_GPIO_Init+0x1fa>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a46      	ldr	r2, [pc, #280]	@ (8001fc4 <HAL_GPIO_Init+0x2fc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d007      	beq.n	8001ebe <HAL_GPIO_Init+0x1f6>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a45      	ldr	r2, [pc, #276]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_GPIO_Init+0x1f2>
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	e008      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001eba:	2307      	movs	r3, #7
 8001ebc:	e006      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e004      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e002      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	f002 0203 	and.w	r2, r2, #3
 8001ed2:	0092      	lsls	r2, r2, #2
 8001ed4:	4093      	lsls	r3, r2
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001edc:	4935      	ldr	r1, [pc, #212]	@ (8001fb4 <HAL_GPIO_Init+0x2ec>)
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	089b      	lsrs	r3, r3, #2
 8001ee2:	3302      	adds	r3, #2
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eea:	4b38      	ldr	r3, [pc, #224]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f14:	4b2d      	ldr	r3, [pc, #180]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	4013      	ands	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f38:	4a24      	ldr	r2, [pc, #144]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f3e:	4b23      	ldr	r3, [pc, #140]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f62:	4a1a      	ldr	r2, [pc, #104]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f68:	4b18      	ldr	r3, [pc, #96]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	3301      	adds	r3, #1
 8001f96:	61fb      	str	r3, [r7, #28]
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	2b0f      	cmp	r3, #15
 8001f9c:	f67f aea2 	bls.w	8001ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fa0:	bf00      	nop
 8001fa2:	bf00      	nop
 8001fa4:	3724      	adds	r7, #36	@ 0x24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40013800 	.word	0x40013800
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020c00 	.word	0x40020c00
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40013c00 	.word	0x40013c00

08001fd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	887b      	ldrh	r3, [r7, #2]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
 8001fec:	e001      	b.n	8001ff2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	807b      	strh	r3, [r7, #2]
 800200c:	4613      	mov	r3, r2
 800200e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002010:	787b      	ldrb	r3, [r7, #1]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002016:	887a      	ldrh	r2, [r7, #2]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800201c:	e003      	b.n	8002026 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800201e:	887b      	ldrh	r3, [r7, #2]
 8002020:	041a      	lsls	r2, r3, #16
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	619a      	str	r2, [r3, #24]
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002032:	b480      	push	{r7}
 8002034:	b085      	sub	sp, #20
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	460b      	mov	r3, r1
 800203c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002044:	887a      	ldrh	r2, [r7, #2]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	4013      	ands	r3, r2
 800204a:	041a      	lsls	r2, r3, #16
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	43d9      	mvns	r1, r3
 8002050:	887b      	ldrh	r3, [r7, #2]
 8002052:	400b      	ands	r3, r1
 8002054:	431a      	orrs	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	619a      	str	r2, [r3, #24]
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e12b      	b.n	80022d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d106      	bne.n	8002094 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7fe fb66 	bl	8000760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2224      	movs	r2, #36	@ 0x24
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 0201 	bic.w	r2, r2, #1
 80020aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020cc:	f001 fb38 	bl	8003740 <HAL_RCC_GetPCLK1Freq>
 80020d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4a81      	ldr	r2, [pc, #516]	@ (80022dc <HAL_I2C_Init+0x274>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d807      	bhi.n	80020ec <HAL_I2C_Init+0x84>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	4a80      	ldr	r2, [pc, #512]	@ (80022e0 <HAL_I2C_Init+0x278>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	bf94      	ite	ls
 80020e4:	2301      	movls	r3, #1
 80020e6:	2300      	movhi	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	e006      	b.n	80020fa <HAL_I2C_Init+0x92>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4a7d      	ldr	r2, [pc, #500]	@ (80022e4 <HAL_I2C_Init+0x27c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	bf94      	ite	ls
 80020f4:	2301      	movls	r3, #1
 80020f6:	2300      	movhi	r3, #0
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e0e7      	b.n	80022d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	4a78      	ldr	r2, [pc, #480]	@ (80022e8 <HAL_I2C_Init+0x280>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	0c9b      	lsrs	r3, r3, #18
 800210c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	4a6a      	ldr	r2, [pc, #424]	@ (80022dc <HAL_I2C_Init+0x274>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d802      	bhi.n	800213c <HAL_I2C_Init+0xd4>
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	3301      	adds	r3, #1
 800213a:	e009      	b.n	8002150 <HAL_I2C_Init+0xe8>
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002142:	fb02 f303 	mul.w	r3, r2, r3
 8002146:	4a69      	ldr	r2, [pc, #420]	@ (80022ec <HAL_I2C_Init+0x284>)
 8002148:	fba2 2303 	umull	r2, r3, r2, r3
 800214c:	099b      	lsrs	r3, r3, #6
 800214e:	3301      	adds	r3, #1
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	430b      	orrs	r3, r1
 8002156:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002162:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	495c      	ldr	r1, [pc, #368]	@ (80022dc <HAL_I2C_Init+0x274>)
 800216c:	428b      	cmp	r3, r1
 800216e:	d819      	bhi.n	80021a4 <HAL_I2C_Init+0x13c>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	1e59      	subs	r1, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	fbb1 f3f3 	udiv	r3, r1, r3
 800217e:	1c59      	adds	r1, r3, #1
 8002180:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002184:	400b      	ands	r3, r1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00a      	beq.n	80021a0 <HAL_I2C_Init+0x138>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1e59      	subs	r1, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	fbb1 f3f3 	udiv	r3, r1, r3
 8002198:	3301      	adds	r3, #1
 800219a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800219e:	e051      	b.n	8002244 <HAL_I2C_Init+0x1dc>
 80021a0:	2304      	movs	r3, #4
 80021a2:	e04f      	b.n	8002244 <HAL_I2C_Init+0x1dc>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d111      	bne.n	80021d0 <HAL_I2C_Init+0x168>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1e58      	subs	r0, r3, #1
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6859      	ldr	r1, [r3, #4]
 80021b4:	460b      	mov	r3, r1
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	440b      	add	r3, r1
 80021ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	bf0c      	ite	eq
 80021c8:	2301      	moveq	r3, #1
 80021ca:	2300      	movne	r3, #0
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	e012      	b.n	80021f6 <HAL_I2C_Init+0x18e>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1e58      	subs	r0, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6859      	ldr	r1, [r3, #4]
 80021d8:	460b      	mov	r3, r1
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	0099      	lsls	r1, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021e6:	3301      	adds	r3, #1
 80021e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	bf0c      	ite	eq
 80021f0:	2301      	moveq	r3, #1
 80021f2:	2300      	movne	r3, #0
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_I2C_Init+0x196>
 80021fa:	2301      	movs	r3, #1
 80021fc:	e022      	b.n	8002244 <HAL_I2C_Init+0x1dc>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d10e      	bne.n	8002224 <HAL_I2C_Init+0x1bc>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1e58      	subs	r0, r3, #1
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6859      	ldr	r1, [r3, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	440b      	add	r3, r1
 8002214:	fbb0 f3f3 	udiv	r3, r0, r3
 8002218:	3301      	adds	r3, #1
 800221a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800221e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002222:	e00f      	b.n	8002244 <HAL_I2C_Init+0x1dc>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	1e58      	subs	r0, r3, #1
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6859      	ldr	r1, [r3, #4]
 800222c:	460b      	mov	r3, r1
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	0099      	lsls	r1, r3, #2
 8002234:	440b      	add	r3, r1
 8002236:	fbb0 f3f3 	udiv	r3, r0, r3
 800223a:	3301      	adds	r3, #1
 800223c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002240:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	6809      	ldr	r1, [r1, #0]
 8002248:	4313      	orrs	r3, r2
 800224a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69da      	ldr	r2, [r3, #28]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002272:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6911      	ldr	r1, [r2, #16]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	68d2      	ldr	r2, [r2, #12]
 800227e:	4311      	orrs	r1, r2
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	430b      	orrs	r3, r1
 8002286:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	695a      	ldr	r2, [r3, #20]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2220      	movs	r2, #32
 80022be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	000186a0 	.word	0x000186a0
 80022e0:	001e847f 	.word	0x001e847f
 80022e4:	003d08ff 	.word	0x003d08ff
 80022e8:	431bde83 	.word	0x431bde83
 80022ec:	10624dd3 	.word	0x10624dd3

080022f0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e128      	b.n	8002554 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d109      	bne.n	8002322 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a90      	ldr	r2, [pc, #576]	@ (800255c <HAL_I2S_Init+0x26c>)
 800231a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7fe fa95 	bl	800084c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2202      	movs	r2, #2
 8002326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002338:	f023 030f 	bic.w	r3, r3, #15
 800233c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2202      	movs	r2, #2
 8002344:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	2b02      	cmp	r3, #2
 800234c:	d060      	beq.n	8002410 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002356:	2310      	movs	r3, #16
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	e001      	b.n	8002360 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800235c:	2320      	movs	r3, #32
 800235e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2b20      	cmp	r3, #32
 8002366:	d802      	bhi.n	800236e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800236e:	2001      	movs	r0, #1
 8002370:	f001 fafe 	bl	8003970 <HAL_RCCEx_GetPeriphCLKFreq>
 8002374:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800237e:	d125      	bne.n	80023cc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d010      	beq.n	80023aa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	461a      	mov	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a4:	3305      	adds	r3, #5
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	e01f      	b.n	80023ea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	461a      	mov	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	3305      	adds	r3, #5
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	e00e      	b.n	80023ea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80023d4:	4613      	mov	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	461a      	mov	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	3305      	adds	r3, #5
 80023e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	4a5c      	ldr	r2, [pc, #368]	@ (8002560 <HAL_I2S_Init+0x270>)
 80023ee:	fba2 2303 	umull	r2, r3, r2, r3
 80023f2:	08db      	lsrs	r3, r3, #3
 80023f4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	085b      	lsrs	r3, r3, #1
 8002406:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	e003      	b.n	8002418 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002410:	2302      	movs	r3, #2
 8002412:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d902      	bls.n	8002424 <HAL_I2S_Init+0x134>
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	2bff      	cmp	r3, #255	@ 0xff
 8002422:	d907      	bls.n	8002434 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002428:	f043 0210 	orr.w	r2, r3, #16
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e08f      	b.n	8002554 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	ea42 0103 	orr.w	r1, r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	430a      	orrs	r2, r1
 8002446:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002452:	f023 030f 	bic.w	r3, r3, #15
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6851      	ldr	r1, [r2, #4]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	6892      	ldr	r2, [r2, #8]
 800245e:	4311      	orrs	r1, r2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	68d2      	ldr	r2, [r2, #12]
 8002464:	4311      	orrs	r1, r2
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6992      	ldr	r2, [r2, #24]
 800246a:	430a      	orrs	r2, r1
 800246c:	431a      	orrs	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002476:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d161      	bne.n	8002544 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a38      	ldr	r2, [pc, #224]	@ (8002564 <HAL_I2S_Init+0x274>)
 8002484:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a37      	ldr	r2, [pc, #220]	@ (8002568 <HAL_I2S_Init+0x278>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d101      	bne.n	8002494 <HAL_I2S_Init+0x1a4>
 8002490:	4b36      	ldr	r3, [pc, #216]	@ (800256c <HAL_I2S_Init+0x27c>)
 8002492:	e001      	b.n	8002498 <HAL_I2S_Init+0x1a8>
 8002494:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	4932      	ldr	r1, [pc, #200]	@ (8002568 <HAL_I2S_Init+0x278>)
 80024a0:	428a      	cmp	r2, r1
 80024a2:	d101      	bne.n	80024a8 <HAL_I2S_Init+0x1b8>
 80024a4:	4a31      	ldr	r2, [pc, #196]	@ (800256c <HAL_I2S_Init+0x27c>)
 80024a6:	e001      	b.n	80024ac <HAL_I2S_Init+0x1bc>
 80024a8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80024ac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80024b0:	f023 030f 	bic.w	r3, r3, #15
 80024b4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002568 <HAL_I2S_Init+0x278>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d101      	bne.n	80024c4 <HAL_I2S_Init+0x1d4>
 80024c0:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <HAL_I2S_Init+0x27c>)
 80024c2:	e001      	b.n	80024c8 <HAL_I2S_Init+0x1d8>
 80024c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024c8:	2202      	movs	r2, #2
 80024ca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a25      	ldr	r2, [pc, #148]	@ (8002568 <HAL_I2S_Init+0x278>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d101      	bne.n	80024da <HAL_I2S_Init+0x1ea>
 80024d6:	4b25      	ldr	r3, [pc, #148]	@ (800256c <HAL_I2S_Init+0x27c>)
 80024d8:	e001      	b.n	80024de <HAL_I2S_Init+0x1ee>
 80024da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024ea:	d003      	beq.n	80024f4 <HAL_I2S_Init+0x204>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d103      	bne.n	80024fc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80024f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	e001      	b.n	8002500 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80024fc:	2300      	movs	r3, #0
 80024fe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800250a:	4313      	orrs	r3, r2
 800250c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002514:	4313      	orrs	r3, r2
 8002516:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800251e:	4313      	orrs	r3, r2
 8002520:	b29a      	uxth	r2, r3
 8002522:	897b      	ldrh	r3, [r7, #10]
 8002524:	4313      	orrs	r3, r2
 8002526:	b29b      	uxth	r3, r3
 8002528:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800252c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a0d      	ldr	r2, [pc, #52]	@ (8002568 <HAL_I2S_Init+0x278>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d101      	bne.n	800253c <HAL_I2S_Init+0x24c>
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <HAL_I2S_Init+0x27c>)
 800253a:	e001      	b.n	8002540 <HAL_I2S_Init+0x250>
 800253c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002540:	897a      	ldrh	r2, [r7, #10]
 8002542:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2201      	movs	r2, #1
 800254e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3720      	adds	r7, #32
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	08002899 	.word	0x08002899
 8002560:	cccccccd 	.word	0xcccccccd
 8002564:	080029ad 	.word	0x080029ad
 8002568:	40003800 	.word	0x40003800
 800256c:	40003400 	.word	0x40003400

08002570 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	4613      	mov	r3, r2
 800257c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <HAL_I2S_Receive_DMA+0x1a>
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e09d      	b.n	80026ca <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b01      	cmp	r3, #1
 8002598:	d001      	beq.n	800259e <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 800259a:	2302      	movs	r3, #2
 800259c:	e095      	b.n	80026ca <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d101      	bne.n	80025ae <HAL_I2S_Receive_DMA+0x3e>
 80025aa:	2302      	movs	r3, #2
 80025ac:	e08d      	b.n	80026ca <HAL_I2S_Receive_DMA+0x15a>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2204      	movs	r2, #4
 80025ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2200      	movs	r2, #0
 80025c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d002      	beq.n	80025e2 <HAL_I2S_Receive_DMA+0x72>
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	2b05      	cmp	r3, #5
 80025e0:	d10a      	bne.n	80025f8 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80025e2:	88fb      	ldrh	r3, [r7, #6]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80025ec:	88fb      	ldrh	r3, [r7, #6]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	865a      	strh	r2, [r3, #50]	@ 0x32
 80025f6:	e005      	b.n	8002604 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	88fa      	ldrh	r2, [r7, #6]
 80025fc:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002608:	4a32      	ldr	r2, [pc, #200]	@ (80026d4 <HAL_I2S_Receive_DMA+0x164>)
 800260a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002610:	4a31      	ldr	r2, [pc, #196]	@ (80026d8 <HAL_I2S_Receive_DMA+0x168>)
 8002612:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002618:	4a30      	ldr	r2, [pc, #192]	@ (80026dc <HAL_I2S_Receive_DMA+0x16c>)
 800261a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800262a:	d10a      	bne.n	8002642 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800262c:	2300      	movs	r3, #0
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	613b      	str	r3, [r7, #16]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	613b      	str	r3, [r7, #16]
 8002640:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	330c      	adds	r3, #12
 800264c:	4619      	mov	r1, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002658:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800265a:	f7ff f851 	bl	8001700 <HAL_DMA_Start_IT>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00f      	beq.n	8002684 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	f043 0208 	orr.w	r2, r3, #8
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e022      	b.n	80026ca <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f042 0201 	orr.w	r2, r2, #1
 80026a8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d107      	bne.n	80026c8 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	69da      	ldr	r2, [r3, #28]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80026c6:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	08002777 	.word	0x08002777
 80026d8:	08002735 	.word	0x08002735
 80026dc:	08002793 	.word	0x08002793

080026e0 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	4798      	blx	r3
}
 80026f0:	bf00      	nop
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002740:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10e      	bne.n	8002768 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 0201 	bic.w	r2, r2, #1
 8002758:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f7fe faf7 	bl	8000d5c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002782:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f7ff ffc1 	bl	800270c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800279e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f022 0203 	bic.w	r2, r2, #3
 80027ae:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c8:	f043 0208 	orr.w	r2, r3, #8
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7ff ffa5 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ea:	881a      	ldrh	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f6:	1c9a      	adds	r2, r3, #2
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002800:	b29b      	uxth	r3, r3
 8002802:	3b01      	subs	r3, #1
 8002804:	b29a      	uxth	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10e      	bne.n	8002832 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002822:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ff63 	bl	80026f8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68da      	ldr	r2, [r3, #12]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284c:	b292      	uxth	r2, r2
 800284e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002854:	1c9a      	adds	r2, r3, #2
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800285e:	b29b      	uxth	r3, r3
 8002860:	3b01      	subs	r3, #1
 8002862:	b29a      	uxth	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800286c:	b29b      	uxth	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10e      	bne.n	8002890 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002880:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7fe fa66 	bl	8000d5c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d13a      	bne.n	800292a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d109      	bne.n	80028d2 <I2S_IRQHandler+0x3a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c8:	2b40      	cmp	r3, #64	@ 0x40
 80028ca:	d102      	bne.n	80028d2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7ff ffb4 	bl	800283a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d8:	2b40      	cmp	r3, #64	@ 0x40
 80028da:	d126      	bne.n	800292a <I2S_IRQHandler+0x92>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 0320 	and.w	r3, r3, #32
 80028e6:	2b20      	cmp	r3, #32
 80028e8:	d11f      	bne.n	800292a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028f8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	613b      	str	r3, [r7, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291c:	f043 0202 	orr.w	r2, r3, #2
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7ff fefb 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b03      	cmp	r3, #3
 8002934:	d136      	bne.n	80029a4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b02      	cmp	r3, #2
 800293e:	d109      	bne.n	8002954 <I2S_IRQHandler+0xbc>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800294a:	2b80      	cmp	r3, #128	@ 0x80
 800294c:	d102      	bne.n	8002954 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff ff45 	bl	80027de <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b08      	cmp	r3, #8
 800295c:	d122      	bne.n	80029a4 <I2S_IRQHandler+0x10c>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0320 	and.w	r3, r3, #32
 8002968:	2b20      	cmp	r3, #32
 800296a:	d11b      	bne.n	80029a4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800297a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	f043 0204 	orr.w	r2, r3, #4
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff febe 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80029a4:	bf00      	nop
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a92      	ldr	r2, [pc, #584]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d101      	bne.n	80029ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80029c6:	4b92      	ldr	r3, [pc, #584]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029c8:	e001      	b.n	80029ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80029ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a8b      	ldr	r2, [pc, #556]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d101      	bne.n	80029e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80029e4:	4b8a      	ldr	r3, [pc, #552]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029e6:	e001      	b.n	80029ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80029e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029f8:	d004      	beq.n	8002a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f040 8099 	bne.w	8002b36 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d107      	bne.n	8002a1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f925 	bl	8002c68 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d107      	bne.n	8002a38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f9c8 	bl	8002dc8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a3e:	2b40      	cmp	r3, #64	@ 0x40
 8002a40:	d13a      	bne.n	8002ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	f003 0320 	and.w	r3, r3, #32
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d035      	beq.n	8002ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a6e      	ldr	r2, [pc, #440]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002a56:	4b6e      	ldr	r3, [pc, #440]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a58:	e001      	b.n	8002a5e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002a5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4969      	ldr	r1, [pc, #420]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a66:	428b      	cmp	r3, r1
 8002a68:	d101      	bne.n	8002a6e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002a6a:	4b69      	ldr	r3, [pc, #420]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a6c:	e001      	b.n	8002a72 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002a6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a76:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aaa:	f043 0202 	orr.w	r2, r3, #2
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff fe34 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	f040 80c3 	bne.w	8002c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 80bd 	beq.w	8002c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ade:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a49      	ldr	r2, [pc, #292]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d101      	bne.n	8002aee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002aea:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002aec:	e001      	b.n	8002af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002aee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4944      	ldr	r1, [pc, #272]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002afa:	428b      	cmp	r3, r1
 8002afc:	d101      	bne.n	8002b02 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002afe:	4b44      	ldr	r3, [pc, #272]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b00:	e001      	b.n	8002b06 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002b02:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b0a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	60bb      	str	r3, [r7, #8]
 8002b18:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b26:	f043 0204 	orr.w	r2, r3, #4
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7ff fdf6 	bl	8002720 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b34:	e089      	b.n	8002c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d107      	bne.n	8002b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f8be 	bl	8002ccc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d107      	bne.n	8002b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d002      	beq.n	8002b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f8fd 	bl	8002d64 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b70:	2b40      	cmp	r3, #64	@ 0x40
 8002b72:	d12f      	bne.n	8002bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 0320 	and.w	r3, r3, #32
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d02a      	beq.n	8002bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b8c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a1e      	ldr	r2, [pc, #120]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d101      	bne.n	8002b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002b98:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b9a:	e001      	b.n	8002ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002b9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4919      	ldr	r1, [pc, #100]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ba8:	428b      	cmp	r3, r1
 8002baa:	d101      	bne.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002bac:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002bae:	e001      	b.n	8002bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002bb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bb4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002bb8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	f043 0202 	orr.w	r2, r3, #2
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff fda6 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d136      	bne.n	8002c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d031      	beq.n	8002c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a07      	ldr	r2, [pc, #28]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d101      	bne.n	8002bf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002bf2:	4b07      	ldr	r3, [pc, #28]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002bf4:	e001      	b.n	8002bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002bf6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4902      	ldr	r1, [pc, #8]	@ (8002c0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c02:	428b      	cmp	r3, r1
 8002c04:	d106      	bne.n	8002c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002c06:	4b02      	ldr	r3, [pc, #8]	@ (8002c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c08:	e006      	b.n	8002c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002c0a:	bf00      	nop
 8002c0c:	40003800 	.word	0x40003800
 8002c10:	40003400 	.word	0x40003400
 8002c14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c1c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3a:	f043 0204 	orr.w	r2, r3, #4
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff fd6c 	bl	8002720 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c48:	e000      	b.n	8002c4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c4a:	bf00      	nop
}
 8002c4c:	bf00      	nop
 8002c4e:	3720      	adds	r7, #32
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	1c99      	adds	r1, r3, #2
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6251      	str	r1, [r2, #36]	@ 0x24
 8002c7a:	881a      	ldrh	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d113      	bne.n	8002cc2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ca8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d106      	bne.n	8002cc2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff ffc9 	bl	8002c54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
	...

08002ccc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd8:	1c99      	adds	r1, r3, #2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6251      	str	r1, [r2, #36]	@ 0x24
 8002cde:	8819      	ldrh	r1, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d5c <I2SEx_TxISR_I2SExt+0x90>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d101      	bne.n	8002cee <I2SEx_TxISR_I2SExt+0x22>
 8002cea:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <I2SEx_TxISR_I2SExt+0x94>)
 8002cec:	e001      	b.n	8002cf2 <I2SEx_TxISR_I2SExt+0x26>
 8002cee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cf2:	460a      	mov	r2, r1
 8002cf4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d121      	bne.n	8002d52 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a12      	ldr	r2, [pc, #72]	@ (8002d5c <I2SEx_TxISR_I2SExt+0x90>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d101      	bne.n	8002d1c <I2SEx_TxISR_I2SExt+0x50>
 8002d18:	4b11      	ldr	r3, [pc, #68]	@ (8002d60 <I2SEx_TxISR_I2SExt+0x94>)
 8002d1a:	e001      	b.n	8002d20 <I2SEx_TxISR_I2SExt+0x54>
 8002d1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	490d      	ldr	r1, [pc, #52]	@ (8002d5c <I2SEx_TxISR_I2SExt+0x90>)
 8002d28:	428b      	cmp	r3, r1
 8002d2a:	d101      	bne.n	8002d30 <I2SEx_TxISR_I2SExt+0x64>
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <I2SEx_TxISR_I2SExt+0x94>)
 8002d2e:	e001      	b.n	8002d34 <I2SEx_TxISR_I2SExt+0x68>
 8002d30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d34:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d106      	bne.n	8002d52 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f7ff ff81 	bl	8002c54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40003800 	.word	0x40003800
 8002d60:	40003400 	.word	0x40003400

08002d64 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68d8      	ldr	r0, [r3, #12]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d76:	1c99      	adds	r1, r3, #2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002d7c:	b282      	uxth	r2, r0
 8002d7e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d113      	bne.n	8002dc0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002da6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ff4a 	bl	8002c54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a20      	ldr	r2, [pc, #128]	@ (8002e58 <I2SEx_RxISR_I2SExt+0x90>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d101      	bne.n	8002dde <I2SEx_RxISR_I2SExt+0x16>
 8002dda:	4b20      	ldr	r3, [pc, #128]	@ (8002e5c <I2SEx_RxISR_I2SExt+0x94>)
 8002ddc:	e001      	b.n	8002de2 <I2SEx_RxISR_I2SExt+0x1a>
 8002dde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002de2:	68d8      	ldr	r0, [r3, #12]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	1c99      	adds	r1, r3, #2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002dee:	b282      	uxth	r2, r0
 8002df0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d121      	bne.n	8002e4e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a12      	ldr	r2, [pc, #72]	@ (8002e58 <I2SEx_RxISR_I2SExt+0x90>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d101      	bne.n	8002e18 <I2SEx_RxISR_I2SExt+0x50>
 8002e14:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <I2SEx_RxISR_I2SExt+0x94>)
 8002e16:	e001      	b.n	8002e1c <I2SEx_RxISR_I2SExt+0x54>
 8002e18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e1c:	685a      	ldr	r2, [r3, #4]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	490d      	ldr	r1, [pc, #52]	@ (8002e58 <I2SEx_RxISR_I2SExt+0x90>)
 8002e24:	428b      	cmp	r3, r1
 8002e26:	d101      	bne.n	8002e2c <I2SEx_RxISR_I2SExt+0x64>
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <I2SEx_RxISR_I2SExt+0x94>)
 8002e2a:	e001      	b.n	8002e30 <I2SEx_RxISR_I2SExt+0x68>
 8002e2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e34:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d106      	bne.n	8002e4e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7ff ff03 	bl	8002c54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40003800 	.word	0x40003800
 8002e5c:	40003400 	.word	0x40003400

08002e60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e267      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d075      	beq.n	8002f6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e7e:	4b88      	ldr	r3, [pc, #544]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d00c      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e8a:	4b85      	ldr	r3, [pc, #532]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d112      	bne.n	8002ebc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e96:	4b82      	ldr	r3, [pc, #520]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ea2:	d10b      	bne.n	8002ebc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea4:	4b7e      	ldr	r3, [pc, #504]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d05b      	beq.n	8002f68 <HAL_RCC_OscConfig+0x108>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d157      	bne.n	8002f68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e242      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec4:	d106      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x74>
 8002ec6:	4b76      	ldr	r3, [pc, #472]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a75      	ldr	r2, [pc, #468]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	e01d      	b.n	8002f10 <HAL_RCC_OscConfig+0xb0>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002edc:	d10c      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x98>
 8002ede:	4b70      	ldr	r3, [pc, #448]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a6f      	ldr	r2, [pc, #444]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ee8:	6013      	str	r3, [r2, #0]
 8002eea:	4b6d      	ldr	r3, [pc, #436]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a6c      	ldr	r2, [pc, #432]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	e00b      	b.n	8002f10 <HAL_RCC_OscConfig+0xb0>
 8002ef8:	4b69      	ldr	r3, [pc, #420]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a68      	ldr	r2, [pc, #416]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	4b66      	ldr	r3, [pc, #408]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a65      	ldr	r2, [pc, #404]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d013      	beq.n	8002f40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f18:	f7fe fa02 	bl	8001320 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f20:	f7fe f9fe 	bl	8001320 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b64      	cmp	r3, #100	@ 0x64
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e207      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	4b5b      	ldr	r3, [pc, #364]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0xc0>
 8002f3e:	e014      	b.n	8002f6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f40:	f7fe f9ee 	bl	8001320 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f48:	f7fe f9ea 	bl	8001320 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b64      	cmp	r3, #100	@ 0x64
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e1f3      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	4b51      	ldr	r3, [pc, #324]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0xe8>
 8002f66:	e000      	b.n	8002f6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d063      	beq.n	800303e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f76:	4b4a      	ldr	r3, [pc, #296]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00b      	beq.n	8002f9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f82:	4b47      	ldr	r3, [pc, #284]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d11c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f8e:	4b44      	ldr	r3, [pc, #272]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d116      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9a:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x152>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d001      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e1c7      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4937      	ldr	r1, [pc, #220]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc6:	e03a      	b.n	800303e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d020      	beq.n	8003012 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd0:	4b34      	ldr	r3, [pc, #208]	@ (80030a4 <HAL_RCC_OscConfig+0x244>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd6:	f7fe f9a3 	bl	8001320 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fde:	f7fe f99f 	bl	8001320 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e1a8      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0f0      	beq.n	8002fde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffc:	4b28      	ldr	r3, [pc, #160]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4925      	ldr	r1, [pc, #148]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 800300c:	4313      	orrs	r3, r2
 800300e:	600b      	str	r3, [r1, #0]
 8003010:	e015      	b.n	800303e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003012:	4b24      	ldr	r3, [pc, #144]	@ (80030a4 <HAL_RCC_OscConfig+0x244>)
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe f982 	bl	8001320 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003020:	f7fe f97e 	bl	8001320 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e187      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003032:	4b1b      	ldr	r3, [pc, #108]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d036      	beq.n	80030b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d016      	beq.n	8003080 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003052:	4b15      	ldr	r3, [pc, #84]	@ (80030a8 <HAL_RCC_OscConfig+0x248>)
 8003054:	2201      	movs	r2, #1
 8003056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003058:	f7fe f962 	bl	8001320 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003060:	f7fe f95e 	bl	8001320 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e167      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003072:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_RCC_OscConfig+0x240>)
 8003074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0f0      	beq.n	8003060 <HAL_RCC_OscConfig+0x200>
 800307e:	e01b      	b.n	80030b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003080:	4b09      	ldr	r3, [pc, #36]	@ (80030a8 <HAL_RCC_OscConfig+0x248>)
 8003082:	2200      	movs	r2, #0
 8003084:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003086:	f7fe f94b 	bl	8001320 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308c:	e00e      	b.n	80030ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800308e:	f7fe f947 	bl	8001320 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d907      	bls.n	80030ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e150      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
 80030a0:	40023800 	.word	0x40023800
 80030a4:	42470000 	.word	0x42470000
 80030a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ac:	4b88      	ldr	r3, [pc, #544]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80030ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1ea      	bne.n	800308e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8097 	beq.w	80031f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030c6:	2300      	movs	r3, #0
 80030c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ca:	4b81      	ldr	r3, [pc, #516]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10f      	bne.n	80030f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	4b7d      	ldr	r3, [pc, #500]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	4a7c      	ldr	r2, [pc, #496]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80030e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e6:	4b7a      	ldr	r3, [pc, #488]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ee:	60bb      	str	r3, [r7, #8]
 80030f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f2:	2301      	movs	r3, #1
 80030f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f6:	4b77      	ldr	r3, [pc, #476]	@ (80032d4 <HAL_RCC_OscConfig+0x474>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d118      	bne.n	8003134 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003102:	4b74      	ldr	r3, [pc, #464]	@ (80032d4 <HAL_RCC_OscConfig+0x474>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a73      	ldr	r2, [pc, #460]	@ (80032d4 <HAL_RCC_OscConfig+0x474>)
 8003108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800310c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800310e:	f7fe f907 	bl	8001320 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003116:	f7fe f903 	bl	8001320 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e10c      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	4b6a      	ldr	r3, [pc, #424]	@ (80032d4 <HAL_RCC_OscConfig+0x474>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d106      	bne.n	800314a <HAL_RCC_OscConfig+0x2ea>
 800313c:	4b64      	ldr	r3, [pc, #400]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 800313e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003140:	4a63      	ldr	r2, [pc, #396]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003142:	f043 0301 	orr.w	r3, r3, #1
 8003146:	6713      	str	r3, [r2, #112]	@ 0x70
 8003148:	e01c      	b.n	8003184 <HAL_RCC_OscConfig+0x324>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	2b05      	cmp	r3, #5
 8003150:	d10c      	bne.n	800316c <HAL_RCC_OscConfig+0x30c>
 8003152:	4b5f      	ldr	r3, [pc, #380]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003156:	4a5e      	ldr	r2, [pc, #376]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003158:	f043 0304 	orr.w	r3, r3, #4
 800315c:	6713      	str	r3, [r2, #112]	@ 0x70
 800315e:	4b5c      	ldr	r3, [pc, #368]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003162:	4a5b      	ldr	r2, [pc, #364]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	6713      	str	r3, [r2, #112]	@ 0x70
 800316a:	e00b      	b.n	8003184 <HAL_RCC_OscConfig+0x324>
 800316c:	4b58      	ldr	r3, [pc, #352]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003170:	4a57      	ldr	r2, [pc, #348]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003172:	f023 0301 	bic.w	r3, r3, #1
 8003176:	6713      	str	r3, [r2, #112]	@ 0x70
 8003178:	4b55      	ldr	r3, [pc, #340]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317c:	4a54      	ldr	r2, [pc, #336]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 800317e:	f023 0304 	bic.w	r3, r3, #4
 8003182:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d015      	beq.n	80031b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318c:	f7fe f8c8 	bl	8001320 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003192:	e00a      	b.n	80031aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003194:	f7fe f8c4 	bl	8001320 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e0cb      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031aa:	4b49      	ldr	r3, [pc, #292]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0ee      	beq.n	8003194 <HAL_RCC_OscConfig+0x334>
 80031b6:	e014      	b.n	80031e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b8:	f7fe f8b2 	bl	8001320 <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c0:	f7fe f8ae 	bl	8001320 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e0b5      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d6:	4b3e      	ldr	r3, [pc, #248]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80031d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1ee      	bne.n	80031c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031e2:	7dfb      	ldrb	r3, [r7, #23]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d105      	bne.n	80031f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e8:	4b39      	ldr	r3, [pc, #228]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	4a38      	ldr	r2, [pc, #224]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80031ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 80a1 	beq.w	8003340 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031fe:	4b34      	ldr	r3, [pc, #208]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b08      	cmp	r3, #8
 8003208:	d05c      	beq.n	80032c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d141      	bne.n	8003296 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003212:	4b31      	ldr	r3, [pc, #196]	@ (80032d8 <HAL_RCC_OscConfig+0x478>)
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7fe f882 	bl	8001320 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003220:	f7fe f87e 	bl	8001320 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e087      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003232:	4b27      	ldr	r3, [pc, #156]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	019b      	lsls	r3, r3, #6
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003254:	085b      	lsrs	r3, r3, #1
 8003256:	3b01      	subs	r3, #1
 8003258:	041b      	lsls	r3, r3, #16
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003260:	061b      	lsls	r3, r3, #24
 8003262:	491b      	ldr	r1, [pc, #108]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 8003264:	4313      	orrs	r3, r2
 8003266:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003268:	4b1b      	ldr	r3, [pc, #108]	@ (80032d8 <HAL_RCC_OscConfig+0x478>)
 800326a:	2201      	movs	r2, #1
 800326c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326e:	f7fe f857 	bl	8001320 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003274:	e008      	b.n	8003288 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003276:	f7fe f853 	bl	8001320 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e05c      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003288:	4b11      	ldr	r3, [pc, #68]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0f0      	beq.n	8003276 <HAL_RCC_OscConfig+0x416>
 8003294:	e054      	b.n	8003340 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <HAL_RCC_OscConfig+0x478>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329c:	f7fe f840 	bl	8001320 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a4:	f7fe f83c 	bl	8001320 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e045      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032b6:	4b06      	ldr	r3, [pc, #24]	@ (80032d0 <HAL_RCC_OscConfig+0x470>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x444>
 80032c2:	e03d      	b.n	8003340 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d107      	bne.n	80032dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e038      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40007000 	.word	0x40007000
 80032d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <HAL_RCC_OscConfig+0x4ec>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d028      	beq.n	800333c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d121      	bne.n	800333c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003302:	429a      	cmp	r2, r3
 8003304:	d11a      	bne.n	800333c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800330c:	4013      	ands	r3, r2
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003312:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003314:	4293      	cmp	r3, r2
 8003316:	d111      	bne.n	800333c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003322:	085b      	lsrs	r3, r3, #1
 8003324:	3b01      	subs	r3, #1
 8003326:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003328:	429a      	cmp	r2, r3
 800332a:	d107      	bne.n	800333c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003338:	429a      	cmp	r2, r3
 800333a:	d001      	beq.n	8003340 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e000      	b.n	8003342 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800

08003350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0cc      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003364:	4b68      	ldr	r3, [pc, #416]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d90c      	bls.n	800338c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b65      	ldr	r3, [pc, #404]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	4b63      	ldr	r3, [pc, #396]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d001      	beq.n	800338c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0b8      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d020      	beq.n	80033da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0304 	and.w	r3, r3, #4
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033a4:	4b59      	ldr	r3, [pc, #356]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	4a58      	ldr	r2, [pc, #352]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0308 	and.w	r3, r3, #8
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d005      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033bc:	4b53      	ldr	r3, [pc, #332]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	4a52      	ldr	r2, [pc, #328]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c8:	4b50      	ldr	r3, [pc, #320]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	494d      	ldr	r1, [pc, #308]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d044      	beq.n	8003470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d107      	bne.n	80033fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ee:	4b47      	ldr	r3, [pc, #284]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d119      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e07f      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d003      	beq.n	800340e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800340a:	2b03      	cmp	r3, #3
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340e:	4b3f      	ldr	r3, [pc, #252]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e06f      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341e:	4b3b      	ldr	r3, [pc, #236]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e067      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800342e:	4b37      	ldr	r3, [pc, #220]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f023 0203 	bic.w	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4934      	ldr	r1, [pc, #208]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	4313      	orrs	r3, r2
 800343e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003440:	f7fd ff6e 	bl	8001320 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	e00a      	b.n	800345e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003448:	f7fd ff6a 	bl	8001320 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e04f      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	4b2b      	ldr	r3, [pc, #172]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 020c 	and.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	429a      	cmp	r2, r3
 800346e:	d1eb      	bne.n	8003448 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003470:	4b25      	ldr	r3, [pc, #148]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d20c      	bcs.n	8003498 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b22      	ldr	r3, [pc, #136]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003486:	4b20      	ldr	r3, [pc, #128]	@ (8003508 <HAL_RCC_ClockConfig+0x1b8>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d001      	beq.n	8003498 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e032      	b.n	80034fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034a4:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4916      	ldr	r1, [pc, #88]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034c2:	4b12      	ldr	r3, [pc, #72]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	490e      	ldr	r1, [pc, #56]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034d6:	f000 f821 	bl	800351c <HAL_RCC_GetSysClockFreq>
 80034da:	4602      	mov	r2, r0
 80034dc:	4b0b      	ldr	r3, [pc, #44]	@ (800350c <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	091b      	lsrs	r3, r3, #4
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	490a      	ldr	r1, [pc, #40]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	5ccb      	ldrb	r3, [r1, r3]
 80034ea:	fa22 f303 	lsr.w	r3, r2, r3
 80034ee:	4a09      	ldr	r2, [pc, #36]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034f2:	4b09      	ldr	r3, [pc, #36]	@ (8003518 <HAL_RCC_ClockConfig+0x1c8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fd fece 	bl	8001298 <HAL_InitTick>

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40023c00 	.word	0x40023c00
 800350c:	40023800 	.word	0x40023800
 8003510:	08009e38 	.word	0x08009e38
 8003514:	20000004 	.word	0x20000004
 8003518:	20000008 	.word	0x20000008

0800351c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800351c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003520:	b094      	sub	sp, #80	@ 0x50
 8003522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003534:	4b79      	ldr	r3, [pc, #484]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 030c 	and.w	r3, r3, #12
 800353c:	2b08      	cmp	r3, #8
 800353e:	d00d      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x40>
 8003540:	2b08      	cmp	r3, #8
 8003542:	f200 80e1 	bhi.w	8003708 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <HAL_RCC_GetSysClockFreq+0x34>
 800354a:	2b04      	cmp	r3, #4
 800354c:	d003      	beq.n	8003556 <HAL_RCC_GetSysClockFreq+0x3a>
 800354e:	e0db      	b.n	8003708 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003550:	4b73      	ldr	r3, [pc, #460]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x204>)
 8003552:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003554:	e0db      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003556:	4b73      	ldr	r3, [pc, #460]	@ (8003724 <HAL_RCC_GetSysClockFreq+0x208>)
 8003558:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800355a:	e0d8      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800355c:	4b6f      	ldr	r3, [pc, #444]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003564:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003566:	4b6d      	ldr	r3, [pc, #436]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d063      	beq.n	800363a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003572:	4b6a      	ldr	r3, [pc, #424]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	099b      	lsrs	r3, r3, #6
 8003578:	2200      	movs	r2, #0
 800357a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800357c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800357e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003584:	633b      	str	r3, [r7, #48]	@ 0x30
 8003586:	2300      	movs	r3, #0
 8003588:	637b      	str	r3, [r7, #52]	@ 0x34
 800358a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800358e:	4622      	mov	r2, r4
 8003590:	462b      	mov	r3, r5
 8003592:	f04f 0000 	mov.w	r0, #0
 8003596:	f04f 0100 	mov.w	r1, #0
 800359a:	0159      	lsls	r1, r3, #5
 800359c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035a0:	0150      	lsls	r0, r2, #5
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4621      	mov	r1, r4
 80035a8:	1a51      	subs	r1, r2, r1
 80035aa:	6139      	str	r1, [r7, #16]
 80035ac:	4629      	mov	r1, r5
 80035ae:	eb63 0301 	sbc.w	r3, r3, r1
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035c0:	4659      	mov	r1, fp
 80035c2:	018b      	lsls	r3, r1, #6
 80035c4:	4651      	mov	r1, sl
 80035c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035ca:	4651      	mov	r1, sl
 80035cc:	018a      	lsls	r2, r1, #6
 80035ce:	4651      	mov	r1, sl
 80035d0:	ebb2 0801 	subs.w	r8, r2, r1
 80035d4:	4659      	mov	r1, fp
 80035d6:	eb63 0901 	sbc.w	r9, r3, r1
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	f04f 0300 	mov.w	r3, #0
 80035e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035ee:	4690      	mov	r8, r2
 80035f0:	4699      	mov	r9, r3
 80035f2:	4623      	mov	r3, r4
 80035f4:	eb18 0303 	adds.w	r3, r8, r3
 80035f8:	60bb      	str	r3, [r7, #8]
 80035fa:	462b      	mov	r3, r5
 80035fc:	eb49 0303 	adc.w	r3, r9, r3
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800360e:	4629      	mov	r1, r5
 8003610:	024b      	lsls	r3, r1, #9
 8003612:	4621      	mov	r1, r4
 8003614:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003618:	4621      	mov	r1, r4
 800361a:	024a      	lsls	r2, r1, #9
 800361c:	4610      	mov	r0, r2
 800361e:	4619      	mov	r1, r3
 8003620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003622:	2200      	movs	r2, #0
 8003624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003626:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003628:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800362c:	f7fc fe28 	bl	8000280 <__aeabi_uldivmod>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4613      	mov	r3, r2
 8003636:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003638:	e058      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800363a:	4b38      	ldr	r3, [pc, #224]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	099b      	lsrs	r3, r3, #6
 8003640:	2200      	movs	r2, #0
 8003642:	4618      	mov	r0, r3
 8003644:	4611      	mov	r1, r2
 8003646:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800364a:	623b      	str	r3, [r7, #32]
 800364c:	2300      	movs	r3, #0
 800364e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003650:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003654:	4642      	mov	r2, r8
 8003656:	464b      	mov	r3, r9
 8003658:	f04f 0000 	mov.w	r0, #0
 800365c:	f04f 0100 	mov.w	r1, #0
 8003660:	0159      	lsls	r1, r3, #5
 8003662:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003666:	0150      	lsls	r0, r2, #5
 8003668:	4602      	mov	r2, r0
 800366a:	460b      	mov	r3, r1
 800366c:	4641      	mov	r1, r8
 800366e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003672:	4649      	mov	r1, r9
 8003674:	eb63 0b01 	sbc.w	fp, r3, r1
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003684:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003688:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800368c:	ebb2 040a 	subs.w	r4, r2, sl
 8003690:	eb63 050b 	sbc.w	r5, r3, fp
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	f04f 0300 	mov.w	r3, #0
 800369c:	00eb      	lsls	r3, r5, #3
 800369e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036a2:	00e2      	lsls	r2, r4, #3
 80036a4:	4614      	mov	r4, r2
 80036a6:	461d      	mov	r5, r3
 80036a8:	4643      	mov	r3, r8
 80036aa:	18e3      	adds	r3, r4, r3
 80036ac:	603b      	str	r3, [r7, #0]
 80036ae:	464b      	mov	r3, r9
 80036b0:	eb45 0303 	adc.w	r3, r5, r3
 80036b4:	607b      	str	r3, [r7, #4]
 80036b6:	f04f 0200 	mov.w	r2, #0
 80036ba:	f04f 0300 	mov.w	r3, #0
 80036be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036c2:	4629      	mov	r1, r5
 80036c4:	028b      	lsls	r3, r1, #10
 80036c6:	4621      	mov	r1, r4
 80036c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036cc:	4621      	mov	r1, r4
 80036ce:	028a      	lsls	r2, r1, #10
 80036d0:	4610      	mov	r0, r2
 80036d2:	4619      	mov	r1, r3
 80036d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036d6:	2200      	movs	r2, #0
 80036d8:	61bb      	str	r3, [r7, #24]
 80036da:	61fa      	str	r2, [r7, #28]
 80036dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e0:	f7fc fdce 	bl	8000280 <__aeabi_uldivmod>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4613      	mov	r3, r2
 80036ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036ec:	4b0b      	ldr	r3, [pc, #44]	@ (800371c <HAL_RCC_GetSysClockFreq+0x200>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	0c1b      	lsrs	r3, r3, #16
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	3301      	adds	r3, #1
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003700:	fbb2 f3f3 	udiv	r3, r2, r3
 8003704:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003706:	e002      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003708:	4b05      	ldr	r3, [pc, #20]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x204>)
 800370a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800370c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800370e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003710:	4618      	mov	r0, r3
 8003712:	3750      	adds	r7, #80	@ 0x50
 8003714:	46bd      	mov	sp, r7
 8003716:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800371a:	bf00      	nop
 800371c:	40023800 	.word	0x40023800
 8003720:	00f42400 	.word	0x00f42400
 8003724:	007a1200 	.word	0x007a1200

08003728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800372c:	4b03      	ldr	r3, [pc, #12]	@ (800373c <HAL_RCC_GetHCLKFreq+0x14>)
 800372e:	681b      	ldr	r3, [r3, #0]
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	20000004 	.word	0x20000004

08003740 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003744:	f7ff fff0 	bl	8003728 <HAL_RCC_GetHCLKFreq>
 8003748:	4602      	mov	r2, r0
 800374a:	4b05      	ldr	r3, [pc, #20]	@ (8003760 <HAL_RCC_GetPCLK1Freq+0x20>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	0a9b      	lsrs	r3, r3, #10
 8003750:	f003 0307 	and.w	r3, r3, #7
 8003754:	4903      	ldr	r1, [pc, #12]	@ (8003764 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003756:	5ccb      	ldrb	r3, [r1, r3]
 8003758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800375c:	4618      	mov	r0, r3
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40023800 	.word	0x40023800
 8003764:	08009e48 	.word	0x08009e48

08003768 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800376c:	f7ff ffdc 	bl	8003728 <HAL_RCC_GetHCLKFreq>
 8003770:	4602      	mov	r2, r0
 8003772:	4b05      	ldr	r3, [pc, #20]	@ (8003788 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	0b5b      	lsrs	r3, r3, #13
 8003778:	f003 0307 	and.w	r3, r3, #7
 800377c:	4903      	ldr	r1, [pc, #12]	@ (800378c <HAL_RCC_GetPCLK2Freq+0x24>)
 800377e:	5ccb      	ldrb	r3, [r1, r3]
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003784:	4618      	mov	r0, r3
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40023800 	.word	0x40023800
 800378c:	08009e48 	.word	0x08009e48

08003790 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d105      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d038      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80037b8:	4b68      	ldr	r3, [pc, #416]	@ (800395c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037be:	f7fd fdaf 	bl	8001320 <HAL_GetTick>
 80037c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037c4:	e008      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80037c6:	f7fd fdab 	bl	8001320 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e0bd      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037d8:	4b61      	ldr	r3, [pc, #388]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1f0      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	019b      	lsls	r3, r3, #6
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	071b      	lsls	r3, r3, #28
 80037f6:	495a      	ldr	r1, [pc, #360]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80037fe:	4b57      	ldr	r3, [pc, #348]	@ (800395c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003800:	2201      	movs	r2, #1
 8003802:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003804:	f7fd fd8c 	bl	8001320 <HAL_GetTick>
 8003808:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800380a:	e008      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800380c:	f7fd fd88 	bl	8001320 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e09a      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800381e:	4b50      	ldr	r3, [pc, #320]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0f0      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8083 	beq.w	800393e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	4b48      	ldr	r3, [pc, #288]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800383e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003840:	4a47      	ldr	r2, [pc, #284]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003846:	6413      	str	r3, [r2, #64]	@ 0x40
 8003848:	4b45      	ldr	r3, [pc, #276]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003854:	4b43      	ldr	r3, [pc, #268]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a42      	ldr	r2, [pc, #264]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800385a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800385e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003860:	f7fd fd5e 	bl	8001320 <HAL_GetTick>
 8003864:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003866:	e008      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003868:	f7fd fd5a 	bl	8001320 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e06c      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800387a:	4b3a      	ldr	r3, [pc, #232]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003886:	4b36      	ldr	r3, [pc, #216]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800388e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d02f      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d028      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038ac:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80038b0:	2201      	movs	r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038b4:	4b2c      	ldr	r3, [pc, #176]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80038ba:	4a29      	ldr	r2, [pc, #164]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80038c0:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d114      	bne.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80038cc:	f7fd fd28 	bl	8001320 <HAL_GetTick>
 80038d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d2:	e00a      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d4:	f7fd fd24 	bl	8001320 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d901      	bls.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e034      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0ee      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003902:	d10d      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003904:	4b16      	ldr	r3, [pc, #88]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003918:	4911      	ldr	r1, [pc, #68]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800391a:	4313      	orrs	r3, r2
 800391c:	608b      	str	r3, [r1, #8]
 800391e:	e005      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003920:	4b0f      	ldr	r3, [pc, #60]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	4a0e      	ldr	r2, [pc, #56]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003926:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800392a:	6093      	str	r3, [r2, #8]
 800392c:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800392e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003938:	4909      	ldr	r1, [pc, #36]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393a:	4313      	orrs	r3, r2
 800393c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7d1a      	ldrb	r2, [r3, #20]
 800394e:	4b07      	ldr	r3, [pc, #28]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003950:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	42470068 	.word	0x42470068
 8003960:	40023800 	.word	0x40023800
 8003964:	40007000 	.word	0x40007000
 8003968:	42470e40 	.word	0x42470e40
 800396c:	424711e0 	.word	0x424711e0

08003970 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003970:	b480      	push	{r7}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d141      	bne.n	8003a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800398e:	4b25      	ldr	r3, [pc, #148]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003996:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d006      	beq.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039a4:	d131      	bne.n	8003a0a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80039a6:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80039a8:	617b      	str	r3, [r7, #20]
          break;
 80039aa:	e031      	b.n	8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80039ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039b8:	d109      	bne.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80039ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039c4:	4a19      	ldr	r2, [pc, #100]	@ (8003a2c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80039c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	e008      	b.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80039ce:	4b15      	ldr	r3, [pc, #84]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039d8:	4a15      	ldr	r2, [pc, #84]	@ (8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80039da:	fbb2 f3f3 	udiv	r3, r2, r3
 80039de:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80039e0:	4b10      	ldr	r3, [pc, #64]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039e6:	099b      	lsrs	r3, r3, #6
 80039e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	fb02 f303 	mul.w	r3, r2, r3
 80039f2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80039f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80039f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039fa:	0f1b      	lsrs	r3, r3, #28
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a06:	617b      	str	r3, [r7, #20]
          break;
 8003a08:	e002      	b.n	8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
          break;
 8003a0e:	bf00      	nop
        }
      }
      break;
 8003a10:	e000      	b.n	8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8003a12:	bf00      	nop
    }
  }
  return frequency;
 8003a14:	697b      	ldr	r3, [r7, #20]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800
 8003a28:	00bb8000 	.word	0x00bb8000
 8003a2c:	007a1200 	.word	0x007a1200
 8003a30:	00f42400 	.word	0x00f42400

08003a34 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e022      	b.n	8003a8c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d105      	bne.n	8003a5e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7fd f9bd 	bl	8000dd8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2203      	movs	r2, #3
 8003a62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f814 	bl	8003a94 <HAL_SD_InitCard>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e00a      	b.n	8003a8c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003a94:	b5b0      	push	{r4, r5, r7, lr}
 8003a96:	b08e      	sub	sp, #56	@ 0x38
 8003a98:	af04      	add	r7, sp, #16
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003ab0:	2376      	movs	r3, #118	@ 0x76
 8003ab2:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681d      	ldr	r5, [r3, #0]
 8003ab8:	466c      	mov	r4, sp
 8003aba:	f107 0318 	add.w	r3, r7, #24
 8003abe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003ac2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ac6:	f107 030c 	add.w	r3, r7, #12
 8003aca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003acc:	4628      	mov	r0, r5
 8003ace:	f001 fca9 	bl	8005424 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8003b7c <HAL_SD_InitCard+0xe8>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 fcea 	bl	80054b6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003ae2:	4b26      	ldr	r3, [pc, #152]	@ (8003b7c <HAL_SD_InitCard+0xe8>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003ae8:	2002      	movs	r0, #2
 8003aea:	f7fd fc25 	bl	8001338 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f001 f878 	bl	8004be4 <SD_PowerON>
 8003af4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00b      	beq.n	8003b14 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e02e      	b.n	8003b72 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 ff97 	bl	8004a48 <SD_InitCard>
 8003b1a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e01b      	b.n	8003b72 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 fd49 	bl	80055da <SDMMC_CmdBlockLength>
 8003b48:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00f      	beq.n	8003b70 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a0a      	ldr	r2, [pc, #40]	@ (8003b80 <HAL_SD_InitCard+0xec>)
 8003b56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e000      	b.n	8003b72 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3728      	adds	r7, #40	@ 0x28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bdb0      	pop	{r4, r5, r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	422580a0 	.word	0x422580a0
 8003b80:	004005ff 	.word	0x004005ff

08003b84 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b092      	sub	sp, #72	@ 0x48
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003b92:	f7fd fbc5 	bl	8001320 <HAL_GetTick>
 8003b96:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d107      	bne.n	8003bb6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e1c5      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	f040 81b8 	bne.w	8003f34 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003bca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	441a      	add	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d907      	bls.n	8003be8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bdc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e1ac      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2203      	movs	r2, #3
 8003bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d002      	beq.n	8003c06 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c02:	025b      	lsls	r3, r3, #9
 8003c04:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003c06:	f04f 33ff 	mov.w	r3, #4294967295
 8003c0a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	025b      	lsls	r3, r3, #9
 8003c10:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003c12:	2390      	movs	r3, #144	@ 0x90
 8003c14:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003c16:	2302      	movs	r3, #2
 8003c18:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f107 0214 	add.w	r2, r7, #20
 8003c2a:	4611      	mov	r1, r2
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 fca8 	bl	8005582 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d90a      	bls.n	8003c4e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c44:	4618      	mov	r0, r3
 8003c46:	f001 fd0c 	bl	8005662 <SDMMC_CmdReadMultiBlock>
 8003c4a:	6478      	str	r0, [r7, #68]	@ 0x44
 8003c4c:	e009      	b.n	8003c62 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2201      	movs	r2, #1
 8003c52:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f001 fcdf 	bl	800561e <SDMMC_CmdReadSingleBlock>
 8003c60:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d012      	beq.n	8003c8e <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a7e      	ldr	r2, [pc, #504]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003c6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c76:	431a      	orrs	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e159      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003c92:	e061      	b.n	8003d58 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d03c      	beq.n	8003d1c <HAL_SD_ReadBlocks+0x198>
 8003ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d039      	beq.n	8003d1c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003ca8:	2300      	movs	r3, #0
 8003caa:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cac:	e033      	b.n	8003d16 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f001 fbe1 	bl	800547a <SDIO_ReadFIFO>
 8003cb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd0:	0a1b      	lsrs	r3, r3, #8
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cd6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cda:	3301      	adds	r3, #1
 8003cdc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce6:	0c1b      	lsrs	r3, r3, #16
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cec:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfc:	0e1b      	lsrs	r3, r3, #24
 8003cfe:	b2da      	uxtb	r2, r3
 8003d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d02:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d06:	3301      	adds	r3, #1
 8003d08:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8003d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d12:	3301      	adds	r3, #1
 8003d14:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d18:	2b07      	cmp	r3, #7
 8003d1a:	d9c8      	bls.n	8003cae <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003d1c:	f7fd fb00 	bl	8001320 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d902      	bls.n	8003d32 <HAL_SD_ReadBlocks+0x1ae>
 8003d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d112      	bne.n	8003d58 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a4c      	ldr	r2, [pc, #304]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003d38:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e0f4      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d5e:	f240 332a 	movw	r3, #810	@ 0x32a
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d095      	beq.n	8003c94 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d022      	beq.n	8003dbc <HAL_SD_ReadBlocks+0x238>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d91f      	bls.n	8003dbc <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d80:	2b03      	cmp	r3, #3
 8003d82:	d01b      	beq.n	8003dbc <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f001 fcd1 	bl	8005730 <SDMMC_CmdStopTransfer>
 8003d8e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d012      	beq.n	8003dbc <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a33      	ldr	r2, [pc, #204]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003d9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003da4:	431a      	orrs	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2200      	movs	r2, #0
 8003db6:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0c2      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d106      	bne.n	8003dd8 <HAL_SD_ReadBlocks+0x254>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d012      	beq.n	8003dfe <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a22      	ldr	r2, [pc, #136]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003dde:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de4:	f043 0208 	orr.w	r2, r3, #8
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e0a1      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d012      	beq.n	8003e32 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a15      	ldr	r2, [pc, #84]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003e12:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	f043 0202 	orr.w	r2, r3, #2
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e087      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d064      	beq.n	8003f0a <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a08      	ldr	r2, [pc, #32]	@ (8003e68 <HAL_SD_ReadBlocks+0x2e4>)
 8003e46:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4c:	f043 0220 	orr.w	r2, r3, #32
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e06d      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
 8003e66:	bf00      	nop
 8003e68:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f001 fb02 	bl	800547a <SDIO_ReadFIFO>
 8003e76:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8003e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7a:	b2da      	uxtb	r2, r3
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e82:	3301      	adds	r3, #1
 8003e84:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e94:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e98:	3301      	adds	r3, #1
 8003e9a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea4:	0c1b      	lsrs	r3, r3, #16
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eaa:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eae:	3301      	adds	r3, #1
 8003eb0:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eba:	0e1b      	lsrs	r3, r3, #24
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ec0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003ece:	f7fd fa27 	bl	8001320 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d902      	bls.n	8003ee4 <HAL_SD_ReadBlocks+0x360>
 8003ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d112      	bne.n	8003f0a <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a18      	ldr	r2, [pc, #96]	@ (8003f4c <HAL_SD_ReadBlocks+0x3c8>)
 8003eea:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e01b      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <HAL_SD_ReadBlocks+0x39a>
 8003f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1a6      	bne.n	8003e6c <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003f26:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8003f30:	2300      	movs	r3, #0
 8003f32:	e006      	b.n	8003f42 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f38:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3748      	adds	r7, #72	@ 0x48
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	004005ff 	.word	0x004005ff

08003f50 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b092      	sub	sp, #72	@ 0x48
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003f5e:	f7fd f9df 	bl	8001320 <HAL_GetTick>
 8003f62:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d107      	bne.n	8003f82 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f76:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e16d      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	f040 8160 	bne.w	8004250 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003f96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	441a      	add	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d907      	bls.n	8003fb4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e154      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2203      	movs	r2, #3
 8003fb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d002      	beq.n	8003fd2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8003fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fce:	025b      	lsls	r3, r3, #9
 8003fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	025b      	lsls	r3, r3, #9
 8003fdc:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003fde:	2390      	movs	r3, #144	@ 0x90
 8003fe0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003fea:	2301      	movs	r3, #1
 8003fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f107 0218 	add.w	r2, r7, #24
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f001 fac2 	bl	8005582 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d90a      	bls.n	800401a <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004010:	4618      	mov	r0, r3
 8004012:	f001 fb6a 	bl	80056ea <SDMMC_CmdWriteMultiBlock>
 8004016:	6478      	str	r0, [r7, #68]	@ 0x44
 8004018:	e009      	b.n	800402e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2210      	movs	r2, #16
 800401e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004026:	4618      	mov	r0, r3
 8004028:	f001 fb3d 	bl	80056a6 <SDMMC_CmdWriteSingleBlock>
 800402c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800402e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004030:	2b00      	cmp	r3, #0
 8004032:	d012      	beq.n	800405a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a8b      	ldr	r2, [pc, #556]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 800403a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004042:	431a      	orrs	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e101      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800405e:	e065      	b.n	800412c <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d040      	beq.n	80040f0 <HAL_SD_WriteBlocks+0x1a0>
 800406e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d03d      	beq.n	80040f0 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004074:	2300      	movs	r3, #0
 8004076:	643b      	str	r3, [r7, #64]	@ 0x40
 8004078:	e037      	b.n	80040ea <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800407a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004082:	3301      	adds	r3, #1
 8004084:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004088:	3b01      	subs	r3, #1
 800408a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800408c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	021a      	lsls	r2, r3, #8
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800409a:	3301      	adds	r3, #1
 800409c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800409e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040a0:	3b01      	subs	r3, #1
 80040a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80040a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	041a      	lsls	r2, r3, #16
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80040b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b2:	3301      	adds	r3, #1
 80040b4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80040b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b8:	3b01      	subs	r3, #1
 80040ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80040bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	061a      	lsls	r2, r3, #24
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80040c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ca:	3301      	adds	r3, #1
 80040cc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80040ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040d0:	3b01      	subs	r3, #1
 80040d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f107 0214 	add.w	r2, r7, #20
 80040dc:	4611      	mov	r1, r2
 80040de:	4618      	mov	r0, r3
 80040e0:	f001 f9d8 	bl	8005494 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80040e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040e6:	3301      	adds	r3, #1
 80040e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80040ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ec:	2b07      	cmp	r3, #7
 80040ee:	d9c4      	bls.n	800407a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80040f0:	f7fd f916 	bl	8001320 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d902      	bls.n	8004106 <HAL_SD_WriteBlocks+0x1b6>
 8004100:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004102:	2b00      	cmp	r3, #0
 8004104:	d112      	bne.n	800412c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a57      	ldr	r2, [pc, #348]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 800410c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004114:	431a      	orrs	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e098      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004132:	f240 331a 	movw	r3, #794	@ 0x31a
 8004136:	4013      	ands	r3, r2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d091      	beq.n	8004060 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d022      	beq.n	8004190 <HAL_SD_WriteBlocks+0x240>
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d91f      	bls.n	8004190 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004154:	2b03      	cmp	r3, #3
 8004156:	d01b      	beq.n	8004190 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f001 fae7 	bl	8005730 <SDMMC_CmdStopTransfer>
 8004162:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004166:	2b00      	cmp	r3, #0
 8004168:	d012      	beq.n	8004190 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a3e      	ldr	r2, [pc, #248]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004178:	431a      	orrs	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e066      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d106      	bne.n	80041ac <HAL_SD_WriteBlocks+0x25c>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d012      	beq.n	80041d2 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 80041b2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b8:	f043 0208 	orr.w	r2, r3, #8
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e045      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d012      	beq.n	8004206 <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a20      	ldr	r2, [pc, #128]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 80041e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ec:	f043 0202 	orr.w	r2, r3, #2
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e02b      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800420c:	f003 0310 	and.w	r3, r3, #16
 8004210:	2b00      	cmp	r3, #0
 8004212:	d012      	beq.n	800423a <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a13      	ldr	r2, [pc, #76]	@ (8004268 <HAL_SD_WriteBlocks+0x318>)
 800421a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004220:	f043 0210 	orr.w	r2, r3, #16
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e011      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004242:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800424c:	2300      	movs	r3, #0
 800424e:	e006      	b.n	800425e <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
  }
}
 800425e:	4618      	mov	r0, r3
 8004260:	3748      	adds	r7, #72	@ 0x48
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	004005ff 	.word	0x004005ff

0800426c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004278:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004280:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_SD_IRQHandler+0x2e>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0308 	and.w	r3, r3, #8
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fd5c 	bl	8004d50 <SD_Read_IT>
 8004298:	e165      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 808f 	beq.w	80043c8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042b2:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 80042c2:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80042c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0201 	bic.w	r2, r2, #1
 80042d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d039      	beq.n	8004356 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d104      	bne.n	80042f6 <HAL_SD_IRQHandler+0x8a>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d011      	beq.n	800431a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f001 fa18 	bl	8005730 <SDMMC_CmdStopTransfer>
 8004300:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d008      	beq.n	800431a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f92f 	bl	8004578 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004322:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d104      	bne.n	8004346 <HAL_SD_IRQHandler+0xda>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f001 fe3e 	bl	8005fc8 <HAL_SD_RxCpltCallback>
 800434c:	e10b      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f001 fe30 	bl	8005fb4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004354:	e107      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8102 	beq.w	8004566 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b00      	cmp	r3, #0
 800436a:	d011      	beq.n	8004390 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f001 f9dd 	bl	8005730 <SDMMC_CmdStopTransfer>
 8004376:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d008      	beq.n	8004390 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	431a      	orrs	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f8f4 	bl	8004578 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	f040 80e5 	bne.w	8004566 <HAL_SD_IRQHandler+0x2fa>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f040 80df 	bne.w	8004566 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0208 	bic.w	r2, r2, #8
 80043b6:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f001 fdf7 	bl	8005fb4 <HAL_SD_TxCpltCallback>
}
 80043c6:	e0ce      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d008      	beq.n	80043e8 <HAL_SD_IRQHandler+0x17c>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fd06 	bl	8004df2 <SD_Write_IT>
 80043e6:	e0be      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043ee:	f240 233a 	movw	r3, #570	@ 0x23a
 80043f2:	4013      	ands	r3, r2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 80b6 	beq.w	8004566 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440c:	f043 0202 	orr.w	r2, r3, #2
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	2b00      	cmp	r3, #0
 8004420:	d005      	beq.n	800442e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004426:	f043 0208 	orr.w	r2, r3, #8
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004434:	f003 0320 	and.w	r3, r3, #32
 8004438:	2b00      	cmp	r3, #0
 800443a:	d005      	beq.n	8004448 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004440:	f043 0220 	orr.w	r2, r3, #32
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444e:	f003 0310 	and.w	r3, r3, #16
 8004452:	2b00      	cmp	r3, #0
 8004454:	d005      	beq.n	8004462 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445a:	f043 0210 	orr.w	r2, r3, #16
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004474:	f043 0208 	orr.w	r2, r3, #8
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f240 723a 	movw	r2, #1850	@ 0x73a
 8004484:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004494:	f023 0302 	bic.w	r3, r3, #2
 8004498:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f001 f946 	bl	8005730 <SDMMC_CmdStopTransfer>
 80044a4:	4602      	mov	r2, r0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f003 0308 	and.w	r3, r3, #8
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00a      	beq.n	80044d0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f855 	bl	8004578 <HAL_SD_ErrorCallback>
}
 80044ce:	e04a      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d045      	beq.n	8004566 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 0310 	and.w	r3, r3, #16
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d104      	bne.n	80044ee <HAL_SD_IRQHandler+0x282>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 0320 	and.w	r3, r3, #32
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d011      	beq.n	8004512 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004570 <HAL_SD_IRQHandler+0x304>)
 80044f4:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fd f958 	bl	80017b0 <HAL_DMA_Abort_IT>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d02f      	beq.n	8004566 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450a:	4618      	mov	r0, r3
 800450c:	f000 fa2e 	bl	800496c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004510:	e029      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d104      	bne.n	8004526 <HAL_SD_IRQHandler+0x2ba>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d011      	beq.n	800454a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	4a12      	ldr	r2, [pc, #72]	@ (8004574 <HAL_SD_IRQHandler+0x308>)
 800452c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	4618      	mov	r0, r3
 8004534:	f7fd f93c 	bl	80017b0 <HAL_DMA_Abort_IT>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d013      	beq.n	8004566 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fa49 	bl	80049da <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004548:	e00d      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f001 fd1e 	bl	8005fa0 <HAL_SD_AbortCallback>
}
 8004564:	e7ff      	b.n	8004566 <HAL_SD_IRQHandler+0x2fa>
 8004566:	bf00      	nop
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	0800496d 	.word	0x0800496d
 8004574:	080049db 	.word	0x080049db

08004578 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800459a:	0f9b      	lsrs	r3, r3, #30
 800459c:	b2da      	uxtb	r2, r3
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045a6:	0e9b      	lsrs	r3, r3, #26
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045b8:	0e1b      	lsrs	r3, r3, #24
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	f003 0303 	and.w	r3, r3, #3
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045ca:	0c1b      	lsrs	r3, r3, #16
 80045cc:	b2da      	uxtb	r2, r3
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045d6:	0a1b      	lsrs	r3, r3, #8
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045ec:	0d1b      	lsrs	r3, r3, #20
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	b2da      	uxtb	r2, r3
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800460a:	0bdb      	lsrs	r3, r3, #15
 800460c:	b2db      	uxtb	r3, r3
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	b2da      	uxtb	r2, r3
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800461c:	0b9b      	lsrs	r3, r3, #14
 800461e:	b2db      	uxtb	r3, r3
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	b2da      	uxtb	r2, r3
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800462e:	0b5b      	lsrs	r3, r3, #13
 8004630:	b2db      	uxtb	r3, r3
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	b2da      	uxtb	r2, r3
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004640:	0b1b      	lsrs	r3, r3, #12
 8004642:	b2db      	uxtb	r3, r3
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	b2da      	uxtb	r2, r3
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2200      	movs	r2, #0
 8004652:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004658:	2b00      	cmp	r3, #0
 800465a:	d163      	bne.n	8004724 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004660:	009a      	lsls	r2, r3, #2
 8004662:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004666:	4013      	ands	r3, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800466c:	0f92      	lsrs	r2, r2, #30
 800466e:	431a      	orrs	r2, r3
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004678:	0edb      	lsrs	r3, r3, #27
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	b2da      	uxtb	r2, r3
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800468a:	0e1b      	lsrs	r3, r3, #24
 800468c:	b2db      	uxtb	r3, r3
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	b2da      	uxtb	r2, r3
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800469c:	0d5b      	lsrs	r3, r3, #21
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ae:	0c9b      	lsrs	r3, r3, #18
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046c0:	0bdb      	lsrs	r3, r3, #15
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	7e1b      	ldrb	r3, [r3, #24]
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	3302      	adds	r3, #2
 80046e4:	2201      	movs	r2, #1
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80046ee:	fb03 f202 	mul.w	r2, r3, r2
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	7a1b      	ldrb	r3, [r3, #8]
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	f003 030f 	and.w	r3, r3, #15
 8004700:	2201      	movs	r2, #1
 8004702:	409a      	lsls	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004710:	0a52      	lsrs	r2, r2, #9
 8004712:	fb03 f202 	mul.w	r2, r3, r2
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004720:	661a      	str	r2, [r3, #96]	@ 0x60
 8004722:	e031      	b.n	8004788 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004728:	2b01      	cmp	r3, #1
 800472a:	d11d      	bne.n	8004768 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004730:	041b      	lsls	r3, r3, #16
 8004732:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800473a:	0c1b      	lsrs	r3, r3, #16
 800473c:	431a      	orrs	r2, r3
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	3301      	adds	r3, #1
 8004748:	029a      	lsls	r2, r3, #10
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800475c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	661a      	str	r2, [r3, #96]	@ 0x60
 8004766:	e00f      	b.n	8004788 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a58      	ldr	r2, [pc, #352]	@ (80048d0 <HAL_SD_GetCardCSD+0x344>)
 800476e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004774:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e09d      	b.n	80048c4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800478c:	0b9b      	lsrs	r3, r3, #14
 800478e:	b2db      	uxtb	r3, r3
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	b2da      	uxtb	r2, r3
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800479e:	09db      	lsrs	r3, r3, #7
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c0:	0fdb      	lsrs	r3, r3, #31
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047cc:	0f5b      	lsrs	r3, r3, #29
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	f003 0303 	and.w	r3, r3, #3
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	0e9b      	lsrs	r3, r3, #26
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f0:	0d9b      	lsrs	r3, r3, #22
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004802:	0d5b      	lsrs	r3, r3, #21
 8004804:	b2db      	uxtb	r3, r3
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	b2da      	uxtb	r2, r3
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481e:	0c1b      	lsrs	r3, r3, #16
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	b2da      	uxtb	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004832:	0bdb      	lsrs	r3, r3, #15
 8004834:	b2db      	uxtb	r3, r3
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	b2da      	uxtb	r2, r3
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004846:	0b9b      	lsrs	r3, r3, #14
 8004848:	b2db      	uxtb	r3, r3
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	b2da      	uxtb	r2, r3
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485a:	0b5b      	lsrs	r3, r3, #13
 800485c:	b2db      	uxtb	r3, r3
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	b2da      	uxtb	r2, r3
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486e:	0b1b      	lsrs	r3, r3, #12
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	b2da      	uxtb	r2, r3
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004882:	0a9b      	lsrs	r3, r3, #10
 8004884:	b2db      	uxtb	r3, r3
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	b2da      	uxtb	r2, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004896:	0a1b      	lsrs	r3, r3, #8
 8004898:	b2db      	uxtb	r3, r3
 800489a:	f003 0303 	and.w	r3, r3, #3
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048aa:	085b      	lsrs	r3, r3, #1
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	004005ff 	.word	0x004005ff

080048d4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004938:	f107 030c 	add.w	r3, r7, #12
 800493c:	4619      	mov	r1, r3
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f9de 	bl	8004d00 <SD_SendStatus>
 8004944:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	0a5b      	lsrs	r3, r3, #9
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004962:	693b      	ldr	r3, [r7, #16]
}
 8004964:	4618      	mov	r0, r3
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004978:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004982:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f7ff ffd1 	bl	800492c <HAL_SD_GetCardState>
 800498a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b06      	cmp	r3, #6
 800499e:	d002      	beq.n	80049a6 <SD_DMATxAbort+0x3a>
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b05      	cmp	r3, #5
 80049a4:	d10a      	bne.n	80049bc <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fec0 	bl	8005730 <SDMMC_CmdStopTransfer>
 80049b0:	4602      	mov	r2, r0
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b6:	431a      	orrs	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d103      	bne.n	80049cc <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f001 faeb 	bl	8005fa0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80049ca:	e002      	b.n	80049d2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f7ff fdd3 	bl	8004578 <HAL_SD_ErrorCallback>
}
 80049d2:	bf00      	nop
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b084      	sub	sp, #16
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f240 523a 	movw	r2, #1338	@ 0x53a
 80049f0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f7ff ff9a 	bl	800492c <HAL_SD_GetCardState>
 80049f8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2b06      	cmp	r3, #6
 8004a0c:	d002      	beq.n	8004a14 <SD_DMARxAbort+0x3a>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b05      	cmp	r3, #5
 8004a12:	d10a      	bne.n	8004a2a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fe89 	bl	8005730 <SDMMC_CmdStopTransfer>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a24:	431a      	orrs	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d103      	bne.n	8004a3a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f001 fab4 	bl	8005fa0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004a38:	e002      	b.n	8004a40 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f7ff fd9c 	bl	8004578 <HAL_SD_ErrorCallback>
}
 8004a40:	bf00      	nop
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004a48:	b5b0      	push	{r4, r5, r7, lr}
 8004a4a:	b094      	sub	sp, #80	@ 0x50
 8004a4c:	af04      	add	r7, sp, #16
 8004a4e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004a50:	2301      	movs	r3, #1
 8004a52:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 fd3a 	bl	80054d2 <SDIO_GetPowerState>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d102      	bne.n	8004a6a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004a64:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004a68:	e0b8      	b.n	8004bdc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	2b03      	cmp	r3, #3
 8004a70:	d02f      	beq.n	8004ad2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 ff21 	bl	80058be <SDMMC_CmdSendCID>
 8004a7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <SD_InitCard+0x40>
    {
      return errorstate;
 8004a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a86:	e0a9      	b.n	8004bdc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fd64 	bl	800555c <SDIO_GetResponse>
 8004a94:	4602      	mov	r2, r0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2104      	movs	r1, #4
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f000 fd5b 	bl	800555c <SDIO_GetResponse>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2108      	movs	r1, #8
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fd52 	bl	800555c <SDIO_GetResponse>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	210c      	movs	r1, #12
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fd49 	bl	800555c <SDIO_GetResponse>
 8004aca:	4602      	mov	r2, r0
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad6:	2b03      	cmp	r3, #3
 8004ad8:	d00d      	beq.n	8004af6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f107 020e 	add.w	r2, r7, #14
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 ff27 	bl	8005938 <SDMMC_CmdSetRelAdd>
 8004aea:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004aec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <SD_InitCard+0xae>
    {
      return errorstate;
 8004af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af4:	e072      	b.n	8004bdc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d036      	beq.n	8004b6c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004afe:	89fb      	ldrh	r3, [r7, #14]
 8004b00:	461a      	mov	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b0e:	041b      	lsls	r3, r3, #16
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	f000 fef1 	bl	80058fa <SDMMC_CmdSendCSD>
 8004b18:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b22:	e05b      	b.n	8004bdc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2100      	movs	r1, #0
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 fd16 	bl	800555c <SDIO_GetResponse>
 8004b30:	4602      	mov	r2, r0
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2104      	movs	r1, #4
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f000 fd0d 	bl	800555c <SDIO_GetResponse>
 8004b42:	4602      	mov	r2, r0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2108      	movs	r1, #8
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fd04 	bl	800555c <SDIO_GetResponse>
 8004b54:	4602      	mov	r2, r0
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	210c      	movs	r1, #12
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 fcfb 	bl	800555c <SDIO_GetResponse>
 8004b66:	4602      	mov	r2, r0
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2104      	movs	r1, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fcf2 	bl	800555c <SDIO_GetResponse>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	0d1a      	lsrs	r2, r3, #20
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004b80:	f107 0310 	add.w	r3, r7, #16
 8004b84:	4619      	mov	r1, r3
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff fd00 	bl	800458c <HAL_SD_GetCardCSD>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b92:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004b96:	e021      	b.n	8004bdc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba0:	041b      	lsls	r3, r3, #16
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	461c      	mov	r4, r3
 8004ba6:	4615      	mov	r5, r2
 8004ba8:	4622      	mov	r2, r4
 8004baa:	462b      	mov	r3, r5
 8004bac:	4608      	mov	r0, r1
 8004bae:	f000 fde1 	bl	8005774 <SDMMC_CmdSelDesel>
 8004bb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <SD_InitCard+0x176>
  {
    return errorstate;
 8004bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bbc:	e00e      	b.n	8004bdc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681d      	ldr	r5, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	466c      	mov	r4, sp
 8004bc6:	f103 0210 	add.w	r2, r3, #16
 8004bca:	ca07      	ldmia	r2, {r0, r1, r2}
 8004bcc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	f000 fc25 	bl	8005424 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3740      	adds	r7, #64	@ 0x40
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bdb0      	pop	{r4, r5, r7, pc}

08004be4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fddc 	bl	80057ba <SDMMC_CmdGoIdleState>
 8004c02:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <SD_PowerON+0x2a>
  {
    return errorstate;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	e072      	b.n	8004cf4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f000 fdef 	bl	80057f6 <SDMMC_CmdOperCond>
 8004c18:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00d      	beq.n	8004c3c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 fdc5 	bl	80057ba <SDMMC_CmdGoIdleState>
 8004c30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d004      	beq.n	8004c42 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	e05b      	b.n	8004cf4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d137      	bne.n	8004cba <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2100      	movs	r1, #0
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 fdef 	bl	8005834 <SDMMC_CmdAppCommand>
 8004c56:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02d      	beq.n	8004cba <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c5e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c62:	e047      	b.n	8004cf4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2100      	movs	r1, #0
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 fde2 	bl	8005834 <SDMMC_CmdAppCommand>
 8004c70:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <SD_PowerON+0x98>
    {
      return errorstate;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	e03b      	b.n	8004cf4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	491e      	ldr	r1, [pc, #120]	@ (8004cfc <SD_PowerON+0x118>)
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fdf8 	bl	8005878 <SDMMC_CmdAppOperCommand>
 8004c88:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c90:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c94:	e02e      	b.n	8004cf4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fc5d 	bl	800555c <SDIO_GetResponse>
 8004ca2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	0fdb      	lsrs	r3, r3, #31
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <SD_PowerON+0xcc>
 8004cac:	2301      	movs	r3, #1
 8004cae:	e000      	b.n	8004cb2 <SD_PowerON+0xce>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	613b      	str	r3, [r7, #16]

    count++;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d802      	bhi.n	8004cca <SD_PowerON+0xe6>
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0cc      	beq.n	8004c64 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d902      	bls.n	8004cda <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004cd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004cd8:	e00c      	b.n	8004cf4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	645a      	str	r2, [r3, #68]	@ 0x44
 8004cea:	e002      	b.n	8004cf2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	c1100000 	.word	0xc1100000

08004d00 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d102      	bne.n	8004d16 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004d10:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d14:	e018      	b.n	8004d48 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d1e:	041b      	lsls	r3, r3, #16
 8004d20:	4619      	mov	r1, r3
 8004d22:	4610      	mov	r0, r2
 8004d24:	f000 fe29 	bl	800597a <SDMMC_CmdSendStatus>
 8004d28:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	e009      	b.n	8004d48 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2100      	movs	r1, #0
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fc0e 	bl	800555c <SDIO_GetResponse>
 8004d40:	4602      	mov	r2, r0
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d62:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d03f      	beq.n	8004dea <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	617b      	str	r3, [r7, #20]
 8004d6e:	e033      	b.n	8004dd8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fb80 	bl	800547a <SDIO_ReadFIFO>
 8004d7a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	3301      	adds	r3, #1
 8004d88:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	0a1b      	lsrs	r3, r3, #8
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	0c1b      	lsrs	r3, r3, #16
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	3301      	adds	r3, #1
 8004db4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	3b01      	subs	r3, #1
 8004dba:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	0e1b      	lsrs	r3, r3, #24
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	2b07      	cmp	r3, #7
 8004ddc:	d9c8      	bls.n	8004d70 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8004dea:	bf00      	nop
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b086      	sub	sp, #24
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d043      	beq.n	8004e94 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	e037      	b.n	8004e82 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	021a      	lsls	r2, r3, #8
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	3301      	adds	r3, #1
 8004e34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	041a      	lsls	r2, r3, #16
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	061a      	lsls	r2, r3, #24
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	3301      	adds	r3, #1
 8004e64:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f107 0208 	add.w	r2, r7, #8
 8004e74:	4611      	mov	r1, r2
 8004e76:	4618      	mov	r0, r3
 8004e78:	f000 fb0c 	bl	8005494 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	617b      	str	r3, [r7, #20]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2b07      	cmp	r3, #7
 8004e86:	d9c4      	bls.n	8004e12 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004e94:	bf00      	nop
 8004e96:	3718      	adds	r7, #24
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e042      	b.n	8004f34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d106      	bne.n	8004ec8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7fc f954 	bl	8001170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2224      	movs	r2, #36	@ 0x24
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68da      	ldr	r2, [r3, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ede:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f82b 	bl	8004f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ef4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	695a      	ldr	r2, [r3, #20]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68da      	ldr	r2, [r3, #12]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f40:	b0c0      	sub	sp, #256	@ 0x100
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f58:	68d9      	ldr	r1, [r3, #12]
 8004f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	ea40 0301 	orr.w	r3, r0, r1
 8004f64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f94:	f021 010c 	bic.w	r1, r1, #12
 8004f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004fa2:	430b      	orrs	r3, r1
 8004fa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb6:	6999      	ldr	r1, [r3, #24]
 8004fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	ea40 0301 	orr.w	r3, r0, r1
 8004fc2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4b8f      	ldr	r3, [pc, #572]	@ (8005208 <UART_SetConfig+0x2cc>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d005      	beq.n	8004fdc <UART_SetConfig+0xa0>
 8004fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	4b8d      	ldr	r3, [pc, #564]	@ (800520c <UART_SetConfig+0x2d0>)
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d104      	bne.n	8004fe6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fdc:	f7fe fbc4 	bl	8003768 <HAL_RCC_GetPCLK2Freq>
 8004fe0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004fe4:	e003      	b.n	8004fee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fe6:	f7fe fbab 	bl	8003740 <HAL_RCC_GetPCLK1Freq>
 8004fea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ff8:	f040 810c 	bne.w	8005214 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005000:	2200      	movs	r2, #0
 8005002:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005006:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800500a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800500e:	4622      	mov	r2, r4
 8005010:	462b      	mov	r3, r5
 8005012:	1891      	adds	r1, r2, r2
 8005014:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005016:	415b      	adcs	r3, r3
 8005018:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800501a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800501e:	4621      	mov	r1, r4
 8005020:	eb12 0801 	adds.w	r8, r2, r1
 8005024:	4629      	mov	r1, r5
 8005026:	eb43 0901 	adc.w	r9, r3, r1
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800503a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800503e:	4690      	mov	r8, r2
 8005040:	4699      	mov	r9, r3
 8005042:	4623      	mov	r3, r4
 8005044:	eb18 0303 	adds.w	r3, r8, r3
 8005048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800504c:	462b      	mov	r3, r5
 800504e:	eb49 0303 	adc.w	r3, r9, r3
 8005052:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005062:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005066:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800506a:	460b      	mov	r3, r1
 800506c:	18db      	adds	r3, r3, r3
 800506e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005070:	4613      	mov	r3, r2
 8005072:	eb42 0303 	adc.w	r3, r2, r3
 8005076:	657b      	str	r3, [r7, #84]	@ 0x54
 8005078:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800507c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005080:	f7fb f8fe 	bl	8000280 <__aeabi_uldivmod>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4b61      	ldr	r3, [pc, #388]	@ (8005210 <UART_SetConfig+0x2d4>)
 800508a:	fba3 2302 	umull	r2, r3, r3, r2
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	011c      	lsls	r4, r3, #4
 8005092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005096:	2200      	movs	r2, #0
 8005098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800509c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80050a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80050a4:	4642      	mov	r2, r8
 80050a6:	464b      	mov	r3, r9
 80050a8:	1891      	adds	r1, r2, r2
 80050aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80050ac:	415b      	adcs	r3, r3
 80050ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80050b4:	4641      	mov	r1, r8
 80050b6:	eb12 0a01 	adds.w	sl, r2, r1
 80050ba:	4649      	mov	r1, r9
 80050bc:	eb43 0b01 	adc.w	fp, r3, r1
 80050c0:	f04f 0200 	mov.w	r2, #0
 80050c4:	f04f 0300 	mov.w	r3, #0
 80050c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050d4:	4692      	mov	sl, r2
 80050d6:	469b      	mov	fp, r3
 80050d8:	4643      	mov	r3, r8
 80050da:	eb1a 0303 	adds.w	r3, sl, r3
 80050de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050e2:	464b      	mov	r3, r9
 80050e4:	eb4b 0303 	adc.w	r3, fp, r3
 80050e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80050fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005100:	460b      	mov	r3, r1
 8005102:	18db      	adds	r3, r3, r3
 8005104:	643b      	str	r3, [r7, #64]	@ 0x40
 8005106:	4613      	mov	r3, r2
 8005108:	eb42 0303 	adc.w	r3, r2, r3
 800510c:	647b      	str	r3, [r7, #68]	@ 0x44
 800510e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005112:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005116:	f7fb f8b3 	bl	8000280 <__aeabi_uldivmod>
 800511a:	4602      	mov	r2, r0
 800511c:	460b      	mov	r3, r1
 800511e:	4611      	mov	r1, r2
 8005120:	4b3b      	ldr	r3, [pc, #236]	@ (8005210 <UART_SetConfig+0x2d4>)
 8005122:	fba3 2301 	umull	r2, r3, r3, r1
 8005126:	095b      	lsrs	r3, r3, #5
 8005128:	2264      	movs	r2, #100	@ 0x64
 800512a:	fb02 f303 	mul.w	r3, r2, r3
 800512e:	1acb      	subs	r3, r1, r3
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005136:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <UART_SetConfig+0x2d4>)
 8005138:	fba3 2302 	umull	r2, r3, r3, r2
 800513c:	095b      	lsrs	r3, r3, #5
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005144:	441c      	add	r4, r3
 8005146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800514a:	2200      	movs	r2, #0
 800514c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005150:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005154:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005158:	4642      	mov	r2, r8
 800515a:	464b      	mov	r3, r9
 800515c:	1891      	adds	r1, r2, r2
 800515e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005160:	415b      	adcs	r3, r3
 8005162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005164:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005168:	4641      	mov	r1, r8
 800516a:	1851      	adds	r1, r2, r1
 800516c:	6339      	str	r1, [r7, #48]	@ 0x30
 800516e:	4649      	mov	r1, r9
 8005170:	414b      	adcs	r3, r1
 8005172:	637b      	str	r3, [r7, #52]	@ 0x34
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005180:	4659      	mov	r1, fp
 8005182:	00cb      	lsls	r3, r1, #3
 8005184:	4651      	mov	r1, sl
 8005186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800518a:	4651      	mov	r1, sl
 800518c:	00ca      	lsls	r2, r1, #3
 800518e:	4610      	mov	r0, r2
 8005190:	4619      	mov	r1, r3
 8005192:	4603      	mov	r3, r0
 8005194:	4642      	mov	r2, r8
 8005196:	189b      	adds	r3, r3, r2
 8005198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800519c:	464b      	mov	r3, r9
 800519e:	460a      	mov	r2, r1
 80051a0:	eb42 0303 	adc.w	r3, r2, r3
 80051a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80051b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80051b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80051bc:	460b      	mov	r3, r1
 80051be:	18db      	adds	r3, r3, r3
 80051c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051c2:	4613      	mov	r3, r2
 80051c4:	eb42 0303 	adc.w	r3, r2, r3
 80051c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80051d2:	f7fb f855 	bl	8000280 <__aeabi_uldivmod>
 80051d6:	4602      	mov	r2, r0
 80051d8:	460b      	mov	r3, r1
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <UART_SetConfig+0x2d4>)
 80051dc:	fba3 1302 	umull	r1, r3, r3, r2
 80051e0:	095b      	lsrs	r3, r3, #5
 80051e2:	2164      	movs	r1, #100	@ 0x64
 80051e4:	fb01 f303 	mul.w	r3, r1, r3
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	00db      	lsls	r3, r3, #3
 80051ec:	3332      	adds	r3, #50	@ 0x32
 80051ee:	4a08      	ldr	r2, [pc, #32]	@ (8005210 <UART_SetConfig+0x2d4>)
 80051f0:	fba2 2303 	umull	r2, r3, r2, r3
 80051f4:	095b      	lsrs	r3, r3, #5
 80051f6:	f003 0207 	and.w	r2, r3, #7
 80051fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4422      	add	r2, r4
 8005202:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005204:	e106      	b.n	8005414 <UART_SetConfig+0x4d8>
 8005206:	bf00      	nop
 8005208:	40011000 	.word	0x40011000
 800520c:	40011400 	.word	0x40011400
 8005210:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005218:	2200      	movs	r2, #0
 800521a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800521e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005222:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005226:	4642      	mov	r2, r8
 8005228:	464b      	mov	r3, r9
 800522a:	1891      	adds	r1, r2, r2
 800522c:	6239      	str	r1, [r7, #32]
 800522e:	415b      	adcs	r3, r3
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
 8005232:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005236:	4641      	mov	r1, r8
 8005238:	1854      	adds	r4, r2, r1
 800523a:	4649      	mov	r1, r9
 800523c:	eb43 0501 	adc.w	r5, r3, r1
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	00eb      	lsls	r3, r5, #3
 800524a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800524e:	00e2      	lsls	r2, r4, #3
 8005250:	4614      	mov	r4, r2
 8005252:	461d      	mov	r5, r3
 8005254:	4643      	mov	r3, r8
 8005256:	18e3      	adds	r3, r4, r3
 8005258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800525c:	464b      	mov	r3, r9
 800525e:	eb45 0303 	adc.w	r3, r5, r3
 8005262:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005272:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005282:	4629      	mov	r1, r5
 8005284:	008b      	lsls	r3, r1, #2
 8005286:	4621      	mov	r1, r4
 8005288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800528c:	4621      	mov	r1, r4
 800528e:	008a      	lsls	r2, r1, #2
 8005290:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005294:	f7fa fff4 	bl	8000280 <__aeabi_uldivmod>
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	4b60      	ldr	r3, [pc, #384]	@ (8005420 <UART_SetConfig+0x4e4>)
 800529e:	fba3 2302 	umull	r2, r3, r3, r2
 80052a2:	095b      	lsrs	r3, r3, #5
 80052a4:	011c      	lsls	r4, r3, #4
 80052a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052aa:	2200      	movs	r2, #0
 80052ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80052b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80052b8:	4642      	mov	r2, r8
 80052ba:	464b      	mov	r3, r9
 80052bc:	1891      	adds	r1, r2, r2
 80052be:	61b9      	str	r1, [r7, #24]
 80052c0:	415b      	adcs	r3, r3
 80052c2:	61fb      	str	r3, [r7, #28]
 80052c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052c8:	4641      	mov	r1, r8
 80052ca:	1851      	adds	r1, r2, r1
 80052cc:	6139      	str	r1, [r7, #16]
 80052ce:	4649      	mov	r1, r9
 80052d0:	414b      	adcs	r3, r1
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052e0:	4659      	mov	r1, fp
 80052e2:	00cb      	lsls	r3, r1, #3
 80052e4:	4651      	mov	r1, sl
 80052e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052ea:	4651      	mov	r1, sl
 80052ec:	00ca      	lsls	r2, r1, #3
 80052ee:	4610      	mov	r0, r2
 80052f0:	4619      	mov	r1, r3
 80052f2:	4603      	mov	r3, r0
 80052f4:	4642      	mov	r2, r8
 80052f6:	189b      	adds	r3, r3, r2
 80052f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052fc:	464b      	mov	r3, r9
 80052fe:	460a      	mov	r2, r1
 8005300:	eb42 0303 	adc.w	r3, r2, r3
 8005304:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005312:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005320:	4649      	mov	r1, r9
 8005322:	008b      	lsls	r3, r1, #2
 8005324:	4641      	mov	r1, r8
 8005326:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800532a:	4641      	mov	r1, r8
 800532c:	008a      	lsls	r2, r1, #2
 800532e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005332:	f7fa ffa5 	bl	8000280 <__aeabi_uldivmod>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	4611      	mov	r1, r2
 800533c:	4b38      	ldr	r3, [pc, #224]	@ (8005420 <UART_SetConfig+0x4e4>)
 800533e:	fba3 2301 	umull	r2, r3, r3, r1
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	2264      	movs	r2, #100	@ 0x64
 8005346:	fb02 f303 	mul.w	r3, r2, r3
 800534a:	1acb      	subs	r3, r1, r3
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	3332      	adds	r3, #50	@ 0x32
 8005350:	4a33      	ldr	r2, [pc, #204]	@ (8005420 <UART_SetConfig+0x4e4>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	095b      	lsrs	r3, r3, #5
 8005358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800535c:	441c      	add	r4, r3
 800535e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005362:	2200      	movs	r2, #0
 8005364:	673b      	str	r3, [r7, #112]	@ 0x70
 8005366:	677a      	str	r2, [r7, #116]	@ 0x74
 8005368:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800536c:	4642      	mov	r2, r8
 800536e:	464b      	mov	r3, r9
 8005370:	1891      	adds	r1, r2, r2
 8005372:	60b9      	str	r1, [r7, #8]
 8005374:	415b      	adcs	r3, r3
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800537c:	4641      	mov	r1, r8
 800537e:	1851      	adds	r1, r2, r1
 8005380:	6039      	str	r1, [r7, #0]
 8005382:	4649      	mov	r1, r9
 8005384:	414b      	adcs	r3, r1
 8005386:	607b      	str	r3, [r7, #4]
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	f04f 0300 	mov.w	r3, #0
 8005390:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005394:	4659      	mov	r1, fp
 8005396:	00cb      	lsls	r3, r1, #3
 8005398:	4651      	mov	r1, sl
 800539a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800539e:	4651      	mov	r1, sl
 80053a0:	00ca      	lsls	r2, r1, #3
 80053a2:	4610      	mov	r0, r2
 80053a4:	4619      	mov	r1, r3
 80053a6:	4603      	mov	r3, r0
 80053a8:	4642      	mov	r2, r8
 80053aa:	189b      	adds	r3, r3, r2
 80053ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053ae:	464b      	mov	r3, r9
 80053b0:	460a      	mov	r2, r1
 80053b2:	eb42 0303 	adc.w	r3, r2, r3
 80053b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80053c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80053c4:	f04f 0200 	mov.w	r2, #0
 80053c8:	f04f 0300 	mov.w	r3, #0
 80053cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80053d0:	4649      	mov	r1, r9
 80053d2:	008b      	lsls	r3, r1, #2
 80053d4:	4641      	mov	r1, r8
 80053d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053da:	4641      	mov	r1, r8
 80053dc:	008a      	lsls	r2, r1, #2
 80053de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80053e2:	f7fa ff4d 	bl	8000280 <__aeabi_uldivmod>
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005420 <UART_SetConfig+0x4e4>)
 80053ec:	fba3 1302 	umull	r1, r3, r3, r2
 80053f0:	095b      	lsrs	r3, r3, #5
 80053f2:	2164      	movs	r1, #100	@ 0x64
 80053f4:	fb01 f303 	mul.w	r3, r1, r3
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	3332      	adds	r3, #50	@ 0x32
 80053fe:	4a08      	ldr	r2, [pc, #32]	@ (8005420 <UART_SetConfig+0x4e4>)
 8005400:	fba2 2303 	umull	r2, r3, r2, r3
 8005404:	095b      	lsrs	r3, r3, #5
 8005406:	f003 020f 	and.w	r2, r3, #15
 800540a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4422      	add	r2, r4
 8005412:	609a      	str	r2, [r3, #8]
}
 8005414:	bf00      	nop
 8005416:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800541a:	46bd      	mov	sp, r7
 800541c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005420:	51eb851f 	.word	0x51eb851f

08005424 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005424:	b084      	sub	sp, #16
 8005426:	b480      	push	{r7}
 8005428:	b085      	sub	sp, #20
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
 800542e:	f107 001c 	add.w	r0, r7, #28
 8005432:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005436:	2300      	movs	r3, #0
 8005438:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800543a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800543c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800543e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8005442:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8005446:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800544a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800544c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800544e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800545e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	431a      	orrs	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	b004      	add	sp, #16
 8005478:	4770      	bx	lr

0800547a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800547a:	b480      	push	{r7}
 800547c:	b083      	sub	sp, #12
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8005488:	4618      	mov	r0, r3
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2203      	movs	r2, #3
 80054c2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0303 	and.w	r3, r3, #3
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b085      	sub	sp, #20
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800550c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005512:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005518:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	4313      	orrs	r3, r2
 800551e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005528:	f023 030f 	bic.w	r3, r3, #15
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	431a      	orrs	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	b2db      	uxtb	r3, r3
}
 8005550:	4618      	mov	r0, r3
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	3314      	adds	r3, #20
 800556a:	461a      	mov	r2, r3
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	4413      	add	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
}  
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8005582:	b480      	push	{r7}
 8005584:	b085      	sub	sp, #20
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800558c:	2300      	movs	r3, #0
 800558e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055a8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80055ae:	431a      	orrs	r2, r3
                       Data->DPSM);
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80055b4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	431a      	orrs	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0

}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b088      	sub	sp, #32
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80055e8:	2310      	movs	r3, #16
 80055ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80055ec:	2340      	movs	r3, #64	@ 0x40
 80055ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80055f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80055fa:	f107 0308 	add.w	r3, r7, #8
 80055fe:	4619      	mov	r1, r3
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff ff74 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800560a:	2110      	movs	r1, #16
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f9d7 	bl	80059c0 <SDMMC_GetCmdResp1>
 8005612:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005614:	69fb      	ldr	r3, [r7, #28]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3720      	adds	r7, #32
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b088      	sub	sp, #32
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800562c:	2311      	movs	r3, #17
 800562e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005630:	2340      	movs	r3, #64	@ 0x40
 8005632:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800563c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800563e:	f107 0308 	add.w	r3, r7, #8
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff ff52 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800564a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564e:	2111      	movs	r1, #17
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 f9b5 	bl	80059c0 <SDMMC_GetCmdResp1>
 8005656:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005658:	69fb      	ldr	r3, [r7, #28]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3720      	adds	r7, #32
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b088      	sub	sp, #32
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005670:	2312      	movs	r3, #18
 8005672:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005674:	2340      	movs	r3, #64	@ 0x40
 8005676:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800567c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005680:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005682:	f107 0308 	add.w	r3, r7, #8
 8005686:	4619      	mov	r1, r3
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7ff ff30 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800568e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005692:	2112      	movs	r1, #18
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f993 	bl	80059c0 <SDMMC_GetCmdResp1>
 800569a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800569c:	69fb      	ldr	r3, [r7, #28]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3720      	adds	r7, #32
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b088      	sub	sp, #32
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80056b4:	2318      	movs	r3, #24
 80056b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80056b8:	2340      	movs	r3, #64	@ 0x40
 80056ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056bc:	2300      	movs	r3, #0
 80056be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056c6:	f107 0308 	add.w	r3, r7, #8
 80056ca:	4619      	mov	r1, r3
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7ff ff0e 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80056d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056d6:	2118      	movs	r1, #24
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f971 	bl	80059c0 <SDMMC_GetCmdResp1>
 80056de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056e0:	69fb      	ldr	r3, [r7, #28]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3720      	adds	r7, #32
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b088      	sub	sp, #32
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
 80056f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80056f8:	2319      	movs	r3, #25
 80056fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80056fc:	2340      	movs	r3, #64	@ 0x40
 80056fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005700:	2300      	movs	r3, #0
 8005702:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005708:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800570a:	f107 0308 	add.w	r3, r7, #8
 800570e:	4619      	mov	r1, r3
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff feec 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800571a:	2119      	movs	r1, #25
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f94f 	bl	80059c0 <SDMMC_GetCmdResp1>
 8005722:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005724:	69fb      	ldr	r3, [r7, #28]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3720      	adds	r7, #32
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800573c:	230c      	movs	r3, #12
 800573e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005740:	2340      	movs	r3, #64	@ 0x40
 8005742:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005744:	2300      	movs	r3, #0
 8005746:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800574c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800574e:	f107 0308 	add.w	r3, r7, #8
 8005752:	4619      	mov	r1, r3
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff feca 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800575a:	4a05      	ldr	r2, [pc, #20]	@ (8005770 <SDMMC_CmdStopTransfer+0x40>)
 800575c:	210c      	movs	r1, #12
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f92e 	bl	80059c0 <SDMMC_GetCmdResp1>
 8005764:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005766:	69fb      	ldr	r3, [r7, #28]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3720      	adds	r7, #32
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	05f5e100 	.word	0x05f5e100

08005774 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08a      	sub	sp, #40	@ 0x28
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005784:	2307      	movs	r3, #7
 8005786:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005788:	2340      	movs	r3, #64	@ 0x40
 800578a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800578c:	2300      	movs	r3, #0
 800578e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005794:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005796:	f107 0310 	add.w	r3, r7, #16
 800579a:	4619      	mov	r1, r3
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f7ff fea6 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80057a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057a6:	2107      	movs	r1, #7
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 f909 	bl	80059c0 <SDMMC_GetCmdResp1>
 80057ae:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3728      	adds	r7, #40	@ 0x28
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b088      	sub	sp, #32
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80057c6:	2300      	movs	r3, #0
 80057c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80057ca:	2300      	movs	r3, #0
 80057cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80057d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057d8:	f107 0308 	add.w	r3, r7, #8
 80057dc:	4619      	mov	r1, r3
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f7ff fe85 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 fb23 	bl	8005e30 <SDMMC_GetCmdError>
 80057ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057ec:	69fb      	ldr	r3, [r7, #28]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3720      	adds	r7, #32
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b088      	sub	sp, #32
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80057fe:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8005802:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005804:	2308      	movs	r3, #8
 8005806:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005808:	2340      	movs	r3, #64	@ 0x40
 800580a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005810:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005814:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005816:	f107 0308 	add.w	r3, r7, #8
 800581a:	4619      	mov	r1, r3
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff fe66 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 fab6 	bl	8005d94 <SDMMC_GetCmdResp7>
 8005828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800582a:	69fb      	ldr	r3, [r7, #28]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3720      	adds	r7, #32
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005842:	2337      	movs	r3, #55	@ 0x37
 8005844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005846:	2340      	movs	r3, #64	@ 0x40
 8005848:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800584a:	2300      	movs	r3, #0
 800584c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800584e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005852:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005854:	f107 0308 	add.w	r3, r7, #8
 8005858:	4619      	mov	r1, r3
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff fe47 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005864:	2137      	movs	r1, #55	@ 0x37
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f8aa 	bl	80059c0 <SDMMC_GetCmdResp1>
 800586c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800586e:	69fb      	ldr	r3, [r7, #28]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3720      	adds	r7, #32
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005888:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800588c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800588e:	2329      	movs	r3, #41	@ 0x29
 8005890:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005892:	2340      	movs	r3, #64	@ 0x40
 8005894:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005896:	2300      	movs	r3, #0
 8005898:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800589a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800589e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058a0:	f107 0308 	add.w	r3, r7, #8
 80058a4:	4619      	mov	r1, r3
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7ff fe21 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f9bd 	bl	8005c2c <SDMMC_GetCmdResp3>
 80058b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058b4:	69fb      	ldr	r3, [r7, #28]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3720      	adds	r7, #32
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b088      	sub	sp, #32
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80058ca:	2302      	movs	r3, #2
 80058cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80058ce:	23c0      	movs	r3, #192	@ 0xc0
 80058d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80058d2:	2300      	movs	r3, #0
 80058d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058dc:	f107 0308 	add.w	r3, r7, #8
 80058e0:	4619      	mov	r1, r3
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7ff fe03 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f957 	bl	8005b9c <SDMMC_GetCmdResp2>
 80058ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058f0:	69fb      	ldr	r3, [r7, #28]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3720      	adds	r7, #32
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b088      	sub	sp, #32
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005908:	2309      	movs	r3, #9
 800590a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800590c:	23c0      	movs	r3, #192	@ 0xc0
 800590e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005914:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005918:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800591a:	f107 0308 	add.w	r3, r7, #8
 800591e:	4619      	mov	r1, r3
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff fde4 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f938 	bl	8005b9c <SDMMC_GetCmdResp2>
 800592c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800592e:	69fb      	ldr	r3, [r7, #28]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3720      	adds	r7, #32
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005946:	2303      	movs	r3, #3
 8005948:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800594a:	2340      	movs	r3, #64	@ 0x40
 800594c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800594e:	2300      	movs	r3, #0
 8005950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005956:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005958:	f107 0308 	add.w	r3, r7, #8
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff fdc5 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005964:	683a      	ldr	r2, [r7, #0]
 8005966:	2103      	movs	r1, #3
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f99d 	bl	8005ca8 <SDMMC_GetCmdResp6>
 800596e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005970:	69fb      	ldr	r3, [r7, #28]
}
 8005972:	4618      	mov	r0, r3
 8005974:	3720      	adds	r7, #32
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b088      	sub	sp, #32
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
 8005982:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005988:	230d      	movs	r3, #13
 800598a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800598c:	2340      	movs	r3, #64	@ 0x40
 800598e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005998:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800599a:	f107 0308 	add.w	r3, r7, #8
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f7ff fda4 	bl	80054ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80059a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059aa:	210d      	movs	r1, #13
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f807 	bl	80059c0 <SDMMC_GetCmdResp1>
 80059b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059b4:	69fb      	ldr	r3, [r7, #28]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3720      	adds	r7, #32
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b088      	sub	sp, #32
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	460b      	mov	r3, r1
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80059ce:	4b70      	ldr	r3, [pc, #448]	@ (8005b90 <SDMMC_GetCmdResp1+0x1d0>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a70      	ldr	r2, [pc, #448]	@ (8005b94 <SDMMC_GetCmdResp1+0x1d4>)
 80059d4:	fba2 2303 	umull	r2, r3, r2, r3
 80059d8:	0a5a      	lsrs	r2, r3, #9
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	fb02 f303 	mul.w	r3, r2, r3
 80059e0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	1e5a      	subs	r2, r3, #1
 80059e6:	61fa      	str	r2, [r7, #28]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d102      	bne.n	80059f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80059ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80059f0:	e0c9      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0ef      	beq.n	80059e2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1ea      	bne.n	80059e2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d004      	beq.n	8005a22 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2204      	movs	r2, #4
 8005a1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005a1e:	2304      	movs	r3, #4
 8005a20:	e0b1      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d004      	beq.n	8005a38 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e0a6      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	22c5      	movs	r2, #197	@ 0xc5
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7ff fd7f 	bl	8005542 <SDIO_GetCommandResponse>
 8005a44:	4603      	mov	r3, r0
 8005a46:	461a      	mov	r2, r3
 8005a48:	7afb      	ldrb	r3, [r7, #11]
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d001      	beq.n	8005a52 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e099      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005a52:	2100      	movs	r1, #0
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f7ff fd81 	bl	800555c <SDIO_GetResponse>
 8005a5a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4b4e      	ldr	r3, [pc, #312]	@ (8005b98 <SDMMC_GetCmdResp1+0x1d8>)
 8005a60:	4013      	ands	r3, r2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005a66:	2300      	movs	r3, #0
 8005a68:	e08d      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	da02      	bge.n	8005a76 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005a70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a74:	e087      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d001      	beq.n	8005a84 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005a80:	2340      	movs	r3, #64	@ 0x40
 8005a82:	e080      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005a8e:	2380      	movs	r3, #128	@ 0x80
 8005a90:	e079      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005a9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005aa0:	e071      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d002      	beq.n	8005ab2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005aac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ab0:	e069      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005abc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ac0:	e061      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d002      	beq.n	8005ad2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005acc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ad0:	e059      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d002      	beq.n	8005ae2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ae0:	e051      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005af0:	e049      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005afc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005b00:	e041      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005b0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b10:	e039      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d002      	beq.n	8005b22 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005b1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005b20:	e031      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005b2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005b30:	e029      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d002      	beq.n	8005b42 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005b3c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005b40:	e021      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005b4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005b50:	e019      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005b5c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005b60:	e011      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005b6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005b70:	e009      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f003 0308 	and.w	r3, r3, #8
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d002      	beq.n	8005b82 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005b7c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8005b80:	e001      	b.n	8005b86 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005b82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3720      	adds	r7, #32
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000004 	.word	0x20000004
 8005b94:	10624dd3 	.word	0x10624dd3
 8005b98:	fdffe008 	.word	0xfdffe008

08005b9c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8005c24 <SDMMC_GetCmdResp2+0x88>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c28 <SDMMC_GetCmdResp2+0x8c>)
 8005baa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bae:	0a5b      	lsrs	r3, r3, #9
 8005bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bb4:	fb02 f303 	mul.w	r3, r2, r3
 8005bb8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	1e5a      	subs	r2, r3, #1
 8005bbe:	60fa      	str	r2, [r7, #12]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d102      	bne.n	8005bca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005bc4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005bc8:	e026      	b.n	8005c18 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d0ef      	beq.n	8005bba <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1ea      	bne.n	8005bba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d004      	beq.n	8005bfa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2204      	movs	r2, #4
 8005bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005bf6:	2304      	movs	r3, #4
 8005bf8:	e00e      	b.n	8005c18 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d004      	beq.n	8005c10 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e003      	b.n	8005c18 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	22c5      	movs	r2, #197	@ 0xc5
 8005c14:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	20000004 	.word	0x20000004
 8005c28:	10624dd3 	.word	0x10624dd3

08005c2c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c34:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca0 <SDMMC_GetCmdResp3+0x74>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca4 <SDMMC_GetCmdResp3+0x78>)
 8005c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3e:	0a5b      	lsrs	r3, r3, #9
 8005c40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c44:	fb02 f303 	mul.w	r3, r2, r3
 8005c48:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	1e5a      	subs	r2, r3, #1
 8005c4e:	60fa      	str	r2, [r7, #12]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d102      	bne.n	8005c5a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005c54:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005c58:	e01b      	b.n	8005c92 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c5e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d0ef      	beq.n	8005c4a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1ea      	bne.n	8005c4a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c78:	f003 0304 	and.w	r3, r3, #4
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d004      	beq.n	8005c8a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2204      	movs	r2, #4
 8005c84:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005c86:	2304      	movs	r3, #4
 8005c88:	e003      	b.n	8005c92 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	22c5      	movs	r2, #197	@ 0xc5
 8005c8e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	20000004 	.word	0x20000004
 8005ca4:	10624dd3 	.word	0x10624dd3

08005ca8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005cb6:	4b35      	ldr	r3, [pc, #212]	@ (8005d8c <SDMMC_GetCmdResp6+0xe4>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a35      	ldr	r2, [pc, #212]	@ (8005d90 <SDMMC_GetCmdResp6+0xe8>)
 8005cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc0:	0a5b      	lsrs	r3, r3, #9
 8005cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cc6:	fb02 f303 	mul.w	r3, r2, r3
 8005cca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	1e5a      	subs	r2, r3, #1
 8005cd0:	61fa      	str	r2, [r7, #28]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d102      	bne.n	8005cdc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005cd6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005cda:	e052      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d0ef      	beq.n	8005ccc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1ea      	bne.n	8005ccc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cfa:	f003 0304 	and.w	r3, r3, #4
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d004      	beq.n	8005d0c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2204      	movs	r2, #4
 8005d06:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005d08:	2304      	movs	r3, #4
 8005d0a:	e03a      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d004      	beq.n	8005d22 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e02f      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f7ff fc0d 	bl	8005542 <SDIO_GetCommandResponse>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	7afb      	ldrb	r3, [r7, #11]
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d001      	beq.n	8005d36 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e025      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	22c5      	movs	r2, #197	@ 0xc5
 8005d3a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005d3c:	2100      	movs	r1, #0
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f7ff fc0c 	bl	800555c <SDIO_GetResponse>
 8005d44:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d106      	bne.n	8005d5e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e011      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005d68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d6c:	e009      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d7c:	e001      	b.n	8005d82 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005d7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3720      	adds	r7, #32
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	20000004 	.word	0x20000004
 8005d90:	10624dd3 	.word	0x10624dd3

08005d94 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005d9c:	4b22      	ldr	r3, [pc, #136]	@ (8005e28 <SDMMC_GetCmdResp7+0x94>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a22      	ldr	r2, [pc, #136]	@ (8005e2c <SDMMC_GetCmdResp7+0x98>)
 8005da2:	fba2 2303 	umull	r2, r3, r2, r3
 8005da6:	0a5b      	lsrs	r3, r3, #9
 8005da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dac:	fb02 f303 	mul.w	r3, r2, r3
 8005db0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	1e5a      	subs	r2, r3, #1
 8005db6:	60fa      	str	r2, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d102      	bne.n	8005dc2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005dbc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005dc0:	e02c      	b.n	8005e1c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d0ef      	beq.n	8005db2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1ea      	bne.n	8005db2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de0:	f003 0304 	and.w	r3, r3, #4
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d004      	beq.n	8005df2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2204      	movs	r2, #4
 8005dec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005dee:	2304      	movs	r3, #4
 8005df0:	e014      	b.n	8005e1c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d004      	beq.n	8005e08 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e009      	b.n	8005e1c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2240      	movs	r2, #64	@ 0x40
 8005e18:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005e1a:	2300      	movs	r3, #0
  
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	20000004 	.word	0x20000004
 8005e2c:	10624dd3 	.word	0x10624dd3

08005e30 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005e38:	4b11      	ldr	r3, [pc, #68]	@ (8005e80 <SDMMC_GetCmdError+0x50>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a11      	ldr	r2, [pc, #68]	@ (8005e84 <SDMMC_GetCmdError+0x54>)
 8005e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e42:	0a5b      	lsrs	r3, r3, #9
 8005e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e48:	fb02 f303 	mul.w	r3, r2, r3
 8005e4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	1e5a      	subs	r2, r3, #1
 8005e52:	60fa      	str	r2, [r7, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d102      	bne.n	8005e5e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005e58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005e5c:	e009      	b.n	8005e72 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d0f1      	beq.n	8005e4e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	22c5      	movs	r2, #197	@ 0xc5
 8005e6e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	20000004 	.word	0x20000004
 8005e84:	10624dd3 	.word	0x10624dd3

08005e88 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005e8c:	4904      	ldr	r1, [pc, #16]	@ (8005ea0 <MX_FATFS_Init+0x18>)
 8005e8e:	4805      	ldr	r0, [pc, #20]	@ (8005ea4 <MX_FATFS_Init+0x1c>)
 8005e90:	f002 feb6 	bl	8008c00 <FATFS_LinkDriver>
 8005e94:	4603      	mov	r3, r0
 8005e96:	461a      	mov	r2, r3
 8005e98:	4b03      	ldr	r3, [pc, #12]	@ (8005ea8 <MX_FATFS_Init+0x20>)
 8005e9a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005e9c:	bf00      	nop
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	2000032c 	.word	0x2000032c
 8005ea4:	08009e58 	.word	0x08009e58
 8005ea8:	20000328 	.word	0x20000328

08005eac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005eb0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005ec6:	f000 f89e 	bl	8006006 <BSP_SD_IsDetected>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d001      	beq.n	8005ed4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e005      	b.n	8005ee0 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8005ed4:	4804      	ldr	r0, [pc, #16]	@ (8005ee8 <BSP_SD_Init+0x2c>)
 8005ed6:	f7fd fdad 	bl	8003a34 <HAL_SD_Init>
 8005eda:	4603      	mov	r3, r0
 8005edc:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8005ede:	79fb      	ldrb	r3, [r7, #7]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	20000254 	.word	0x20000254

08005eec <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b088      	sub	sp, #32
 8005ef0:	af02      	add	r7, sp, #8
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
 8005ef8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005efa:	2300      	movs	r3, #0
 8005efc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	68f9      	ldr	r1, [r7, #12]
 8005f08:	4806      	ldr	r0, [pc, #24]	@ (8005f24 <BSP_SD_ReadBlocks+0x38>)
 8005f0a:	f7fd fe3b 	bl	8003b84 <HAL_SD_ReadBlocks>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005f18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	20000254 	.word	0x20000254

08005f28 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b088      	sub	sp, #32
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	68f9      	ldr	r1, [r7, #12]
 8005f44:	4806      	ldr	r0, [pc, #24]	@ (8005f60 <BSP_SD_WriteBlocks+0x38>)
 8005f46:	f7fe f803 	bl	8003f50 <HAL_SD_WriteBlocks>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20000254 	.word	0x20000254

08005f64 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005f68:	4805      	ldr	r0, [pc, #20]	@ (8005f80 <BSP_SD_GetCardState+0x1c>)
 8005f6a:	f7fe fcdf 	bl	800492c <HAL_SD_GetCardState>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	bf14      	ite	ne
 8005f74:	2301      	movne	r3, #1
 8005f76:	2300      	moveq	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20000254 	.word	0x20000254

08005f84 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	4803      	ldr	r0, [pc, #12]	@ (8005f9c <BSP_SD_GetCardInfo+0x18>)
 8005f90:	f7fe fca0 	bl	80048d4 <HAL_SD_GetCardInfo>
}
 8005f94:	bf00      	nop
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20000254 	.word	0x20000254

08005fa0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8005fa8:	f000 f818 	bl	8005fdc <BSP_SD_AbortCallback>
}
 8005fac:	bf00      	nop
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8005fbc:	f000 f815 	bl	8005fea <BSP_SD_WriteCpltCallback>
}
 8005fc0:	bf00      	nop
 8005fc2:	3708      	adds	r7, #8
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8005fd0:	f000 f812 	bl	8005ff8 <BSP_SD_ReadCpltCallback>
}
 8005fd4:	bf00      	nop
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0

}
 8005fe0:	bf00      	nop
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 8005fea:	b480      	push	{r7}
 8005fec:	af00      	add	r7, sp, #0

}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	af00      	add	r7, sp, #0

}
 8005ffc:	bf00      	nop
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b082      	sub	sp, #8
 800600a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800600c:	2301      	movs	r3, #1
 800600e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8006010:	f000 f80c 	bl	800602c <BSP_PlatformIsDetected>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800601a:	2300      	movs	r3, #0
 800601c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800601e:	79fb      	ldrb	r3, [r7, #7]
 8006020:	b2db      	uxtb	r3, r3
}
 8006022:	4618      	mov	r0, r3
 8006024:	3708      	adds	r7, #8
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006032:	2301      	movs	r3, #1
 8006034:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006036:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800603a:	4806      	ldr	r0, [pc, #24]	@ (8006054 <BSP_PlatformIsDetected+0x28>)
 800603c:	f7fb ffc8 	bl	8001fd0 <HAL_GPIO_ReadPin>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8006046:	2300      	movs	r3, #0
 8006048:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800604a:	79fb      	ldrb	r3, [r7, #7]
}
 800604c:	4618      	mov	r0, r3
 800604e:	3708      	adds	r7, #8
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	40020000 	.word	0x40020000

08006058 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006062:	4b0b      	ldr	r3, [pc, #44]	@ (8006090 <SD_CheckStatus+0x38>)
 8006064:	2201      	movs	r2, #1
 8006066:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006068:	f7ff ff7c 	bl	8005f64 <BSP_SD_GetCardState>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d107      	bne.n	8006082 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006072:	4b07      	ldr	r3, [pc, #28]	@ (8006090 <SD_CheckStatus+0x38>)
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	b2db      	uxtb	r3, r3
 8006078:	f023 0301 	bic.w	r3, r3, #1
 800607c:	b2da      	uxtb	r2, r3
 800607e:	4b04      	ldr	r3, [pc, #16]	@ (8006090 <SD_CheckStatus+0x38>)
 8006080:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006082:	4b03      	ldr	r3, [pc, #12]	@ (8006090 <SD_CheckStatus+0x38>)
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	b2db      	uxtb	r3, r3
}
 8006088:	4618      	mov	r0, r3
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	2000000d 	.word	0x2000000d

08006094 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	4603      	mov	r3, r0
 800609c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800609e:	4b0b      	ldr	r3, [pc, #44]	@ (80060cc <SD_initialize+0x38>)
 80060a0:	2201      	movs	r2, #1
 80060a2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80060a4:	f7ff ff0a 	bl	8005ebc <BSP_SD_Init>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d107      	bne.n	80060be <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7ff ffd1 	bl	8006058 <SD_CheckStatus>
 80060b6:	4603      	mov	r3, r0
 80060b8:	461a      	mov	r2, r3
 80060ba:	4b04      	ldr	r3, [pc, #16]	@ (80060cc <SD_initialize+0x38>)
 80060bc:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80060be:	4b03      	ldr	r3, [pc, #12]	@ (80060cc <SD_initialize+0x38>)
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	b2db      	uxtb	r3, r3
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	2000000d 	.word	0x2000000d

080060d0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	4603      	mov	r3, r0
 80060d8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80060da:	79fb      	ldrb	r3, [r7, #7]
 80060dc:	4618      	mov	r0, r3
 80060de:	f7ff ffbb 	bl	8006058 <SD_CheckStatus>
 80060e2:	4603      	mov	r3, r0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60b9      	str	r1, [r7, #8]
 80060f4:	607a      	str	r2, [r7, #4]
 80060f6:	603b      	str	r3, [r7, #0]
 80060f8:	4603      	mov	r3, r0
 80060fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006100:	f04f 33ff 	mov.w	r3, #4294967295
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	6879      	ldr	r1, [r7, #4]
 8006108:	68b8      	ldr	r0, [r7, #8]
 800610a:	f7ff feef 	bl	8005eec <BSP_SD_ReadBlocks>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d107      	bne.n	8006124 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8006114:	bf00      	nop
 8006116:	f7ff ff25 	bl	8005f64 <BSP_SD_GetCardState>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1fa      	bne.n	8006116 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006124:	7dfb      	ldrb	r3, [r7, #23]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b086      	sub	sp, #24
 8006132:	af00      	add	r7, sp, #0
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
 8006138:	603b      	str	r3, [r7, #0]
 800613a:	4603      	mov	r3, r0
 800613c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006142:	f04f 33ff 	mov.w	r3, #4294967295
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	68b8      	ldr	r0, [r7, #8]
 800614c:	f7ff feec 	bl	8005f28 <BSP_SD_WriteBlocks>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d107      	bne.n	8006166 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006156:	bf00      	nop
 8006158:	f7ff ff04 	bl	8005f64 <BSP_SD_GetCardState>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1fa      	bne.n	8006158 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006166:	7dfb      	ldrb	r3, [r7, #23]
}
 8006168:	4618      	mov	r0, r3
 800616a:	3718      	adds	r7, #24
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b08c      	sub	sp, #48	@ 0x30
 8006174:	af00      	add	r7, sp, #0
 8006176:	4603      	mov	r3, r0
 8006178:	603a      	str	r2, [r7, #0]
 800617a:	71fb      	strb	r3, [r7, #7]
 800617c:	460b      	mov	r3, r1
 800617e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006186:	4b25      	ldr	r3, [pc, #148]	@ (800621c <SD_ioctl+0xac>)
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d001      	beq.n	8006198 <SD_ioctl+0x28>
 8006194:	2303      	movs	r3, #3
 8006196:	e03c      	b.n	8006212 <SD_ioctl+0xa2>

  switch (cmd)
 8006198:	79bb      	ldrb	r3, [r7, #6]
 800619a:	2b03      	cmp	r3, #3
 800619c:	d834      	bhi.n	8006208 <SD_ioctl+0x98>
 800619e:	a201      	add	r2, pc, #4	@ (adr r2, 80061a4 <SD_ioctl+0x34>)
 80061a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a4:	080061b5 	.word	0x080061b5
 80061a8:	080061bd 	.word	0x080061bd
 80061ac:	080061d5 	.word	0x080061d5
 80061b0:	080061ef 	.word	0x080061ef
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80061b4:	2300      	movs	r3, #0
 80061b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80061ba:	e028      	b.n	800620e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80061bc:	f107 030c 	add.w	r3, r7, #12
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff fedf 	bl	8005f84 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80061c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80061d2:	e01c      	b.n	800620e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80061d4:	f107 030c 	add.w	r3, r7, #12
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fed3 	bl	8005f84 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80061ec:	e00f      	b.n	800620e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80061ee:	f107 030c 	add.w	r3, r7, #12
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7ff fec6 	bl	8005f84 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80061f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fa:	0a5a      	lsrs	r2, r3, #9
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006200:	2300      	movs	r3, #0
 8006202:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8006206:	e002      	b.n	800620e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006208:	2304      	movs	r3, #4
 800620a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800620e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006212:	4618      	mov	r0, r3
 8006214:	3730      	adds	r7, #48	@ 0x30
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	2000000d 	.word	0x2000000d

08006220 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	4603      	mov	r3, r0
 8006228:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800622a:	79fb      	ldrb	r3, [r7, #7]
 800622c:	4a08      	ldr	r2, [pc, #32]	@ (8006250 <disk_status+0x30>)
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4413      	add	r3, r2
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	79fa      	ldrb	r2, [r7, #7]
 8006238:	4905      	ldr	r1, [pc, #20]	@ (8006250 <disk_status+0x30>)
 800623a:	440a      	add	r2, r1
 800623c:	7a12      	ldrb	r2, [r2, #8]
 800623e:	4610      	mov	r0, r2
 8006240:	4798      	blx	r3
 8006242:	4603      	mov	r3, r0
 8006244:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006246:	7bfb      	ldrb	r3, [r7, #15]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	200007b8 	.word	0x200007b8

08006254 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006262:	79fb      	ldrb	r3, [r7, #7]
 8006264:	4a0e      	ldr	r2, [pc, #56]	@ (80062a0 <disk_initialize+0x4c>)
 8006266:	5cd3      	ldrb	r3, [r2, r3]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d114      	bne.n	8006296 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	4a0c      	ldr	r2, [pc, #48]	@ (80062a0 <disk_initialize+0x4c>)
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	79fa      	ldrb	r2, [r7, #7]
 800627a:	4909      	ldr	r1, [pc, #36]	@ (80062a0 <disk_initialize+0x4c>)
 800627c:	440a      	add	r2, r1
 800627e:	7a12      	ldrb	r2, [r2, #8]
 8006280:	4610      	mov	r0, r2
 8006282:	4798      	blx	r3
 8006284:	4603      	mov	r3, r0
 8006286:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8006288:	7bfb      	ldrb	r3, [r7, #15]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d103      	bne.n	8006296 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800628e:	79fb      	ldrb	r3, [r7, #7]
 8006290:	4a03      	ldr	r2, [pc, #12]	@ (80062a0 <disk_initialize+0x4c>)
 8006292:	2101      	movs	r1, #1
 8006294:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8006296:	7bfb      	ldrb	r3, [r7, #15]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	200007b8 	.word	0x200007b8

080062a4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80062a4:	b590      	push	{r4, r7, lr}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60b9      	str	r1, [r7, #8]
 80062ac:	607a      	str	r2, [r7, #4]
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	4603      	mov	r3, r0
 80062b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80062b4:	7bfb      	ldrb	r3, [r7, #15]
 80062b6:	4a0a      	ldr	r2, [pc, #40]	@ (80062e0 <disk_read+0x3c>)
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	689c      	ldr	r4, [r3, #8]
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
 80062c2:	4a07      	ldr	r2, [pc, #28]	@ (80062e0 <disk_read+0x3c>)
 80062c4:	4413      	add	r3, r2
 80062c6:	7a18      	ldrb	r0, [r3, #8]
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	68b9      	ldr	r1, [r7, #8]
 80062ce:	47a0      	blx	r4
 80062d0:	4603      	mov	r3, r0
 80062d2:	75fb      	strb	r3, [r7, #23]
  return res;
 80062d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	371c      	adds	r7, #28
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd90      	pop	{r4, r7, pc}
 80062de:	bf00      	nop
 80062e0:	200007b8 	.word	0x200007b8

080062e4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80062e4:	b590      	push	{r4, r7, lr}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	607a      	str	r2, [r7, #4]
 80062ee:	603b      	str	r3, [r7, #0]
 80062f0:	4603      	mov	r3, r0
 80062f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006320 <disk_write+0x3c>)
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	68dc      	ldr	r4, [r3, #12]
 8006300:	7bfb      	ldrb	r3, [r7, #15]
 8006302:	4a07      	ldr	r2, [pc, #28]	@ (8006320 <disk_write+0x3c>)
 8006304:	4413      	add	r3, r2
 8006306:	7a18      	ldrb	r0, [r3, #8]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	68b9      	ldr	r1, [r7, #8]
 800630e:	47a0      	blx	r4
 8006310:	4603      	mov	r3, r0
 8006312:	75fb      	strb	r3, [r7, #23]
  return res;
 8006314:	7dfb      	ldrb	r3, [r7, #23]
}
 8006316:	4618      	mov	r0, r3
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	bd90      	pop	{r4, r7, pc}
 800631e:	bf00      	nop
 8006320:	200007b8 	.word	0x200007b8

08006324 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	4603      	mov	r3, r0
 800632c:	603a      	str	r2, [r7, #0]
 800632e:	71fb      	strb	r3, [r7, #7]
 8006330:	460b      	mov	r3, r1
 8006332:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006334:	79fb      	ldrb	r3, [r7, #7]
 8006336:	4a09      	ldr	r2, [pc, #36]	@ (800635c <disk_ioctl+0x38>)
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4413      	add	r3, r2
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	79fa      	ldrb	r2, [r7, #7]
 8006342:	4906      	ldr	r1, [pc, #24]	@ (800635c <disk_ioctl+0x38>)
 8006344:	440a      	add	r2, r1
 8006346:	7a10      	ldrb	r0, [r2, #8]
 8006348:	79b9      	ldrb	r1, [r7, #6]
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	4798      	blx	r3
 800634e:	4603      	mov	r3, r0
 8006350:	73fb      	strb	r3, [r7, #15]
  return res;
 8006352:	7bfb      	ldrb	r3, [r7, #15]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	200007b8 	.word	0x200007b8

08006360 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3301      	adds	r3, #1
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006370:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006374:	021b      	lsls	r3, r3, #8
 8006376:	b21a      	sxth	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	b21b      	sxth	r3, r3
 800637e:	4313      	orrs	r3, r2
 8006380:	b21b      	sxth	r3, r3
 8006382:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006384:	89fb      	ldrh	r3, [r7, #14]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3714      	adds	r7, #20
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006392:	b480      	push	{r7}
 8006394:	b085      	sub	sp, #20
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	3303      	adds	r3, #3
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	021b      	lsls	r3, r3, #8
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	3202      	adds	r2, #2
 80063aa:	7812      	ldrb	r2, [r2, #0]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	021b      	lsls	r3, r3, #8
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	3201      	adds	r2, #1
 80063b8:	7812      	ldrb	r2, [r2, #0]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	021b      	lsls	r3, r3, #8
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	7812      	ldrb	r2, [r2, #0]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
	return rv;
 80063ca:	68fb      	ldr	r3, [r7, #12]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3714      	adds	r7, #20
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	460b      	mov	r3, r1
 80063e2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	607a      	str	r2, [r7, #4]
 80063ea:	887a      	ldrh	r2, [r7, #2]
 80063ec:	b2d2      	uxtb	r2, r2
 80063ee:	701a      	strb	r2, [r3, #0]
 80063f0:	887b      	ldrh	r3, [r7, #2]
 80063f2:	0a1b      	lsrs	r3, r3, #8
 80063f4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	1c5a      	adds	r2, r3, #1
 80063fa:	607a      	str	r2, [r7, #4]
 80063fc:	887a      	ldrh	r2, [r7, #2]
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]
}
 8006402:	bf00      	nop
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	607a      	str	r2, [r7, #4]
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	b2d2      	uxtb	r2, r2
 8006422:	701a      	strb	r2, [r3, #0]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	0a1b      	lsrs	r3, r3, #8
 8006428:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	607a      	str	r2, [r7, #4]
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	0a1b      	lsrs	r3, r3, #8
 800643a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	607a      	str	r2, [r7, #4]
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	0a1b      	lsrs	r3, r3, #8
 800644c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	1c5a      	adds	r2, r3, #1
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	b2d2      	uxtb	r2, r2
 8006458:	701a      	strb	r2, [r3, #0]
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006466:	b480      	push	{r7}
 8006468:	b087      	sub	sp, #28
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00d      	beq.n	800649c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	1c53      	adds	r3, r2, #1
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	1c59      	adds	r1, r3, #1
 800648a:	6179      	str	r1, [r7, #20]
 800648c:	7812      	ldrb	r2, [r2, #0]
 800648e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3b01      	subs	r3, #1
 8006494:	607b      	str	r3, [r7, #4]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1f1      	bne.n	8006480 <mem_cpy+0x1a>
	}
}
 800649c:	bf00      	nop
 800649e:	371c      	adds	r7, #28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	1c5a      	adds	r2, r3, #1
 80064bc:	617a      	str	r2, [r7, #20]
 80064be:	68ba      	ldr	r2, [r7, #8]
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	607b      	str	r3, [r7, #4]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1f3      	bne.n	80064b8 <mem_set+0x10>
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop
 80064d4:	371c      	adds	r7, #28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80064de:	b480      	push	{r7}
 80064e0:	b089      	sub	sp, #36	@ 0x24
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	60f8      	str	r0, [r7, #12]
 80064e6:	60b9      	str	r1, [r7, #8]
 80064e8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80064f2:	2300      	movs	r3, #0
 80064f4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	61fa      	str	r2, [r7, #28]
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	4619      	mov	r1, r3
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	1c5a      	adds	r2, r3, #1
 8006504:	61ba      	str	r2, [r7, #24]
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	1acb      	subs	r3, r1, r3
 800650a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3b01      	subs	r3, #1
 8006510:	607b      	str	r3, [r7, #4]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <mem_cmp+0x40>
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0eb      	beq.n	80064f6 <mem_cmp+0x18>

	return r;
 800651e:	697b      	ldr	r3, [r7, #20]
}
 8006520:	4618      	mov	r0, r3
 8006522:	3724      	adds	r7, #36	@ 0x24
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006536:	e002      	b.n	800653e <chk_chr+0x12>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	3301      	adds	r3, #1
 800653c:	607b      	str	r3, [r7, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d005      	beq.n	8006552 <chk_chr+0x26>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	461a      	mov	r2, r3
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	4293      	cmp	r3, r2
 8006550:	d1f2      	bne.n	8006538 <chk_chr+0xc>
	return *str;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	781b      	ldrb	r3, [r3, #0]
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
	...

08006564 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800656e:	2300      	movs	r3, #0
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	60fb      	str	r3, [r7, #12]
 8006576:	e029      	b.n	80065cc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006578:	4a27      	ldr	r2, [pc, #156]	@ (8006618 <chk_lock+0xb4>)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	011b      	lsls	r3, r3, #4
 800657e:	4413      	add	r3, r2
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d01d      	beq.n	80065c2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006586:	4a24      	ldr	r2, [pc, #144]	@ (8006618 <chk_lock+0xb4>)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	4413      	add	r3, r2
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d116      	bne.n	80065c6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006598:	4a1f      	ldr	r2, [pc, #124]	@ (8006618 <chk_lock+0xb4>)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	011b      	lsls	r3, r3, #4
 800659e:	4413      	add	r3, r2
 80065a0:	3304      	adds	r3, #4
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d10c      	bne.n	80065c6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80065ac:	4a1a      	ldr	r2, [pc, #104]	@ (8006618 <chk_lock+0xb4>)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	4413      	add	r3, r2
 80065b4:	3308      	adds	r3, #8
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80065bc:	429a      	cmp	r2, r3
 80065be:	d102      	bne.n	80065c6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80065c0:	e007      	b.n	80065d2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80065c2:	2301      	movs	r3, #1
 80065c4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	3301      	adds	r3, #1
 80065ca:	60fb      	str	r3, [r7, #12]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d9d2      	bls.n	8006578 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d109      	bne.n	80065ec <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d102      	bne.n	80065e4 <chk_lock+0x80>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d101      	bne.n	80065e8 <chk_lock+0x84>
 80065e4:	2300      	movs	r3, #0
 80065e6:	e010      	b.n	800660a <chk_lock+0xa6>
 80065e8:	2312      	movs	r3, #18
 80065ea:	e00e      	b.n	800660a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d108      	bne.n	8006604 <chk_lock+0xa0>
 80065f2:	4a09      	ldr	r2, [pc, #36]	@ (8006618 <chk_lock+0xb4>)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	4413      	add	r3, r2
 80065fa:	330c      	adds	r3, #12
 80065fc:	881b      	ldrh	r3, [r3, #0]
 80065fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006602:	d101      	bne.n	8006608 <chk_lock+0xa4>
 8006604:	2310      	movs	r3, #16
 8006606:	e000      	b.n	800660a <chk_lock+0xa6>
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	20000798 	.word	0x20000798

0800661c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006622:	2300      	movs	r3, #0
 8006624:	607b      	str	r3, [r7, #4]
 8006626:	e002      	b.n	800662e <enq_lock+0x12>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	3301      	adds	r3, #1
 800662c:	607b      	str	r3, [r7, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d806      	bhi.n	8006642 <enq_lock+0x26>
 8006634:	4a09      	ldr	r2, [pc, #36]	@ (800665c <enq_lock+0x40>)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	4413      	add	r3, r2
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f2      	bne.n	8006628 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b02      	cmp	r3, #2
 8006646:	bf14      	ite	ne
 8006648:	2301      	movne	r3, #1
 800664a:	2300      	moveq	r3, #0
 800664c:	b2db      	uxtb	r3, r3
}
 800664e:	4618      	mov	r0, r3
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	20000798 	.word	0x20000798

08006660 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	e01f      	b.n	80066b0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006670:	4a41      	ldr	r2, [pc, #260]	@ (8006778 <inc_lock+0x118>)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	011b      	lsls	r3, r3, #4
 8006676:	4413      	add	r3, r2
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	429a      	cmp	r2, r3
 8006680:	d113      	bne.n	80066aa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006682:	4a3d      	ldr	r2, [pc, #244]	@ (8006778 <inc_lock+0x118>)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	4413      	add	r3, r2
 800668a:	3304      	adds	r3, #4
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006692:	429a      	cmp	r2, r3
 8006694:	d109      	bne.n	80066aa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006696:	4a38      	ldr	r2, [pc, #224]	@ (8006778 <inc_lock+0x118>)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	011b      	lsls	r3, r3, #4
 800669c:	4413      	add	r3, r2
 800669e:	3308      	adds	r3, #8
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d006      	beq.n	80066b8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	3301      	adds	r3, #1
 80066ae:	60fb      	str	r3, [r7, #12]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d9dc      	bls.n	8006670 <inc_lock+0x10>
 80066b6:	e000      	b.n	80066ba <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80066b8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d132      	bne.n	8006726 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80066c0:	2300      	movs	r3, #0
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	e002      	b.n	80066cc <inc_lock+0x6c>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	3301      	adds	r3, #1
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d806      	bhi.n	80066e0 <inc_lock+0x80>
 80066d2:	4a29      	ldr	r2, [pc, #164]	@ (8006778 <inc_lock+0x118>)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	011b      	lsls	r3, r3, #4
 80066d8:	4413      	add	r3, r2
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1f2      	bne.n	80066c6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d101      	bne.n	80066ea <inc_lock+0x8a>
 80066e6:	2300      	movs	r3, #0
 80066e8:	e040      	b.n	800676c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	4922      	ldr	r1, [pc, #136]	@ (8006778 <inc_lock+0x118>)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	440b      	add	r3, r1
 80066f6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689a      	ldr	r2, [r3, #8]
 80066fc:	491e      	ldr	r1, [pc, #120]	@ (8006778 <inc_lock+0x118>)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	440b      	add	r3, r1
 8006704:	3304      	adds	r3, #4
 8006706:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	695a      	ldr	r2, [r3, #20]
 800670c:	491a      	ldr	r1, [pc, #104]	@ (8006778 <inc_lock+0x118>)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	011b      	lsls	r3, r3, #4
 8006712:	440b      	add	r3, r1
 8006714:	3308      	adds	r3, #8
 8006716:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006718:	4a17      	ldr	r2, [pc, #92]	@ (8006778 <inc_lock+0x118>)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	011b      	lsls	r3, r3, #4
 800671e:	4413      	add	r3, r2
 8006720:	330c      	adds	r3, #12
 8006722:	2200      	movs	r2, #0
 8006724:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d009      	beq.n	8006740 <inc_lock+0xe0>
 800672c:	4a12      	ldr	r2, [pc, #72]	@ (8006778 <inc_lock+0x118>)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	011b      	lsls	r3, r3, #4
 8006732:	4413      	add	r3, r2
 8006734:	330c      	adds	r3, #12
 8006736:	881b      	ldrh	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d001      	beq.n	8006740 <inc_lock+0xe0>
 800673c:	2300      	movs	r3, #0
 800673e:	e015      	b.n	800676c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d108      	bne.n	8006758 <inc_lock+0xf8>
 8006746:	4a0c      	ldr	r2, [pc, #48]	@ (8006778 <inc_lock+0x118>)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	011b      	lsls	r3, r3, #4
 800674c:	4413      	add	r3, r2
 800674e:	330c      	adds	r3, #12
 8006750:	881b      	ldrh	r3, [r3, #0]
 8006752:	3301      	adds	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	e001      	b.n	800675c <inc_lock+0xfc>
 8006758:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800675c:	4906      	ldr	r1, [pc, #24]	@ (8006778 <inc_lock+0x118>)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	011b      	lsls	r3, r3, #4
 8006762:	440b      	add	r3, r1
 8006764:	330c      	adds	r3, #12
 8006766:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3301      	adds	r3, #1
}
 800676c:	4618      	mov	r0, r3
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	20000798 	.word	0x20000798

0800677c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3b01      	subs	r3, #1
 8006788:	607b      	str	r3, [r7, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d825      	bhi.n	80067dc <dec_lock+0x60>
		n = Files[i].ctr;
 8006790:	4a17      	ldr	r2, [pc, #92]	@ (80067f0 <dec_lock+0x74>)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	011b      	lsls	r3, r3, #4
 8006796:	4413      	add	r3, r2
 8006798:	330c      	adds	r3, #12
 800679a:	881b      	ldrh	r3, [r3, #0]
 800679c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800679e:	89fb      	ldrh	r3, [r7, #14]
 80067a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067a4:	d101      	bne.n	80067aa <dec_lock+0x2e>
 80067a6:	2300      	movs	r3, #0
 80067a8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80067aa:	89fb      	ldrh	r3, [r7, #14]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <dec_lock+0x3a>
 80067b0:	89fb      	ldrh	r3, [r7, #14]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80067b6:	4a0e      	ldr	r2, [pc, #56]	@ (80067f0 <dec_lock+0x74>)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	011b      	lsls	r3, r3, #4
 80067bc:	4413      	add	r3, r2
 80067be:	330c      	adds	r3, #12
 80067c0:	89fa      	ldrh	r2, [r7, #14]
 80067c2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80067c4:	89fb      	ldrh	r3, [r7, #14]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d105      	bne.n	80067d6 <dec_lock+0x5a>
 80067ca:	4a09      	ldr	r2, [pc, #36]	@ (80067f0 <dec_lock+0x74>)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	011b      	lsls	r3, r3, #4
 80067d0:	4413      	add	r3, r2
 80067d2:	2200      	movs	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	737b      	strb	r3, [r7, #13]
 80067da:	e001      	b.n	80067e0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80067dc:	2302      	movs	r3, #2
 80067de:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80067e0:	7b7b      	ldrb	r3, [r7, #13]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3714      	adds	r7, #20
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	20000798 	.word	0x20000798

080067f4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	e010      	b.n	8006824 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006802:	4a0d      	ldr	r2, [pc, #52]	@ (8006838 <clear_lock+0x44>)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	4413      	add	r3, r2
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	429a      	cmp	r2, r3
 8006810:	d105      	bne.n	800681e <clear_lock+0x2a>
 8006812:	4a09      	ldr	r2, [pc, #36]	@ (8006838 <clear_lock+0x44>)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	011b      	lsls	r3, r3, #4
 8006818:	4413      	add	r3, r2
 800681a:	2200      	movs	r2, #0
 800681c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3301      	adds	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2b01      	cmp	r3, #1
 8006828:	d9eb      	bls.n	8006802 <clear_lock+0xe>
	}
}
 800682a:	bf00      	nop
 800682c:	bf00      	nop
 800682e:	3714      	adds	r7, #20
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr
 8006838:	20000798 	.word	0x20000798

0800683c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006844:	2300      	movs	r3, #0
 8006846:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	78db      	ldrb	r3, [r3, #3]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d034      	beq.n	80068ba <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006854:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	7858      	ldrb	r0, [r3, #1]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006860:	2301      	movs	r3, #1
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	f7ff fd3e 	bl	80062e4 <disk_write>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d002      	beq.n	8006874 <sync_window+0x38>
			res = FR_DISK_ERR;
 800686e:	2301      	movs	r3, #1
 8006870:	73fb      	strb	r3, [r7, #15]
 8006872:	e022      	b.n	80068ba <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	1ad2      	subs	r2, r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	429a      	cmp	r2, r3
 8006888:	d217      	bcs.n	80068ba <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	789b      	ldrb	r3, [r3, #2]
 800688e:	613b      	str	r3, [r7, #16]
 8006890:	e010      	b.n	80068b4 <sync_window+0x78>
					wsect += fs->fsize;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	4413      	add	r3, r2
 800689a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	7858      	ldrb	r0, [r3, #1]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80068a6:	2301      	movs	r3, #1
 80068a8:	697a      	ldr	r2, [r7, #20]
 80068aa:	f7ff fd1b 	bl	80062e4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	3b01      	subs	r3, #1
 80068b2:	613b      	str	r3, [r7, #16]
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d8eb      	bhi.n	8006892 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80068ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80068ce:	2300      	movs	r3, #0
 80068d0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d01b      	beq.n	8006914 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff ffad 	bl	800683c <sync_window>
 80068e2:	4603      	mov	r3, r0
 80068e4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d113      	bne.n	8006914 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	7858      	ldrb	r0, [r3, #1]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80068f6:	2301      	movs	r3, #1
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	f7ff fcd3 	bl	80062a4 <disk_read>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d004      	beq.n	800690e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006904:	f04f 33ff 	mov.w	r3, #4294967295
 8006908:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800690a:	2301      	movs	r3, #1
 800690c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8006914:	7bfb      	ldrb	r3, [r7, #15]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
	...

08006920 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff ff87 	bl	800683c <sync_window>
 800692e:	4603      	mov	r3, r0
 8006930:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006932:	7bfb      	ldrb	r3, [r7, #15]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d158      	bne.n	80069ea <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	2b03      	cmp	r3, #3
 800693e:	d148      	bne.n	80069d2 <sync_fs+0xb2>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	791b      	ldrb	r3, [r3, #4]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d144      	bne.n	80069d2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	3330      	adds	r3, #48	@ 0x30
 800694c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006950:	2100      	movs	r1, #0
 8006952:	4618      	mov	r0, r3
 8006954:	f7ff fda8 	bl	80064a8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3330      	adds	r3, #48	@ 0x30
 800695c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006960:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff fd37 	bl	80063d8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3330      	adds	r3, #48	@ 0x30
 800696e:	4921      	ldr	r1, [pc, #132]	@ (80069f4 <sync_fs+0xd4>)
 8006970:	4618      	mov	r0, r3
 8006972:	f7ff fd4c 	bl	800640e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3330      	adds	r3, #48	@ 0x30
 800697a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800697e:	491e      	ldr	r1, [pc, #120]	@ (80069f8 <sync_fs+0xd8>)
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff fd44 	bl	800640e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	3330      	adds	r3, #48	@ 0x30
 800698a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	4619      	mov	r1, r3
 8006994:	4610      	mov	r0, r2
 8006996:	f7ff fd3a 	bl	800640e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	3330      	adds	r3, #48	@ 0x30
 800699e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	4619      	mov	r1, r3
 80069a8:	4610      	mov	r0, r2
 80069aa:	f7ff fd30 	bl	800640e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	7858      	ldrb	r0, [r3, #1]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c6:	2301      	movs	r3, #1
 80069c8:	f7ff fc8c 	bl	80062e4 <disk_write>
			fs->fsi_flag = 0;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	785b      	ldrb	r3, [r3, #1]
 80069d6:	2200      	movs	r2, #0
 80069d8:	2100      	movs	r1, #0
 80069da:	4618      	mov	r0, r3
 80069dc:	f7ff fca2 	bl	8006324 <disk_ioctl>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <sync_fs+0xca>
 80069e6:	2301      	movs	r3, #1
 80069e8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	41615252 	.word	0x41615252
 80069f8:	61417272 	.word	0x61417272

080069fc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	3b02      	subs	r3, #2
 8006a0a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	3b02      	subs	r3, #2
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d301      	bcc.n	8006a1c <clust2sect+0x20>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	e008      	b.n	8006a2e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	895b      	ldrh	r3, [r3, #10]
 8006a20:	461a      	mov	r2, r3
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	fb03 f202 	mul.w	r2, r3, r2
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2c:	4413      	add	r3, r2
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	370c      	adds	r7, #12
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr

08006a3a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b086      	sub	sp, #24
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
 8006a42:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d904      	bls.n	8006a5a <get_fat+0x20>
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d302      	bcc.n	8006a60 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	617b      	str	r3, [r7, #20]
 8006a5e:	e08e      	b.n	8006b7e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006a60:	f04f 33ff 	mov.w	r3, #4294967295
 8006a64:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d061      	beq.n	8006b32 <get_fat+0xf8>
 8006a6e:	2b03      	cmp	r3, #3
 8006a70:	dc7b      	bgt.n	8006b6a <get_fat+0x130>
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d002      	beq.n	8006a7c <get_fat+0x42>
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d041      	beq.n	8006afe <get_fat+0xc4>
 8006a7a:	e076      	b.n	8006b6a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	085b      	lsrs	r3, r3, #1
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	4413      	add	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	0a5b      	lsrs	r3, r3, #9
 8006a92:	4413      	add	r3, r2
 8006a94:	4619      	mov	r1, r3
 8006a96:	6938      	ldr	r0, [r7, #16]
 8006a98:	f7ff ff14 	bl	80068c4 <move_window>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d166      	bne.n	8006b70 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	60fa      	str	r2, [r7, #12]
 8006aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4413      	add	r3, r2
 8006ab0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006ab4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	0a5b      	lsrs	r3, r3, #9
 8006abe:	4413      	add	r3, r2
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6938      	ldr	r0, [r7, #16]
 8006ac4:	f7ff fefe 	bl	80068c4 <move_window>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d152      	bne.n	8006b74 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006adc:	021b      	lsls	r3, r3, #8
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <get_fat+0xba>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	091b      	lsrs	r3, r3, #4
 8006af2:	e002      	b.n	8006afa <get_fat+0xc0>
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006afa:	617b      	str	r3, [r7, #20]
			break;
 8006afc:	e03f      	b.n	8006b7e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	0a1b      	lsrs	r3, r3, #8
 8006b06:	4413      	add	r3, r2
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6938      	ldr	r0, [r7, #16]
 8006b0c:	f7ff feda 	bl	80068c4 <move_window>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d130      	bne.n	8006b78 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006b24:	4413      	add	r3, r2
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7ff fc1a 	bl	8006360 <ld_word>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	617b      	str	r3, [r7, #20]
			break;
 8006b30:	e025      	b.n	8006b7e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	6a1a      	ldr	r2, [r3, #32]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	09db      	lsrs	r3, r3, #7
 8006b3a:	4413      	add	r3, r2
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	6938      	ldr	r0, [r7, #16]
 8006b40:	f7ff fec0 	bl	80068c4 <move_window>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d118      	bne.n	8006b7c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006b58:	4413      	add	r3, r2
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f7ff fc19 	bl	8006392 <ld_dword>
 8006b60:	4603      	mov	r3, r0
 8006b62:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006b66:	617b      	str	r3, [r7, #20]
			break;
 8006b68:	e009      	b.n	8006b7e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	617b      	str	r3, [r7, #20]
 8006b6e:	e006      	b.n	8006b7e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b70:	bf00      	nop
 8006b72:	e004      	b.n	8006b7e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006b74:	bf00      	nop
 8006b76:	e002      	b.n	8006b7e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006b78:	bf00      	nop
 8006b7a:	e000      	b.n	8006b7e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006b7c:	bf00      	nop
		}
	}

	return val;
 8006b7e:	697b      	ldr	r3, [r7, #20]
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3718      	adds	r7, #24
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006b88:	b590      	push	{r4, r7, lr}
 8006b8a:	b089      	sub	sp, #36	@ 0x24
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006b94:	2302      	movs	r3, #2
 8006b96:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	f240 80d9 	bls.w	8006d52 <put_fat+0x1ca>
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	f080 80d3 	bcs.w	8006d52 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	2b03      	cmp	r3, #3
 8006bb2:	f000 8096 	beq.w	8006ce2 <put_fat+0x15a>
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	f300 80cb 	bgt.w	8006d52 <put_fat+0x1ca>
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d002      	beq.n	8006bc6 <put_fat+0x3e>
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d06e      	beq.n	8006ca2 <put_fat+0x11a>
 8006bc4:	e0c5      	b.n	8006d52 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	085b      	lsrs	r3, r3, #1
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6a1a      	ldr	r2, [r3, #32]
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	0a5b      	lsrs	r3, r3, #9
 8006bdc:	4413      	add	r3, r2
 8006bde:	4619      	mov	r1, r3
 8006be0:	68f8      	ldr	r0, [r7, #12]
 8006be2:	f7ff fe6f 	bl	80068c4 <move_window>
 8006be6:	4603      	mov	r3, r0
 8006be8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006bea:	7ffb      	ldrb	r3, [r7, #31]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f040 80a9 	bne.w	8006d44 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	1c59      	adds	r1, r3, #1
 8006bfc:	61b9      	str	r1, [r7, #24]
 8006bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c02:	4413      	add	r3, r2
 8006c04:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00d      	beq.n	8006c2c <put_fat+0xa4>
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	b25b      	sxtb	r3, r3
 8006c16:	f003 030f 	and.w	r3, r3, #15
 8006c1a:	b25a      	sxtb	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	b25b      	sxtb	r3, r3
 8006c20:	011b      	lsls	r3, r3, #4
 8006c22:	b25b      	sxtb	r3, r3
 8006c24:	4313      	orrs	r3, r2
 8006c26:	b25b      	sxtb	r3, r3
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	e001      	b.n	8006c30 <put_fat+0xa8>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2201      	movs	r2, #1
 8006c38:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a1a      	ldr	r2, [r3, #32]
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	0a5b      	lsrs	r3, r3, #9
 8006c42:	4413      	add	r3, r2
 8006c44:	4619      	mov	r1, r3
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f7ff fe3c 	bl	80068c4 <move_window>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006c50:	7ffb      	ldrb	r3, [r7, #31]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d178      	bne.n	8006d48 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c62:	4413      	add	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <put_fat+0xf0>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	091b      	lsrs	r3, r3, #4
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	e00e      	b.n	8006c96 <put_fat+0x10e>
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	b25b      	sxtb	r3, r3
 8006c7e:	f023 030f 	bic.w	r3, r3, #15
 8006c82:	b25a      	sxtb	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	0a1b      	lsrs	r3, r3, #8
 8006c88:	b25b      	sxtb	r3, r3
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	b25b      	sxtb	r3, r3
 8006c90:	4313      	orrs	r3, r2
 8006c92:	b25b      	sxtb	r3, r3
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	697a      	ldr	r2, [r7, #20]
 8006c98:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	70da      	strb	r2, [r3, #3]
			break;
 8006ca0:	e057      	b.n	8006d52 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a1a      	ldr	r2, [r3, #32]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	0a1b      	lsrs	r3, r3, #8
 8006caa:	4413      	add	r3, r2
 8006cac:	4619      	mov	r1, r3
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f7ff fe08 	bl	80068c4 <move_window>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006cb8:	7ffb      	ldrb	r3, [r7, #31]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d146      	bne.n	8006d4c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006ccc:	4413      	add	r3, r2
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	b292      	uxth	r2, r2
 8006cd2:	4611      	mov	r1, r2
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7ff fb7f 	bl	80063d8 <st_word>
			fs->wflag = 1;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	70da      	strb	r2, [r3, #3]
			break;
 8006ce0:	e037      	b.n	8006d52 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6a1a      	ldr	r2, [r3, #32]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	09db      	lsrs	r3, r3, #7
 8006cea:	4413      	add	r3, r2
 8006cec:	4619      	mov	r1, r3
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f7ff fde8 	bl	80068c4 <move_window>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006cf8:	7ffb      	ldrb	r3, [r7, #31]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d128      	bne.n	8006d50 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006d12:	4413      	add	r3, r2
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff fb3c 	bl	8006392 <ld_dword>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006d20:	4323      	orrs	r3, r4
 8006d22:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006d32:	4413      	add	r3, r2
 8006d34:	6879      	ldr	r1, [r7, #4]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7ff fb69 	bl	800640e <st_dword>
			fs->wflag = 1;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	70da      	strb	r2, [r3, #3]
			break;
 8006d42:	e006      	b.n	8006d52 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006d44:	bf00      	nop
 8006d46:	e004      	b.n	8006d52 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006d48:	bf00      	nop
 8006d4a:	e002      	b.n	8006d52 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006d4c:	bf00      	nop
 8006d4e:	e000      	b.n	8006d52 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006d50:	bf00      	nop
		}
	}
	return res;
 8006d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3724      	adds	r7, #36	@ 0x24
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd90      	pop	{r4, r7, pc}

08006d5c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b088      	sub	sp, #32
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d904      	bls.n	8006d82 <remove_chain+0x26>
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d301      	bcc.n	8006d86 <remove_chain+0x2a>
 8006d82:	2302      	movs	r3, #2
 8006d84:	e04b      	b.n	8006e1e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00c      	beq.n	8006da6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d90:	6879      	ldr	r1, [r7, #4]
 8006d92:	69b8      	ldr	r0, [r7, #24]
 8006d94:	f7ff fef8 	bl	8006b88 <put_fat>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006d9c:	7ffb      	ldrb	r3, [r7, #31]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d001      	beq.n	8006da6 <remove_chain+0x4a>
 8006da2:	7ffb      	ldrb	r3, [r7, #31]
 8006da4:	e03b      	b.n	8006e1e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f7ff fe46 	bl	8006a3a <get_fat>
 8006dae:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d031      	beq.n	8006e1a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d101      	bne.n	8006dc0 <remove_chain+0x64>
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e02e      	b.n	8006e1e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d101      	bne.n	8006dcc <remove_chain+0x70>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e028      	b.n	8006e1e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006dcc:	2200      	movs	r2, #0
 8006dce:	68b9      	ldr	r1, [r7, #8]
 8006dd0:	69b8      	ldr	r0, [r7, #24]
 8006dd2:	f7ff fed9 	bl	8006b88 <put_fat>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006dda:	7ffb      	ldrb	r3, [r7, #31]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d001      	beq.n	8006de4 <remove_chain+0x88>
 8006de0:	7ffb      	ldrb	r3, [r7, #31]
 8006de2:	e01c      	b.n	8006e1e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	691a      	ldr	r2, [r3, #16]
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	3b02      	subs	r3, #2
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d20b      	bcs.n	8006e0a <remove_chain+0xae>
			fs->free_clst++;
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	1c5a      	adds	r2, r3, #1
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	791b      	ldrb	r3, [r3, #4]
 8006e00:	f043 0301 	orr.w	r3, r3, #1
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d3c6      	bcc.n	8006da6 <remove_chain+0x4a>
 8006e18:	e000      	b.n	8006e1c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006e1a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3720      	adds	r7, #32
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b088      	sub	sp, #32
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
 8006e2e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10d      	bne.n	8006e58 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d004      	beq.n	8006e52 <create_chain+0x2c>
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	695b      	ldr	r3, [r3, #20]
 8006e4c:	69ba      	ldr	r2, [r7, #24]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d31b      	bcc.n	8006e8a <create_chain+0x64>
 8006e52:	2301      	movs	r3, #1
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	e018      	b.n	8006e8a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff fded 	bl	8006a3a <get_fat>
 8006e60:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d801      	bhi.n	8006e6c <create_chain+0x46>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e070      	b.n	8006f4e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e72:	d101      	bne.n	8006e78 <create_chain+0x52>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	e06a      	b.n	8006f4e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d201      	bcs.n	8006e86 <create_chain+0x60>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	e063      	b.n	8006f4e <create_chain+0x128>
		scl = clst;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	3301      	adds	r3, #1
 8006e92:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	69fa      	ldr	r2, [r7, #28]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d307      	bcc.n	8006eae <create_chain+0x88>
				ncl = 2;
 8006e9e:	2302      	movs	r3, #2
 8006ea0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006ea2:	69fa      	ldr	r2, [r7, #28]
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d901      	bls.n	8006eae <create_chain+0x88>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e04f      	b.n	8006f4e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006eae:	69f9      	ldr	r1, [r7, #28]
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7ff fdc2 	bl	8006a3a <get_fat>
 8006eb6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00e      	beq.n	8006edc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d003      	beq.n	8006ecc <create_chain+0xa6>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eca:	d101      	bne.n	8006ed0 <create_chain+0xaa>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	e03e      	b.n	8006f4e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006ed0:	69fa      	ldr	r2, [r7, #28]
 8006ed2:	69bb      	ldr	r3, [r7, #24]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d1da      	bne.n	8006e8e <create_chain+0x68>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e038      	b.n	8006f4e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006edc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006ede:	f04f 32ff 	mov.w	r2, #4294967295
 8006ee2:	69f9      	ldr	r1, [r7, #28]
 8006ee4:	6938      	ldr	r0, [r7, #16]
 8006ee6:	f7ff fe4f 	bl	8006b88 <put_fat>
 8006eea:	4603      	mov	r3, r0
 8006eec:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006eee:	7dfb      	ldrb	r3, [r7, #23]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d109      	bne.n	8006f08 <create_chain+0xe2>
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d006      	beq.n	8006f08 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	6839      	ldr	r1, [r7, #0]
 8006efe:	6938      	ldr	r0, [r7, #16]
 8006f00:	f7ff fe42 	bl	8006b88 <put_fat>
 8006f04:	4603      	mov	r3, r0
 8006f06:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006f08:	7dfb      	ldrb	r3, [r7, #23]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d116      	bne.n	8006f3c <create_chain+0x116>
		fs->last_clst = ncl;
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	69fa      	ldr	r2, [r7, #28]
 8006f12:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	691a      	ldr	r2, [r3, #16]
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	3b02      	subs	r3, #2
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d804      	bhi.n	8006f2c <create_chain+0x106>
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	1e5a      	subs	r2, r3, #1
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	791b      	ldrb	r3, [r3, #4]
 8006f30:	f043 0301 	orr.w	r3, r3, #1
 8006f34:	b2da      	uxtb	r2, r3
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	711a      	strb	r2, [r3, #4]
 8006f3a:	e007      	b.n	8006f4c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006f3c:	7dfb      	ldrb	r3, [r7, #23]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d102      	bne.n	8006f48 <create_chain+0x122>
 8006f42:	f04f 33ff 	mov.w	r3, #4294967295
 8006f46:	e000      	b.n	8006f4a <create_chain+0x124>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006f4c:	69fb      	ldr	r3, [r7, #28]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3720      	adds	r7, #32
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b087      	sub	sp, #28
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6a:	3304      	adds	r3, #4
 8006f6c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	0a5b      	lsrs	r3, r3, #9
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	8952      	ldrh	r2, [r2, #10]
 8006f76:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f7a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1d1a      	adds	r2, r3, #4
 8006f80:	613a      	str	r2, [r7, #16]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d101      	bne.n	8006f90 <clmt_clust+0x3a>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e010      	b.n	8006fb2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006f90:	697a      	ldr	r2, [r7, #20]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d307      	bcc.n	8006fa8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	3304      	adds	r3, #4
 8006fa4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006fa6:	e7e9      	b.n	8006f7c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006fa8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	4413      	add	r3, r2
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b086      	sub	sp, #24
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
 8006fc6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fd4:	d204      	bcs.n	8006fe0 <dir_sdi+0x22>
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	f003 031f 	and.w	r3, r3, #31
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <dir_sdi+0x26>
		return FR_INT_ERR;
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	e063      	b.n	80070ac <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d106      	bne.n	8007004 <dir_sdi+0x46>
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d902      	bls.n	8007004 <dir_sdi+0x46>
		clst = fs->dirbase;
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007002:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10c      	bne.n	8007024 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	095b      	lsrs	r3, r3, #5
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	8912      	ldrh	r2, [r2, #8]
 8007012:	4293      	cmp	r3, r2
 8007014:	d301      	bcc.n	800701a <dir_sdi+0x5c>
 8007016:	2302      	movs	r3, #2
 8007018:	e048      	b.n	80070ac <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	61da      	str	r2, [r3, #28]
 8007022:	e029      	b.n	8007078 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	895b      	ldrh	r3, [r3, #10]
 8007028:	025b      	lsls	r3, r3, #9
 800702a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800702c:	e019      	b.n	8007062 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6979      	ldr	r1, [r7, #20]
 8007032:	4618      	mov	r0, r3
 8007034:	f7ff fd01 	bl	8006a3a <get_fat>
 8007038:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007040:	d101      	bne.n	8007046 <dir_sdi+0x88>
 8007042:	2301      	movs	r3, #1
 8007044:	e032      	b.n	80070ac <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2b01      	cmp	r3, #1
 800704a:	d904      	bls.n	8007056 <dir_sdi+0x98>
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	695b      	ldr	r3, [r3, #20]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	429a      	cmp	r2, r3
 8007054:	d301      	bcc.n	800705a <dir_sdi+0x9c>
 8007056:	2302      	movs	r3, #2
 8007058:	e028      	b.n	80070ac <dir_sdi+0xee>
			ofs -= csz;
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	429a      	cmp	r2, r3
 8007068:	d2e1      	bcs.n	800702e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800706a:	6979      	ldr	r1, [r7, #20]
 800706c:	6938      	ldr	r0, [r7, #16]
 800706e:	f7ff fcc5 	bl	80069fc <clust2sect>
 8007072:	4602      	mov	r2, r0
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	69db      	ldr	r3, [r3, #28]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <dir_sdi+0xcc>
 8007086:	2302      	movs	r3, #2
 8007088:	e010      	b.n	80070ac <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69da      	ldr	r2, [r3, #28]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	0a5b      	lsrs	r3, r3, #9
 8007092:	441a      	add	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070a4:	441a      	add	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b086      	sub	sp, #24
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	695b      	ldr	r3, [r3, #20]
 80070c8:	3320      	adds	r3, #32
 80070ca:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	69db      	ldr	r3, [r3, #28]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <dir_next+0x28>
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070da:	d301      	bcc.n	80070e0 <dir_next+0x2c>
 80070dc:	2304      	movs	r3, #4
 80070de:	e0aa      	b.n	8007236 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f040 8098 	bne.w	800721c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	1c5a      	adds	r2, r3, #1
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10b      	bne.n	8007116 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	095b      	lsrs	r3, r3, #5
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	8912      	ldrh	r2, [r2, #8]
 8007106:	4293      	cmp	r3, r2
 8007108:	f0c0 8088 	bcc.w	800721c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	61da      	str	r2, [r3, #28]
 8007112:	2304      	movs	r3, #4
 8007114:	e08f      	b.n	8007236 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	0a5b      	lsrs	r3, r3, #9
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	8952      	ldrh	r2, [r2, #10]
 800711e:	3a01      	subs	r2, #1
 8007120:	4013      	ands	r3, r2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d17a      	bne.n	800721c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	4619      	mov	r1, r3
 800712e:	4610      	mov	r0, r2
 8007130:	f7ff fc83 	bl	8006a3a <get_fat>
 8007134:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d801      	bhi.n	8007140 <dir_next+0x8c>
 800713c:	2302      	movs	r3, #2
 800713e:	e07a      	b.n	8007236 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007146:	d101      	bne.n	800714c <dir_next+0x98>
 8007148:	2301      	movs	r3, #1
 800714a:	e074      	b.n	8007236 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	697a      	ldr	r2, [r7, #20]
 8007152:	429a      	cmp	r2, r3
 8007154:	d358      	bcc.n	8007208 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d104      	bne.n	8007166 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	61da      	str	r2, [r3, #28]
 8007162:	2304      	movs	r3, #4
 8007164:	e067      	b.n	8007236 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	4619      	mov	r1, r3
 800716e:	4610      	mov	r0, r2
 8007170:	f7ff fe59 	bl	8006e26 <create_chain>
 8007174:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d101      	bne.n	8007180 <dir_next+0xcc>
 800717c:	2307      	movs	r3, #7
 800717e:	e05a      	b.n	8007236 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d101      	bne.n	800718a <dir_next+0xd6>
 8007186:	2302      	movs	r3, #2
 8007188:	e055      	b.n	8007236 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007190:	d101      	bne.n	8007196 <dir_next+0xe2>
 8007192:	2301      	movs	r3, #1
 8007194:	e04f      	b.n	8007236 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7ff fb50 	bl	800683c <sync_window>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <dir_next+0xf2>
 80071a2:	2301      	movs	r3, #1
 80071a4:	e047      	b.n	8007236 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	3330      	adds	r3, #48	@ 0x30
 80071aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ae:	2100      	movs	r1, #0
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7ff f979 	bl	80064a8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80071b6:	2300      	movs	r3, #0
 80071b8:	613b      	str	r3, [r7, #16]
 80071ba:	6979      	ldr	r1, [r7, #20]
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f7ff fc1d 	bl	80069fc <clust2sect>
 80071c2:	4602      	mov	r2, r0
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80071c8:	e012      	b.n	80071f0 <dir_next+0x13c>
						fs->wflag = 1;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2201      	movs	r2, #1
 80071ce:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f7ff fb33 	bl	800683c <sync_window>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d001      	beq.n	80071e0 <dir_next+0x12c>
 80071dc:	2301      	movs	r3, #1
 80071de:	e02a      	b.n	8007236 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	3301      	adds	r3, #1
 80071e4:	613b      	str	r3, [r7, #16]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	895b      	ldrh	r3, [r3, #10]
 80071f4:	461a      	mov	r2, r3
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d3e6      	bcc.n	80071ca <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	1ad2      	subs	r2, r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800720e:	6979      	ldr	r1, [r7, #20]
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f7ff fbf3 	bl	80069fc <clust2sect>
 8007216:	4602      	mov	r2, r0
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	68ba      	ldr	r2, [r7, #8]
 8007220:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800722e:	441a      	add	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3718      	adds	r7, #24
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b086      	sub	sp, #24
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800724e:	2100      	movs	r1, #0
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f7ff feb4 	bl	8006fbe <dir_sdi>
 8007256:	4603      	mov	r3, r0
 8007258:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800725a:	7dfb      	ldrb	r3, [r7, #23]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d12b      	bne.n	80072b8 <dir_alloc+0x7a>
		n = 0;
 8007260:	2300      	movs	r3, #0
 8007262:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	69db      	ldr	r3, [r3, #28]
 8007268:	4619      	mov	r1, r3
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f7ff fb2a 	bl	80068c4 <move_window>
 8007270:	4603      	mov	r3, r0
 8007272:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007274:	7dfb      	ldrb	r3, [r7, #23]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d11d      	bne.n	80072b6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a1b      	ldr	r3, [r3, #32]
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	2be5      	cmp	r3, #229	@ 0xe5
 8007282:	d004      	beq.n	800728e <dir_alloc+0x50>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d107      	bne.n	800729e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	3301      	adds	r3, #1
 8007292:	613b      	str	r3, [r7, #16]
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d102      	bne.n	80072a2 <dir_alloc+0x64>
 800729c:	e00c      	b.n	80072b8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800729e:	2300      	movs	r3, #0
 80072a0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80072a2:	2101      	movs	r1, #1
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff ff05 	bl	80070b4 <dir_next>
 80072aa:	4603      	mov	r3, r0
 80072ac:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d0d7      	beq.n	8007264 <dir_alloc+0x26>
 80072b4:	e000      	b.n	80072b8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80072b6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	2b04      	cmp	r3, #4
 80072bc:	d101      	bne.n	80072c2 <dir_alloc+0x84>
 80072be:	2307      	movs	r3, #7
 80072c0:	75fb      	strb	r3, [r7, #23]
	return res;
 80072c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3718      	adds	r7, #24
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	331a      	adds	r3, #26
 80072da:	4618      	mov	r0, r3
 80072dc:	f7ff f840 	bl	8006360 <ld_word>
 80072e0:	4603      	mov	r3, r0
 80072e2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	2b03      	cmp	r3, #3
 80072ea:	d109      	bne.n	8007300 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	3314      	adds	r3, #20
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7ff f835 	bl	8006360 <ld_word>
 80072f6:	4603      	mov	r3, r0
 80072f8:	041b      	lsls	r3, r3, #16
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007300:	68fb      	ldr	r3, [r7, #12]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b084      	sub	sp, #16
 800730e:	af00      	add	r7, sp, #0
 8007310:	60f8      	str	r0, [r7, #12]
 8007312:	60b9      	str	r1, [r7, #8]
 8007314:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	331a      	adds	r3, #26
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	b292      	uxth	r2, r2
 800731e:	4611      	mov	r1, r2
 8007320:	4618      	mov	r0, r3
 8007322:	f7ff f859 	bl	80063d8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	2b03      	cmp	r3, #3
 800732c:	d109      	bne.n	8007342 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	f103 0214 	add.w	r2, r3, #20
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	0c1b      	lsrs	r3, r3, #16
 8007338:	b29b      	uxth	r3, r3
 800733a:	4619      	mov	r1, r3
 800733c:	4610      	mov	r0, r2
 800733e:	f7ff f84b 	bl	80063d8 <st_word>
	}
}
 8007342:	bf00      	nop
 8007344:	3710      	adds	r7, #16
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b086      	sub	sp, #24
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007358:	2100      	movs	r1, #0
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff fe2f 	bl	8006fbe <dir_sdi>
 8007360:	4603      	mov	r3, r0
 8007362:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007364:	7dfb      	ldrb	r3, [r7, #23]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <dir_find+0x24>
 800736a:	7dfb      	ldrb	r3, [r7, #23]
 800736c:	e03e      	b.n	80073ec <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	69db      	ldr	r3, [r3, #28]
 8007372:	4619      	mov	r1, r3
 8007374:	6938      	ldr	r0, [r7, #16]
 8007376:	f7ff faa5 	bl	80068c4 <move_window>
 800737a:	4603      	mov	r3, r0
 800737c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800737e:	7dfb      	ldrb	r3, [r7, #23]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d12f      	bne.n	80073e4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a1b      	ldr	r3, [r3, #32]
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <dir_find+0x4e>
 8007392:	2304      	movs	r3, #4
 8007394:	75fb      	strb	r3, [r7, #23]
 8007396:	e028      	b.n	80073ea <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	330b      	adds	r3, #11
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073a4:	b2da      	uxtb	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	330b      	adds	r3, #11
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	f003 0308 	and.w	r3, r3, #8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10a      	bne.n	80073d0 <dir_find+0x86>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a18      	ldr	r0, [r3, #32]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	3324      	adds	r3, #36	@ 0x24
 80073c2:	220b      	movs	r2, #11
 80073c4:	4619      	mov	r1, r3
 80073c6:	f7ff f88a 	bl	80064de <mem_cmp>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00b      	beq.n	80073e8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80073d0:	2100      	movs	r1, #0
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f7ff fe6e 	bl	80070b4 <dir_next>
 80073d8:	4603      	mov	r3, r0
 80073da:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80073dc:	7dfb      	ldrb	r3, [r7, #23]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0c5      	beq.n	800736e <dir_find+0x24>
 80073e2:	e002      	b.n	80073ea <dir_find+0xa0>
		if (res != FR_OK) break;
 80073e4:	bf00      	nop
 80073e6:	e000      	b.n	80073ea <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80073e8:	bf00      	nop

	return res;
 80073ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3718      	adds	r7, #24
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007402:	2101      	movs	r1, #1
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7ff ff1a 	bl	800723e <dir_alloc>
 800740a:	4603      	mov	r3, r0
 800740c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800740e:	7bfb      	ldrb	r3, [r7, #15]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d11c      	bne.n	800744e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	4619      	mov	r1, r3
 800741a:	68b8      	ldr	r0, [r7, #8]
 800741c:	f7ff fa52 	bl	80068c4 <move_window>
 8007420:	4603      	mov	r3, r0
 8007422:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007424:	7bfb      	ldrb	r3, [r7, #15]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d111      	bne.n	800744e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a1b      	ldr	r3, [r3, #32]
 800742e:	2220      	movs	r2, #32
 8007430:	2100      	movs	r1, #0
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff f838 	bl	80064a8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a18      	ldr	r0, [r3, #32]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3324      	adds	r3, #36	@ 0x24
 8007440:	220b      	movs	r2, #11
 8007442:	4619      	mov	r1, r3
 8007444:	f7ff f80f 	bl	8006466 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2201      	movs	r2, #1
 800744c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b088      	sub	sp, #32
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	3324      	adds	r3, #36	@ 0x24
 800746c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800746e:	220b      	movs	r2, #11
 8007470:	2120      	movs	r1, #32
 8007472:	68b8      	ldr	r0, [r7, #8]
 8007474:	f7ff f818 	bl	80064a8 <mem_set>
	si = i = 0; ni = 8;
 8007478:	2300      	movs	r3, #0
 800747a:	613b      	str	r3, [r7, #16]
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	61fb      	str	r3, [r7, #28]
 8007480:	2308      	movs	r3, #8
 8007482:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	1c5a      	adds	r2, r3, #1
 8007488:	61fa      	str	r2, [r7, #28]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4413      	add	r3, r2
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007492:	7efb      	ldrb	r3, [r7, #27]
 8007494:	2b20      	cmp	r3, #32
 8007496:	d94e      	bls.n	8007536 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007498:	7efb      	ldrb	r3, [r7, #27]
 800749a:	2b2f      	cmp	r3, #47	@ 0x2f
 800749c:	d006      	beq.n	80074ac <create_name+0x54>
 800749e:	7efb      	ldrb	r3, [r7, #27]
 80074a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80074a2:	d110      	bne.n	80074c6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80074a4:	e002      	b.n	80074ac <create_name+0x54>
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	3301      	adds	r3, #1
 80074aa:	61fb      	str	r3, [r7, #28]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	4413      	add	r3, r2
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80074b6:	d0f6      	beq.n	80074a6 <create_name+0x4e>
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	4413      	add	r3, r2
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80074c2:	d0f0      	beq.n	80074a6 <create_name+0x4e>
			break;
 80074c4:	e038      	b.n	8007538 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80074c6:	7efb      	ldrb	r3, [r7, #27]
 80074c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80074ca:	d003      	beq.n	80074d4 <create_name+0x7c>
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d30c      	bcc.n	80074ee <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b0b      	cmp	r3, #11
 80074d8:	d002      	beq.n	80074e0 <create_name+0x88>
 80074da:	7efb      	ldrb	r3, [r7, #27]
 80074dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80074de:	d001      	beq.n	80074e4 <create_name+0x8c>
 80074e0:	2306      	movs	r3, #6
 80074e2:	e044      	b.n	800756e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80074e4:	2308      	movs	r3, #8
 80074e6:	613b      	str	r3, [r7, #16]
 80074e8:	230b      	movs	r3, #11
 80074ea:	617b      	str	r3, [r7, #20]
			continue;
 80074ec:	e022      	b.n	8007534 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80074ee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	da04      	bge.n	8007500 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80074f6:	7efb      	ldrb	r3, [r7, #27]
 80074f8:	3b80      	subs	r3, #128	@ 0x80
 80074fa:	4a1f      	ldr	r2, [pc, #124]	@ (8007578 <create_name+0x120>)
 80074fc:	5cd3      	ldrb	r3, [r2, r3]
 80074fe:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007500:	7efb      	ldrb	r3, [r7, #27]
 8007502:	4619      	mov	r1, r3
 8007504:	481d      	ldr	r0, [pc, #116]	@ (800757c <create_name+0x124>)
 8007506:	f7ff f811 	bl	800652c <chk_chr>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <create_name+0xbc>
 8007510:	2306      	movs	r3, #6
 8007512:	e02c      	b.n	800756e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007514:	7efb      	ldrb	r3, [r7, #27]
 8007516:	2b60      	cmp	r3, #96	@ 0x60
 8007518:	d905      	bls.n	8007526 <create_name+0xce>
 800751a:	7efb      	ldrb	r3, [r7, #27]
 800751c:	2b7a      	cmp	r3, #122	@ 0x7a
 800751e:	d802      	bhi.n	8007526 <create_name+0xce>
 8007520:	7efb      	ldrb	r3, [r7, #27]
 8007522:	3b20      	subs	r3, #32
 8007524:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	613a      	str	r2, [r7, #16]
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	4413      	add	r3, r2
 8007530:	7efa      	ldrb	r2, [r7, #27]
 8007532:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007534:	e7a6      	b.n	8007484 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007536:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007538:	68fa      	ldr	r2, [r7, #12]
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	441a      	add	r2, r3
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d101      	bne.n	800754c <create_name+0xf4>
 8007548:	2306      	movs	r3, #6
 800754a:	e010      	b.n	800756e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	2be5      	cmp	r3, #229	@ 0xe5
 8007552:	d102      	bne.n	800755a <create_name+0x102>
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2205      	movs	r2, #5
 8007558:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800755a:	7efb      	ldrb	r3, [r7, #27]
 800755c:	2b20      	cmp	r3, #32
 800755e:	d801      	bhi.n	8007564 <create_name+0x10c>
 8007560:	2204      	movs	r2, #4
 8007562:	e000      	b.n	8007566 <create_name+0x10e>
 8007564:	2200      	movs	r2, #0
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	330b      	adds	r3, #11
 800756a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800756c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800756e:	4618      	mov	r0, r3
 8007570:	3720      	adds	r7, #32
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	08009e6c 	.word	0x08009e6c
 800757c:	08009de8 	.word	0x08009de8

08007580 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007594:	e002      	b.n	800759c <follow_path+0x1c>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	3301      	adds	r3, #1
 800759a:	603b      	str	r3, [r7, #0]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	2b2f      	cmp	r3, #47	@ 0x2f
 80075a2:	d0f8      	beq.n	8007596 <follow_path+0x16>
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	2b5c      	cmp	r3, #92	@ 0x5c
 80075aa:	d0f4      	beq.n	8007596 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	2200      	movs	r2, #0
 80075b0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	2b1f      	cmp	r3, #31
 80075b8:	d80a      	bhi.n	80075d0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2280      	movs	r2, #128	@ 0x80
 80075be:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80075c2:	2100      	movs	r1, #0
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7ff fcfa 	bl	8006fbe <dir_sdi>
 80075ca:	4603      	mov	r3, r0
 80075cc:	75fb      	strb	r3, [r7, #23]
 80075ce:	e043      	b.n	8007658 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80075d0:	463b      	mov	r3, r7
 80075d2:	4619      	mov	r1, r3
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7ff ff3f 	bl	8007458 <create_name>
 80075da:	4603      	mov	r3, r0
 80075dc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80075de:	7dfb      	ldrb	r3, [r7, #23]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d134      	bne.n	800764e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f7ff feb0 	bl	800734a <dir_find>
 80075ea:	4603      	mov	r3, r0
 80075ec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80075f4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80075f6:	7dfb      	ldrb	r3, [r7, #23]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00a      	beq.n	8007612 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80075fc:	7dfb      	ldrb	r3, [r7, #23]
 80075fe:	2b04      	cmp	r3, #4
 8007600:	d127      	bne.n	8007652 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007602:	7afb      	ldrb	r3, [r7, #11]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d122      	bne.n	8007652 <follow_path+0xd2>
 800760c:	2305      	movs	r3, #5
 800760e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007610:	e01f      	b.n	8007652 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007612:	7afb      	ldrb	r3, [r7, #11]
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b00      	cmp	r3, #0
 800761a:	d11c      	bne.n	8007656 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	799b      	ldrb	r3, [r3, #6]
 8007620:	f003 0310 	and.w	r3, r3, #16
 8007624:	2b00      	cmp	r3, #0
 8007626:	d102      	bne.n	800762e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007628:	2305      	movs	r3, #5
 800762a:	75fb      	strb	r3, [r7, #23]
 800762c:	e014      	b.n	8007658 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800763c:	4413      	add	r3, r2
 800763e:	4619      	mov	r1, r3
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f7ff fe43 	bl	80072cc <ld_clust>
 8007646:	4602      	mov	r2, r0
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800764c:	e7c0      	b.n	80075d0 <follow_path+0x50>
			if (res != FR_OK) break;
 800764e:	bf00      	nop
 8007650:	e002      	b.n	8007658 <follow_path+0xd8>
				break;
 8007652:	bf00      	nop
 8007654:	e000      	b.n	8007658 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007656:	bf00      	nop
			}
		}
	}

	return res;
 8007658:	7dfb      	ldrb	r3, [r7, #23]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007662:	b480      	push	{r7}
 8007664:	b087      	sub	sp, #28
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800766a:	f04f 33ff 	mov.w	r3, #4294967295
 800766e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d031      	beq.n	80076dc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	617b      	str	r3, [r7, #20]
 800767e:	e002      	b.n	8007686 <get_ldnumber+0x24>
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	3301      	adds	r3, #1
 8007684:	617b      	str	r3, [r7, #20]
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	2b20      	cmp	r3, #32
 800768c:	d903      	bls.n	8007696 <get_ldnumber+0x34>
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	2b3a      	cmp	r3, #58	@ 0x3a
 8007694:	d1f4      	bne.n	8007680 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	2b3a      	cmp	r3, #58	@ 0x3a
 800769c:	d11c      	bne.n	80076d8 <get_ldnumber+0x76>
			tp = *path;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	1c5a      	adds	r2, r3, #1
 80076a8:	60fa      	str	r2, [r7, #12]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	3b30      	subs	r3, #48	@ 0x30
 80076ae:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	2b09      	cmp	r3, #9
 80076b4:	d80e      	bhi.n	80076d4 <get_ldnumber+0x72>
 80076b6:	68fa      	ldr	r2, [r7, #12]
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d10a      	bne.n	80076d4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d107      	bne.n	80076d4 <get_ldnumber+0x72>
					vol = (int)i;
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	3301      	adds	r3, #1
 80076cc:	617b      	str	r3, [r7, #20]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	e002      	b.n	80076de <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80076dc:	693b      	ldr	r3, [r7, #16]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	371c      	adds	r7, #28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
	...

080076ec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	70da      	strb	r2, [r3, #3]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007702:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007704:	6839      	ldr	r1, [r7, #0]
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7ff f8dc 	bl	80068c4 <move_window>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <check_fs+0x2a>
 8007712:	2304      	movs	r3, #4
 8007714:	e038      	b.n	8007788 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3330      	adds	r3, #48	@ 0x30
 800771a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800771e:	4618      	mov	r0, r3
 8007720:	f7fe fe1e 	bl	8006360 <ld_word>
 8007724:	4603      	mov	r3, r0
 8007726:	461a      	mov	r2, r3
 8007728:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800772c:	429a      	cmp	r2, r3
 800772e:	d001      	beq.n	8007734 <check_fs+0x48>
 8007730:	2303      	movs	r3, #3
 8007732:	e029      	b.n	8007788 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800773a:	2be9      	cmp	r3, #233	@ 0xe9
 800773c:	d009      	beq.n	8007752 <check_fs+0x66>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007744:	2beb      	cmp	r3, #235	@ 0xeb
 8007746:	d11e      	bne.n	8007786 <check_fs+0x9a>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800774e:	2b90      	cmp	r3, #144	@ 0x90
 8007750:	d119      	bne.n	8007786 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	3330      	adds	r3, #48	@ 0x30
 8007756:	3336      	adds	r3, #54	@ 0x36
 8007758:	4618      	mov	r0, r3
 800775a:	f7fe fe1a 	bl	8006392 <ld_dword>
 800775e:	4603      	mov	r3, r0
 8007760:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007764:	4a0a      	ldr	r2, [pc, #40]	@ (8007790 <check_fs+0xa4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d101      	bne.n	800776e <check_fs+0x82>
 800776a:	2300      	movs	r3, #0
 800776c:	e00c      	b.n	8007788 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	3330      	adds	r3, #48	@ 0x30
 8007772:	3352      	adds	r3, #82	@ 0x52
 8007774:	4618      	mov	r0, r3
 8007776:	f7fe fe0c 	bl	8006392 <ld_dword>
 800777a:	4603      	mov	r3, r0
 800777c:	4a05      	ldr	r2, [pc, #20]	@ (8007794 <check_fs+0xa8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d101      	bne.n	8007786 <check_fs+0x9a>
 8007782:	2300      	movs	r3, #0
 8007784:	e000      	b.n	8007788 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007786:	2302      	movs	r3, #2
}
 8007788:	4618      	mov	r0, r3
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	00544146 	.word	0x00544146
 8007794:	33544146 	.word	0x33544146

08007798 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b096      	sub	sp, #88	@ 0x58
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	4613      	mov	r3, r2
 80077a4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	2200      	movs	r2, #0
 80077aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f7ff ff58 	bl	8007662 <get_ldnumber>
 80077b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80077b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	da01      	bge.n	80077be <find_volume+0x26>
 80077ba:	230b      	movs	r3, #11
 80077bc:	e22d      	b.n	8007c1a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80077be:	4aa1      	ldr	r2, [pc, #644]	@ (8007a44 <find_volume+0x2ac>)
 80077c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077c6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80077c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d101      	bne.n	80077d2 <find_volume+0x3a>
 80077ce:	230c      	movs	r3, #12
 80077d0:	e223      	b.n	8007c1a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80077d8:	79fb      	ldrb	r3, [r7, #7]
 80077da:	f023 0301 	bic.w	r3, r3, #1
 80077de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80077e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d01a      	beq.n	800781e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80077e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ea:	785b      	ldrb	r3, [r3, #1]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7fe fd17 	bl	8006220 <disk_status>
 80077f2:	4603      	mov	r3, r0
 80077f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80077f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10c      	bne.n	800781e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007804:	79fb      	ldrb	r3, [r7, #7]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d007      	beq.n	800781a <find_volume+0x82>
 800780a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b00      	cmp	r3, #0
 8007814:	d001      	beq.n	800781a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007816:	230a      	movs	r3, #10
 8007818:	e1ff      	b.n	8007c1a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800781a:	2300      	movs	r3, #0
 800781c:	e1fd      	b.n	8007c1a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800781e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007820:	2200      	movs	r2, #0
 8007822:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007826:	b2da      	uxtb	r2, r3
 8007828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800782c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782e:	785b      	ldrb	r3, [r3, #1]
 8007830:	4618      	mov	r0, r3
 8007832:	f7fe fd0f 	bl	8006254 <disk_initialize>
 8007836:	4603      	mov	r3, r0
 8007838:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800783c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007848:	2303      	movs	r3, #3
 800784a:	e1e6      	b.n	8007c1a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800784c:	79fb      	ldrb	r3, [r7, #7]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d007      	beq.n	8007862 <find_volume+0xca>
 8007852:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007856:	f003 0304 	and.w	r3, r3, #4
 800785a:	2b00      	cmp	r3, #0
 800785c:	d001      	beq.n	8007862 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800785e:	230a      	movs	r3, #10
 8007860:	e1db      	b.n	8007c1a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007862:	2300      	movs	r3, #0
 8007864:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007866:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007868:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800786a:	f7ff ff3f 	bl	80076ec <check_fs>
 800786e:	4603      	mov	r3, r0
 8007870:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007874:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007878:	2b02      	cmp	r3, #2
 800787a:	d149      	bne.n	8007910 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800787c:	2300      	movs	r3, #0
 800787e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007880:	e01e      	b.n	80078c0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800788a:	011b      	lsls	r3, r3, #4
 800788c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8007890:	4413      	add	r3, r2
 8007892:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007896:	3304      	adds	r3, #4
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d006      	beq.n	80078ac <find_volume+0x114>
 800789e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a0:	3308      	adds	r3, #8
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7fe fd75 	bl	8006392 <ld_dword>
 80078a8:	4602      	mov	r2, r0
 80078aa:	e000      	b.n	80078ae <find_volume+0x116>
 80078ac:	2200      	movs	r2, #0
 80078ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	3358      	adds	r3, #88	@ 0x58
 80078b4:	443b      	add	r3, r7
 80078b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80078ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078bc:	3301      	adds	r3, #1
 80078be:	643b      	str	r3, [r7, #64]	@ 0x40
 80078c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d9dd      	bls.n	8007882 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80078c6:	2300      	movs	r3, #0
 80078c8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80078ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <find_volume+0x13e>
 80078d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078d2:	3b01      	subs	r3, #1
 80078d4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80078d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	3358      	adds	r3, #88	@ 0x58
 80078dc:	443b      	add	r3, r7
 80078de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80078e2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80078e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d005      	beq.n	80078f6 <find_volume+0x15e>
 80078ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80078ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80078ee:	f7ff fefd 	bl	80076ec <check_fs>
 80078f2:	4603      	mov	r3, r0
 80078f4:	e000      	b.n	80078f8 <find_volume+0x160>
 80078f6:	2303      	movs	r3, #3
 80078f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80078fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007900:	2b01      	cmp	r3, #1
 8007902:	d905      	bls.n	8007910 <find_volume+0x178>
 8007904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007906:	3301      	adds	r3, #1
 8007908:	643b      	str	r3, [r7, #64]	@ 0x40
 800790a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800790c:	2b03      	cmp	r3, #3
 800790e:	d9e2      	bls.n	80078d6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007910:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007914:	2b04      	cmp	r3, #4
 8007916:	d101      	bne.n	800791c <find_volume+0x184>
 8007918:	2301      	movs	r3, #1
 800791a:	e17e      	b.n	8007c1a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800791c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007920:	2b01      	cmp	r3, #1
 8007922:	d901      	bls.n	8007928 <find_volume+0x190>
 8007924:	230d      	movs	r3, #13
 8007926:	e178      	b.n	8007c1a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792a:	3330      	adds	r3, #48	@ 0x30
 800792c:	330b      	adds	r3, #11
 800792e:	4618      	mov	r0, r3
 8007930:	f7fe fd16 	bl	8006360 <ld_word>
 8007934:	4603      	mov	r3, r0
 8007936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800793a:	d001      	beq.n	8007940 <find_volume+0x1a8>
 800793c:	230d      	movs	r3, #13
 800793e:	e16c      	b.n	8007c1a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007942:	3330      	adds	r3, #48	@ 0x30
 8007944:	3316      	adds	r3, #22
 8007946:	4618      	mov	r0, r3
 8007948:	f7fe fd0a 	bl	8006360 <ld_word>
 800794c:	4603      	mov	r3, r0
 800794e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007952:	2b00      	cmp	r3, #0
 8007954:	d106      	bne.n	8007964 <find_volume+0x1cc>
 8007956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007958:	3330      	adds	r3, #48	@ 0x30
 800795a:	3324      	adds	r3, #36	@ 0x24
 800795c:	4618      	mov	r0, r3
 800795e:	f7fe fd18 	bl	8006392 <ld_dword>
 8007962:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8007964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007966:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007968:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800796a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8007970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007972:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007976:	789b      	ldrb	r3, [r3, #2]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d005      	beq.n	8007988 <find_volume+0x1f0>
 800797c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797e:	789b      	ldrb	r3, [r3, #2]
 8007980:	2b02      	cmp	r3, #2
 8007982:	d001      	beq.n	8007988 <find_volume+0x1f0>
 8007984:	230d      	movs	r3, #13
 8007986:	e148      	b.n	8007c1a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800798a:	789b      	ldrb	r3, [r3, #2]
 800798c:	461a      	mov	r2, r3
 800798e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007990:	fb02 f303 	mul.w	r3, r2, r3
 8007994:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007998:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800799c:	461a      	mov	r2, r3
 800799e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80079a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a4:	895b      	ldrh	r3, [r3, #10]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d008      	beq.n	80079bc <find_volume+0x224>
 80079aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ac:	895b      	ldrh	r3, [r3, #10]
 80079ae:	461a      	mov	r2, r3
 80079b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b2:	895b      	ldrh	r3, [r3, #10]
 80079b4:	3b01      	subs	r3, #1
 80079b6:	4013      	ands	r3, r2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <find_volume+0x228>
 80079bc:	230d      	movs	r3, #13
 80079be:	e12c      	b.n	8007c1a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80079c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c2:	3330      	adds	r3, #48	@ 0x30
 80079c4:	3311      	adds	r3, #17
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fe fcca 	bl	8006360 <ld_word>
 80079cc:	4603      	mov	r3, r0
 80079ce:	461a      	mov	r2, r3
 80079d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80079d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d6:	891b      	ldrh	r3, [r3, #8]
 80079d8:	f003 030f 	and.w	r3, r3, #15
 80079dc:	b29b      	uxth	r3, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <find_volume+0x24e>
 80079e2:	230d      	movs	r3, #13
 80079e4:	e119      	b.n	8007c1a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80079e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e8:	3330      	adds	r3, #48	@ 0x30
 80079ea:	3313      	adds	r3, #19
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe fcb7 	bl	8006360 <ld_word>
 80079f2:	4603      	mov	r3, r0
 80079f4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80079f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d106      	bne.n	8007a0a <find_volume+0x272>
 80079fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079fe:	3330      	adds	r3, #48	@ 0x30
 8007a00:	3320      	adds	r3, #32
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7fe fcc5 	bl	8006392 <ld_dword>
 8007a08:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0c:	3330      	adds	r3, #48	@ 0x30
 8007a0e:	330e      	adds	r3, #14
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fe fca5 	bl	8006360 <ld_word>
 8007a16:	4603      	mov	r3, r0
 8007a18:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007a1a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d101      	bne.n	8007a24 <find_volume+0x28c>
 8007a20:	230d      	movs	r3, #13
 8007a22:	e0fa      	b.n	8007c1a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007a24:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a28:	4413      	add	r3, r2
 8007a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007a2c:	8912      	ldrh	r2, [r2, #8]
 8007a2e:	0912      	lsrs	r2, r2, #4
 8007a30:	b292      	uxth	r2, r2
 8007a32:	4413      	add	r3, r2
 8007a34:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007a36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d204      	bcs.n	8007a48 <find_volume+0x2b0>
 8007a3e:	230d      	movs	r3, #13
 8007a40:	e0eb      	b.n	8007c1a <find_volume+0x482>
 8007a42:	bf00      	nop
 8007a44:	20000790 	.word	0x20000790
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007a48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007a50:	8952      	ldrh	r2, [r2, #10]
 8007a52:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a56:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d101      	bne.n	8007a62 <find_volume+0x2ca>
 8007a5e:	230d      	movs	r3, #13
 8007a60:	e0db      	b.n	8007c1a <find_volume+0x482>
		fmt = FS_FAT32;
 8007a62:	2303      	movs	r3, #3
 8007a64:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d802      	bhi.n	8007a78 <find_volume+0x2e0>
 8007a72:	2302      	movs	r3, #2
 8007a74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d802      	bhi.n	8007a88 <find_volume+0x2f0>
 8007a82:	2301      	movs	r3, #1
 8007a84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8a:	1c9a      	adds	r2, r3, #2
 8007a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a8e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a92:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a94:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007a96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007a98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a9a:	441a      	add	r2, r3
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8007aa0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa4:	441a      	add	r2, r3
 8007aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8007aaa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007aae:	2b03      	cmp	r3, #3
 8007ab0:	d11e      	bne.n	8007af0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab4:	3330      	adds	r3, #48	@ 0x30
 8007ab6:	332a      	adds	r3, #42	@ 0x2a
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7fe fc51 	bl	8006360 <ld_word>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <find_volume+0x330>
 8007ac4:	230d      	movs	r3, #13
 8007ac6:	e0a8      	b.n	8007c1a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aca:	891b      	ldrh	r3, [r3, #8]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d001      	beq.n	8007ad4 <find_volume+0x33c>
 8007ad0:	230d      	movs	r3, #13
 8007ad2:	e0a2      	b.n	8007c1a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ad6:	3330      	adds	r3, #48	@ 0x30
 8007ad8:	332c      	adds	r3, #44	@ 0x2c
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe fc59 	bl	8006392 <ld_dword>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aee:	e01f      	b.n	8007b30 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007af2:	891b      	ldrh	r3, [r3, #8]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d101      	bne.n	8007afc <find_volume+0x364>
 8007af8:	230d      	movs	r3, #13
 8007afa:	e08e      	b.n	8007c1a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afe:	6a1a      	ldr	r2, [r3, #32]
 8007b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b02:	441a      	add	r2, r3
 8007b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b06:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007b08:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d103      	bne.n	8007b18 <find_volume+0x380>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	e00a      	b.n	8007b2e <find_volume+0x396>
 8007b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1a:	695a      	ldr	r2, [r3, #20]
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	005b      	lsls	r3, r3, #1
 8007b20:	4413      	add	r3, r2
 8007b22:	085a      	lsrs	r2, r3, #1
 8007b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b26:	695b      	ldr	r3, [r3, #20]
 8007b28:	f003 0301 	and.w	r3, r3, #1
 8007b2c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007b2e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b32:	699a      	ldr	r2, [r3, #24]
 8007b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b36:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8007b3a:	0a5b      	lsrs	r3, r3, #9
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d201      	bcs.n	8007b44 <find_volume+0x3ac>
 8007b40:	230d      	movs	r3, #13
 8007b42:	e06a      	b.n	8007c1a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b46:	f04f 32ff 	mov.w	r2, #4294967295
 8007b4a:	611a      	str	r2, [r3, #16]
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4e:	691a      	ldr	r2, [r3, #16]
 8007b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b52:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b56:	2280      	movs	r2, #128	@ 0x80
 8007b58:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007b5a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d149      	bne.n	8007bf6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b64:	3330      	adds	r3, #48	@ 0x30
 8007b66:	3330      	adds	r3, #48	@ 0x30
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe fbf9 	bl	8006360 <ld_word>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d140      	bne.n	8007bf6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007b74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b76:	3301      	adds	r3, #1
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007b7c:	f7fe fea2 	bl	80068c4 <move_window>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d137      	bne.n	8007bf6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8007b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b88:	2200      	movs	r2, #0
 8007b8a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8e:	3330      	adds	r3, #48	@ 0x30
 8007b90:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fe fbe3 	bl	8006360 <ld_word>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d127      	bne.n	8007bf6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba8:	3330      	adds	r3, #48	@ 0x30
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7fe fbf1 	bl	8006392 <ld_dword>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8007c24 <find_volume+0x48c>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d11e      	bne.n	8007bf6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bba:	3330      	adds	r3, #48	@ 0x30
 8007bbc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fe fbe6 	bl	8006392 <ld_dword>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	4a17      	ldr	r2, [pc, #92]	@ (8007c28 <find_volume+0x490>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d113      	bne.n	8007bf6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd0:	3330      	adds	r3, #48	@ 0x30
 8007bd2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7fe fbdb 	bl	8006392 <ld_dword>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be4:	3330      	adds	r3, #48	@ 0x30
 8007be6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fe fbd1 	bl	8006392 <ld_dword>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007bfc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8007c2c <find_volume+0x494>)
 8007c00:	881b      	ldrh	r3, [r3, #0]
 8007c02:	3301      	adds	r3, #1
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	4b09      	ldr	r3, [pc, #36]	@ (8007c2c <find_volume+0x494>)
 8007c08:	801a      	strh	r2, [r3, #0]
 8007c0a:	4b08      	ldr	r3, [pc, #32]	@ (8007c2c <find_volume+0x494>)
 8007c0c:	881a      	ldrh	r2, [r3, #0]
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c10:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007c12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c14:	f7fe fdee 	bl	80067f4 <clear_lock>
#endif
	return FR_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3758      	adds	r7, #88	@ 0x58
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	41615252 	.word	0x41615252
 8007c28:	61417272 	.word	0x61417272
 8007c2c:	20000794 	.word	0x20000794

08007c30 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007c3a:	2309      	movs	r3, #9
 8007c3c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01c      	beq.n	8007c7e <validate+0x4e>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d018      	beq.n	8007c7e <validate+0x4e>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d013      	beq.n	8007c7e <validate+0x4e>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	889a      	ldrh	r2, [r3, #4]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	88db      	ldrh	r3, [r3, #6]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d10c      	bne.n	8007c7e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	785b      	ldrb	r3, [r3, #1]
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7fe fad8 	bl	8006220 <disk_status>
 8007c70:	4603      	mov	r3, r0
 8007c72:	f003 0301 	and.w	r3, r3, #1
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d101      	bne.n	8007c7e <validate+0x4e>
			res = FR_OK;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d102      	bne.n	8007c8a <validate+0x5a>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	e000      	b.n	8007c8c <validate+0x5c>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	683a      	ldr	r2, [r7, #0]
 8007c8e:	6013      	str	r3, [r2, #0]
	return res;
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
	...

08007c9c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b088      	sub	sp, #32
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007cae:	f107 0310 	add.w	r3, r7, #16
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7ff fcd5 	bl	8007662 <get_ldnumber>
 8007cb8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	da01      	bge.n	8007cc4 <f_mount+0x28>
 8007cc0:	230b      	movs	r3, #11
 8007cc2:	e02b      	b.n	8007d1c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007cc4:	4a17      	ldr	r2, [pc, #92]	@ (8007d24 <f_mount+0x88>)
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ccc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d005      	beq.n	8007ce0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007cd4:	69b8      	ldr	r0, [r7, #24]
 8007cd6:	f7fe fd8d 	bl	80067f4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d002      	beq.n	8007cec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	490d      	ldr	r1, [pc, #52]	@ (8007d24 <f_mount+0x88>)
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d002      	beq.n	8007d02 <f_mount+0x66>
 8007cfc:	79fb      	ldrb	r3, [r7, #7]
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d001      	beq.n	8007d06 <f_mount+0x6a>
 8007d02:	2300      	movs	r3, #0
 8007d04:	e00a      	b.n	8007d1c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007d06:	f107 010c 	add.w	r1, r7, #12
 8007d0a:	f107 0308 	add.w	r3, r7, #8
 8007d0e:	2200      	movs	r2, #0
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7ff fd41 	bl	8007798 <find_volume>
 8007d16:	4603      	mov	r3, r0
 8007d18:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3720      	adds	r7, #32
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	20000790 	.word	0x20000790

08007d28 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b09a      	sub	sp, #104	@ 0x68
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	4613      	mov	r3, r2
 8007d34:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d101      	bne.n	8007d40 <f_open+0x18>
 8007d3c:	2309      	movs	r3, #9
 8007d3e:	e1a9      	b.n	8008094 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007d40:	79fb      	ldrb	r3, [r7, #7]
 8007d42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d46:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007d48:	79fa      	ldrb	r2, [r7, #7]
 8007d4a:	f107 0114 	add.w	r1, r7, #20
 8007d4e:	f107 0308 	add.w	r3, r7, #8
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fd20 	bl	8007798 <find_volume>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8007d5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f040 818d 	bne.w	8008082 <f_open+0x35a>
		dj.obj.fs = fs;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	f107 0318 	add.w	r3, r7, #24
 8007d72:	4611      	mov	r1, r2
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7ff fc03 	bl	8007580 <follow_path>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007d80:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d118      	bne.n	8007dba <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007d88:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007d8c:	b25b      	sxtb	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	da03      	bge.n	8007d9a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007d92:	2306      	movs	r3, #6
 8007d94:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007d98:	e00f      	b.n	8007dba <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007d9a:	79fb      	ldrb	r3, [r7, #7]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	bf8c      	ite	hi
 8007da0:	2301      	movhi	r3, #1
 8007da2:	2300      	movls	r3, #0
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	461a      	mov	r2, r3
 8007da8:	f107 0318 	add.w	r3, r7, #24
 8007dac:	4611      	mov	r1, r2
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fe fbd8 	bl	8006564 <chk_lock>
 8007db4:	4603      	mov	r3, r0
 8007db6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007dba:	79fb      	ldrb	r3, [r7, #7]
 8007dbc:	f003 031c 	and.w	r3, r3, #28
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d07f      	beq.n	8007ec4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007dc4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d017      	beq.n	8007dfc <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007dcc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007dd0:	2b04      	cmp	r3, #4
 8007dd2:	d10e      	bne.n	8007df2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007dd4:	f7fe fc22 	bl	800661c <enq_lock>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d006      	beq.n	8007dec <f_open+0xc4>
 8007dde:	f107 0318 	add.w	r3, r7, #24
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7ff fb06 	bl	80073f4 <dir_register>
 8007de8:	4603      	mov	r3, r0
 8007dea:	e000      	b.n	8007dee <f_open+0xc6>
 8007dec:	2312      	movs	r3, #18
 8007dee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	f043 0308 	orr.w	r3, r3, #8
 8007df8:	71fb      	strb	r3, [r7, #7]
 8007dfa:	e010      	b.n	8007e1e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007dfc:	7fbb      	ldrb	r3, [r7, #30]
 8007dfe:	f003 0311 	and.w	r3, r3, #17
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d003      	beq.n	8007e0e <f_open+0xe6>
					res = FR_DENIED;
 8007e06:	2307      	movs	r3, #7
 8007e08:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007e0c:	e007      	b.n	8007e1e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007e0e:	79fb      	ldrb	r3, [r7, #7]
 8007e10:	f003 0304 	and.w	r3, r3, #4
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d002      	beq.n	8007e1e <f_open+0xf6>
 8007e18:	2308      	movs	r3, #8
 8007e1a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007e1e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d168      	bne.n	8007ef8 <f_open+0x1d0>
 8007e26:	79fb      	ldrb	r3, [r7, #7]
 8007e28:	f003 0308 	and.w	r3, r3, #8
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d063      	beq.n	8007ef8 <f_open+0x1d0>
				dw = GET_FATTIME();
 8007e30:	f7fe f83c 	bl	8005eac <get_fattime>
 8007e34:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e38:	330e      	adds	r3, #14
 8007e3a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fe fae6 	bl	800640e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e44:	3316      	adds	r3, #22
 8007e46:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f7fe fae0 	bl	800640e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e50:	330b      	adds	r3, #11
 8007e52:	2220      	movs	r2, #32
 8007e54:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e5a:	4611      	mov	r1, r2
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f7ff fa35 	bl	80072cc <ld_clust>
 8007e62:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007e68:	2200      	movs	r2, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7ff fa4d 	bl	800730a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e72:	331c      	adds	r3, #28
 8007e74:	2100      	movs	r1, #0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7fe fac9 	bl	800640e <st_dword>
					fs->wflag = 1;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d037      	beq.n	8007ef8 <f_open+0x1d0>
						dw = fs->winsect;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e8c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8007e8e:	f107 0318 	add.w	r3, r7, #24
 8007e92:	2200      	movs	r2, #0
 8007e94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7fe ff60 	bl	8006d5c <remove_chain>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8007ea2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d126      	bne.n	8007ef8 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7fe fd08 	bl	80068c4 <move_window>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ebe:	3a01      	subs	r2, #1
 8007ec0:	60da      	str	r2, [r3, #12]
 8007ec2:	e019      	b.n	8007ef8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007ec4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d115      	bne.n	8007ef8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007ecc:	7fbb      	ldrb	r3, [r7, #30]
 8007ece:	f003 0310 	and.w	r3, r3, #16
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d003      	beq.n	8007ede <f_open+0x1b6>
					res = FR_NO_FILE;
 8007ed6:	2304      	movs	r3, #4
 8007ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007edc:	e00c      	b.n	8007ef8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007ede:	79fb      	ldrb	r3, [r7, #7]
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d007      	beq.n	8007ef8 <f_open+0x1d0>
 8007ee8:	7fbb      	ldrb	r3, [r7, #30]
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d002      	beq.n	8007ef8 <f_open+0x1d0>
						res = FR_DENIED;
 8007ef2:	2307      	movs	r3, #7
 8007ef4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007ef8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d126      	bne.n	8007f4e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007f00:	79fb      	ldrb	r3, [r7, #7]
 8007f02:	f003 0308 	and.w	r3, r3, #8
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007f0a:	79fb      	ldrb	r3, [r7, #7]
 8007f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f10:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007f1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007f20:	79fb      	ldrb	r3, [r7, #7]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	bf8c      	ite	hi
 8007f26:	2301      	movhi	r3, #1
 8007f28:	2300      	movls	r3, #0
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	f107 0318 	add.w	r3, r7, #24
 8007f32:	4611      	mov	r1, r2
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7fe fb93 	bl	8006660 <inc_lock>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d102      	bne.n	8007f4e <f_open+0x226>
 8007f48:	2302      	movs	r3, #2
 8007f4a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007f4e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f040 8095 	bne.w	8008082 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f5c:	4611      	mov	r1, r2
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7ff f9b4 	bl	80072cc <ld_clust>
 8007f64:	4602      	mov	r2, r0
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6c:	331c      	adds	r3, #28
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7fe fa0f 	bl	8006392 <ld_dword>
 8007f74:	4602      	mov	r2, r0
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	88da      	ldrh	r2, [r3, #6]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	79fa      	ldrb	r2, [r7, #7]
 8007f92:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	3330      	adds	r3, #48	@ 0x30
 8007faa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fae:	2100      	movs	r1, #0
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7fe fa79 	bl	80064a8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007fb6:	79fb      	ldrb	r3, [r7, #7]
 8007fb8:	f003 0320 	and.w	r3, r3, #32
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d060      	beq.n	8008082 <f_open+0x35a>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d05c      	beq.n	8008082 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	68da      	ldr	r2, [r3, #12]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	895b      	ldrh	r3, [r3, #10]
 8007fd4:	025b      	lsls	r3, r3, #9
 8007fd6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007fe4:	e016      	b.n	8008014 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe fd25 	bl	8006a3a <get_fat>
 8007ff0:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d802      	bhi.n	8007ffe <f_open+0x2d6>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007ffe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008004:	d102      	bne.n	800800c <f_open+0x2e4>
 8008006:	2301      	movs	r3, #1
 8008008:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800800c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800800e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008014:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008018:	2b00      	cmp	r3, #0
 800801a:	d103      	bne.n	8008024 <f_open+0x2fc>
 800801c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800801e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008020:	429a      	cmp	r2, r3
 8008022:	d8e0      	bhi.n	8007fe6 <f_open+0x2be>
				}
				fp->clust = clst;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008028:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800802a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800802e:	2b00      	cmp	r3, #0
 8008030:	d127      	bne.n	8008082 <f_open+0x35a>
 8008032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008038:	2b00      	cmp	r3, #0
 800803a:	d022      	beq.n	8008082 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008040:	4618      	mov	r0, r3
 8008042:	f7fe fcdb 	bl	80069fc <clust2sect>
 8008046:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8008048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800804a:	2b00      	cmp	r3, #0
 800804c:	d103      	bne.n	8008056 <f_open+0x32e>
						res = FR_INT_ERR;
 800804e:	2302      	movs	r3, #2
 8008050:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8008054:	e015      	b.n	8008082 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008058:	0a5a      	lsrs	r2, r3, #9
 800805a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800805c:	441a      	add	r2, r3
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	7858      	ldrb	r0, [r3, #1]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6a1a      	ldr	r2, [r3, #32]
 8008070:	2301      	movs	r3, #1
 8008072:	f7fe f917 	bl	80062a4 <disk_read>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <f_open+0x35a>
 800807c:	2301      	movs	r3, #1
 800807e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008082:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <f_open+0x368>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008090:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8008094:	4618      	mov	r0, r3
 8008096:	3768      	adds	r7, #104	@ 0x68
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08e      	sub	sp, #56	@ 0x38
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
 80080a8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2200      	movs	r2, #0
 80080b2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f107 0214 	add.w	r2, r7, #20
 80080ba:	4611      	mov	r1, r2
 80080bc:	4618      	mov	r0, r3
 80080be:	f7ff fdb7 	bl	8007c30 <validate>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80080c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d107      	bne.n	80080e0 <f_read+0x44>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	7d5b      	ldrb	r3, [r3, #21]
 80080d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80080d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d002      	beq.n	80080e6 <f_read+0x4a>
 80080e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80080e4:	e115      	b.n	8008312 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	7d1b      	ldrb	r3, [r3, #20]
 80080ea:	f003 0301 	and.w	r3, r3, #1
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d101      	bne.n	80080f6 <f_read+0x5a>
 80080f2:	2307      	movs	r3, #7
 80080f4:	e10d      	b.n	8008312 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	68da      	ldr	r2, [r3, #12]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	699b      	ldr	r3, [r3, #24]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	6a3b      	ldr	r3, [r7, #32]
 8008106:	429a      	cmp	r2, r3
 8008108:	f240 80fe 	bls.w	8008308 <f_read+0x26c>
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008110:	e0fa      	b.n	8008308 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800811a:	2b00      	cmp	r3, #0
 800811c:	f040 80c6 	bne.w	80082ac <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	0a5b      	lsrs	r3, r3, #9
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	8952      	ldrh	r2, [r2, #10]
 800812a:	3a01      	subs	r2, #1
 800812c:	4013      	ands	r3, r2
 800812e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d12f      	bne.n	8008196 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d103      	bne.n	8008146 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	633b      	str	r3, [r7, #48]	@ 0x30
 8008144:	e013      	b.n	800816e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814a:	2b00      	cmp	r3, #0
 800814c:	d007      	beq.n	800815e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	699b      	ldr	r3, [r3, #24]
 8008152:	4619      	mov	r1, r3
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f7fe fefe 	bl	8006f56 <clmt_clust>
 800815a:	6338      	str	r0, [r7, #48]	@ 0x30
 800815c:	e007      	b.n	800816e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	69db      	ldr	r3, [r3, #28]
 8008164:	4619      	mov	r1, r3
 8008166:	4610      	mov	r0, r2
 8008168:	f7fe fc67 	bl	8006a3a <get_fat>
 800816c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800816e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008170:	2b01      	cmp	r3, #1
 8008172:	d804      	bhi.n	800817e <f_read+0xe2>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2202      	movs	r2, #2
 8008178:	755a      	strb	r2, [r3, #21]
 800817a:	2302      	movs	r3, #2
 800817c:	e0c9      	b.n	8008312 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800817e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008184:	d104      	bne.n	8008190 <f_read+0xf4>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2201      	movs	r2, #1
 800818a:	755a      	strb	r2, [r3, #21]
 800818c:	2301      	movs	r3, #1
 800818e:	e0c0      	b.n	8008312 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008194:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	4619      	mov	r1, r3
 800819e:	4610      	mov	r0, r2
 80081a0:	f7fe fc2c 	bl	80069fc <clust2sect>
 80081a4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d104      	bne.n	80081b6 <f_read+0x11a>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2202      	movs	r2, #2
 80081b0:	755a      	strb	r2, [r3, #21]
 80081b2:	2302      	movs	r3, #2
 80081b4:	e0ad      	b.n	8008312 <f_read+0x276>
			sect += csect;
 80081b6:	69ba      	ldr	r2, [r7, #24]
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	4413      	add	r3, r2
 80081bc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	0a5b      	lsrs	r3, r3, #9
 80081c2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80081c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d039      	beq.n	800823e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ce:	4413      	add	r3, r2
 80081d0:	697a      	ldr	r2, [r7, #20]
 80081d2:	8952      	ldrh	r2, [r2, #10]
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d905      	bls.n	80081e4 <f_read+0x148>
					cc = fs->csize - csect;
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	895b      	ldrh	r3, [r3, #10]
 80081dc:	461a      	mov	r2, r3
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	7858      	ldrb	r0, [r3, #1]
 80081e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ea:	69ba      	ldr	r2, [r7, #24]
 80081ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80081ee:	f7fe f859 	bl	80062a4 <disk_read>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d004      	beq.n	8008202 <f_read+0x166>
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2201      	movs	r2, #1
 80081fc:	755a      	strb	r2, [r3, #21]
 80081fe:	2301      	movs	r3, #1
 8008200:	e087      	b.n	8008312 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	7d1b      	ldrb	r3, [r3, #20]
 8008206:	b25b      	sxtb	r3, r3
 8008208:	2b00      	cmp	r3, #0
 800820a:	da14      	bge.n	8008236 <f_read+0x19a>
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6a1a      	ldr	r2, [r3, #32]
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008216:	429a      	cmp	r2, r3
 8008218:	d90d      	bls.n	8008236 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6a1a      	ldr	r2, [r3, #32]
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	1ad3      	subs	r3, r2, r3
 8008222:	025b      	lsls	r3, r3, #9
 8008224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008226:	18d0      	adds	r0, r2, r3
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	3330      	adds	r3, #48	@ 0x30
 800822c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008230:	4619      	mov	r1, r3
 8008232:	f7fe f918 	bl	8006466 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008238:	025b      	lsls	r3, r3, #9
 800823a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800823c:	e050      	b.n	80082e0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	429a      	cmp	r2, r3
 8008246:	d02e      	beq.n	80082a6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	7d1b      	ldrb	r3, [r3, #20]
 800824c:	b25b      	sxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	da18      	bge.n	8008284 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	7858      	ldrb	r0, [r3, #1]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6a1a      	ldr	r2, [r3, #32]
 8008260:	2301      	movs	r3, #1
 8008262:	f7fe f83f 	bl	80062e4 <disk_write>
 8008266:	4603      	mov	r3, r0
 8008268:	2b00      	cmp	r3, #0
 800826a:	d004      	beq.n	8008276 <f_read+0x1da>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2201      	movs	r2, #1
 8008270:	755a      	strb	r2, [r3, #21]
 8008272:	2301      	movs	r3, #1
 8008274:	e04d      	b.n	8008312 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	7d1b      	ldrb	r3, [r3, #20]
 800827a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800827e:	b2da      	uxtb	r2, r3
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	7858      	ldrb	r0, [r3, #1]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800828e:	2301      	movs	r3, #1
 8008290:	69ba      	ldr	r2, [r7, #24]
 8008292:	f7fe f807 	bl	80062a4 <disk_read>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d004      	beq.n	80082a6 <f_read+0x20a>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2201      	movs	r2, #1
 80082a0:	755a      	strb	r2, [r3, #21]
 80082a2:	2301      	movs	r3, #1
 80082a4:	e035      	b.n	8008312 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	699b      	ldr	r3, [r3, #24]
 80082b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80082b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80082ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d901      	bls.n	80082c6 <f_read+0x22a>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082d4:	4413      	add	r3, r2
 80082d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082d8:	4619      	mov	r1, r3
 80082da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80082dc:	f7fe f8c3 	bl	8006466 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80082e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e4:	4413      	add	r3, r2
 80082e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	699a      	ldr	r2, [r3, #24]
 80082ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ee:	441a      	add	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	619a      	str	r2, [r3, #24]
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082fa:	441a      	add	r2, r3
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	601a      	str	r2, [r3, #0]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f47f af01 	bne.w	8008112 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3738      	adds	r7, #56	@ 0x38
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b08c      	sub	sp, #48	@ 0x30
 800831e:	af00      	add	r7, sp, #0
 8008320:	60f8      	str	r0, [r7, #12]
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	607a      	str	r2, [r7, #4]
 8008326:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	2200      	movs	r2, #0
 8008330:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f107 0210 	add.w	r2, r7, #16
 8008338:	4611      	mov	r1, r2
 800833a:	4618      	mov	r0, r3
 800833c:	f7ff fc78 	bl	8007c30 <validate>
 8008340:	4603      	mov	r3, r0
 8008342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008346:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800834a:	2b00      	cmp	r3, #0
 800834c:	d107      	bne.n	800835e <f_write+0x44>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	7d5b      	ldrb	r3, [r3, #21]
 8008352:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008356:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800835a:	2b00      	cmp	r3, #0
 800835c:	d002      	beq.n	8008364 <f_write+0x4a>
 800835e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008362:	e14b      	b.n	80085fc <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	7d1b      	ldrb	r3, [r3, #20]
 8008368:	f003 0302 	and.w	r3, r3, #2
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <f_write+0x5a>
 8008370:	2307      	movs	r3, #7
 8008372:	e143      	b.n	80085fc <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	699a      	ldr	r2, [r3, #24]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	441a      	add	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	429a      	cmp	r2, r3
 8008382:	f080 812d 	bcs.w	80085e0 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	43db      	mvns	r3, r3
 800838c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800838e:	e127      	b.n	80085e0 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	699b      	ldr	r3, [r3, #24]
 8008394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008398:	2b00      	cmp	r3, #0
 800839a:	f040 80e3 	bne.w	8008564 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	0a5b      	lsrs	r3, r3, #9
 80083a4:	693a      	ldr	r2, [r7, #16]
 80083a6:	8952      	ldrh	r2, [r2, #10]
 80083a8:	3a01      	subs	r2, #1
 80083aa:	4013      	ands	r3, r2
 80083ac:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d143      	bne.n	800843c <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10c      	bne.n	80083d6 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80083c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d11a      	bne.n	80083fe <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2100      	movs	r1, #0
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7fe fd2a 	bl	8006e26 <create_chain>
 80083d2:	62b8      	str	r0, [r7, #40]	@ 0x28
 80083d4:	e013      	b.n	80083fe <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	4619      	mov	r1, r3
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f7fe fdb6 	bl	8006f56 <clmt_clust>
 80083ea:	62b8      	str	r0, [r7, #40]	@ 0x28
 80083ec:	e007      	b.n	80083fe <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	69db      	ldr	r3, [r3, #28]
 80083f4:	4619      	mov	r1, r3
 80083f6:	4610      	mov	r0, r2
 80083f8:	f7fe fd15 	bl	8006e26 <create_chain>
 80083fc:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80083fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 80f2 	beq.w	80085ea <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008408:	2b01      	cmp	r3, #1
 800840a:	d104      	bne.n	8008416 <f_write+0xfc>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2202      	movs	r2, #2
 8008410:	755a      	strb	r2, [r3, #21]
 8008412:	2302      	movs	r3, #2
 8008414:	e0f2      	b.n	80085fc <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800841c:	d104      	bne.n	8008428 <f_write+0x10e>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2201      	movs	r2, #1
 8008422:	755a      	strb	r2, [r3, #21]
 8008424:	2301      	movs	r3, #1
 8008426:	e0e9      	b.n	80085fc <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800842c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d102      	bne.n	800843c <f_write+0x122>
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800843a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	7d1b      	ldrb	r3, [r3, #20]
 8008440:	b25b      	sxtb	r3, r3
 8008442:	2b00      	cmp	r3, #0
 8008444:	da18      	bge.n	8008478 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	7858      	ldrb	r0, [r3, #1]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6a1a      	ldr	r2, [r3, #32]
 8008454:	2301      	movs	r3, #1
 8008456:	f7fd ff45 	bl	80062e4 <disk_write>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d004      	beq.n	800846a <f_write+0x150>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2201      	movs	r2, #1
 8008464:	755a      	strb	r2, [r3, #21]
 8008466:	2301      	movs	r3, #1
 8008468:	e0c8      	b.n	80085fc <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	7d1b      	ldrb	r3, [r3, #20]
 800846e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008472:	b2da      	uxtb	r2, r3
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	69db      	ldr	r3, [r3, #28]
 800847e:	4619      	mov	r1, r3
 8008480:	4610      	mov	r0, r2
 8008482:	f7fe fabb 	bl	80069fc <clust2sect>
 8008486:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d104      	bne.n	8008498 <f_write+0x17e>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2202      	movs	r2, #2
 8008492:	755a      	strb	r2, [r3, #21]
 8008494:	2302      	movs	r3, #2
 8008496:	e0b1      	b.n	80085fc <f_write+0x2e2>
			sect += csect;
 8008498:	697a      	ldr	r2, [r7, #20]
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	4413      	add	r3, r2
 800849e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	0a5b      	lsrs	r3, r3, #9
 80084a4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80084a6:	6a3b      	ldr	r3, [r7, #32]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d03c      	beq.n	8008526 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80084ac:	69ba      	ldr	r2, [r7, #24]
 80084ae:	6a3b      	ldr	r3, [r7, #32]
 80084b0:	4413      	add	r3, r2
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	8952      	ldrh	r2, [r2, #10]
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d905      	bls.n	80084c6 <f_write+0x1ac>
					cc = fs->csize - csect;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	895b      	ldrh	r3, [r3, #10]
 80084be:	461a      	mov	r2, r3
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	7858      	ldrb	r0, [r3, #1]
 80084ca:	6a3b      	ldr	r3, [r7, #32]
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	69f9      	ldr	r1, [r7, #28]
 80084d0:	f7fd ff08 	bl	80062e4 <disk_write>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d004      	beq.n	80084e4 <f_write+0x1ca>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2201      	movs	r2, #1
 80084de:	755a      	strb	r2, [r3, #21]
 80084e0:	2301      	movs	r3, #1
 80084e2:	e08b      	b.n	80085fc <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6a1a      	ldr	r2, [r3, #32]
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	1ad3      	subs	r3, r2, r3
 80084ec:	6a3a      	ldr	r2, [r7, #32]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d915      	bls.n	800851e <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6a1a      	ldr	r2, [r3, #32]
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	1ad3      	subs	r3, r2, r3
 8008500:	025b      	lsls	r3, r3, #9
 8008502:	69fa      	ldr	r2, [r7, #28]
 8008504:	4413      	add	r3, r2
 8008506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800850a:	4619      	mov	r1, r3
 800850c:	f7fd ffab 	bl	8006466 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	7d1b      	ldrb	r3, [r3, #20]
 8008514:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008518:	b2da      	uxtb	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	025b      	lsls	r3, r3, #9
 8008522:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8008524:	e03f      	b.n	80085a6 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	429a      	cmp	r2, r3
 800852e:	d016      	beq.n	800855e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	699a      	ldr	r2, [r3, #24]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008538:	429a      	cmp	r2, r3
 800853a:	d210      	bcs.n	800855e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	7858      	ldrb	r0, [r3, #1]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008546:	2301      	movs	r3, #1
 8008548:	697a      	ldr	r2, [r7, #20]
 800854a:	f7fd feab 	bl	80062a4 <disk_read>
 800854e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008550:	2b00      	cmp	r3, #0
 8008552:	d004      	beq.n	800855e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2201      	movs	r2, #1
 8008558:	755a      	strb	r2, [r3, #21]
 800855a:	2301      	movs	r3, #1
 800855c:	e04e      	b.n	80085fc <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800856c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8008570:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	429a      	cmp	r2, r3
 8008578:	d901      	bls.n	800857e <f_write+0x264>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	699b      	ldr	r3, [r3, #24]
 8008588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800858c:	4413      	add	r3, r2
 800858e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008590:	69f9      	ldr	r1, [r7, #28]
 8008592:	4618      	mov	r0, r3
 8008594:	f7fd ff67 	bl	8006466 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	7d1b      	ldrb	r3, [r3, #20]
 800859c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80085a0:	b2da      	uxtb	r2, r3
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80085a6:	69fa      	ldr	r2, [r7, #28]
 80085a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085aa:	4413      	add	r3, r2
 80085ac:	61fb      	str	r3, [r7, #28]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	699a      	ldr	r2, [r3, #24]
 80085b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b4:	441a      	add	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	619a      	str	r2, [r3, #24]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	68da      	ldr	r2, [r3, #12]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	bf38      	it	cc
 80085c6:	461a      	movcc	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	60da      	str	r2, [r3, #12]
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d2:	441a      	add	r2, r3
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	601a      	str	r2, [r3, #0]
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f47f aed4 	bne.w	8008390 <f_write+0x76>
 80085e8:	e000      	b.n	80085ec <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80085ea:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	7d1b      	ldrb	r3, [r3, #20]
 80085f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3730      	adds	r7, #48	@ 0x30
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b086      	sub	sp, #24
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f107 0208 	add.w	r2, r7, #8
 8008612:	4611      	mov	r1, r2
 8008614:	4618      	mov	r0, r3
 8008616:	f7ff fb0b 	bl	8007c30 <validate>
 800861a:	4603      	mov	r3, r0
 800861c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800861e:	7dfb      	ldrb	r3, [r7, #23]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d168      	bne.n	80086f6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	7d1b      	ldrb	r3, [r3, #20]
 8008628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800862c:	2b00      	cmp	r3, #0
 800862e:	d062      	beq.n	80086f6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	7d1b      	ldrb	r3, [r3, #20]
 8008634:	b25b      	sxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	da15      	bge.n	8008666 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	7858      	ldrb	r0, [r3, #1]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6a1a      	ldr	r2, [r3, #32]
 8008648:	2301      	movs	r3, #1
 800864a:	f7fd fe4b 	bl	80062e4 <disk_write>
 800864e:	4603      	mov	r3, r0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d001      	beq.n	8008658 <f_sync+0x54>
 8008654:	2301      	movs	r3, #1
 8008656:	e04f      	b.n	80086f8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	7d1b      	ldrb	r3, [r3, #20]
 800865c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008660:	b2da      	uxtb	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008666:	f7fd fc21 	bl	8005eac <get_fattime>
 800866a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7fe f925 	bl	80068c4 <move_window>
 800867a:	4603      	mov	r3, r0
 800867c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800867e:	7dfb      	ldrb	r3, [r7, #23]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d138      	bne.n	80086f6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008688:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	330b      	adds	r3, #11
 800868e:	781a      	ldrb	r2, [r3, #0]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	330b      	adds	r3, #11
 8008694:	f042 0220 	orr.w	r2, r2, #32
 8008698:	b2d2      	uxtb	r2, r2
 800869a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	461a      	mov	r2, r3
 80086a6:	68f9      	ldr	r1, [r7, #12]
 80086a8:	f7fe fe2f 	bl	800730a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f103 021c 	add.w	r2, r3, #28
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	4619      	mov	r1, r3
 80086b8:	4610      	mov	r0, r2
 80086ba:	f7fd fea8 	bl	800640e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	3316      	adds	r3, #22
 80086c2:	6939      	ldr	r1, [r7, #16]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f7fd fea2 	bl	800640e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	3312      	adds	r3, #18
 80086ce:	2100      	movs	r1, #0
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7fd fe81 	bl	80063d8 <st_word>
					fs->wflag = 1;
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2201      	movs	r2, #1
 80086da:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe f91e 	bl	8006920 <sync_fs>
 80086e4:	4603      	mov	r3, r0
 80086e6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	7d1b      	ldrb	r3, [r3, #20]
 80086ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80086f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3718      	adds	r7, #24
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f7ff ff7b 	bl	8008604 <f_sync>
 800870e:	4603      	mov	r3, r0
 8008710:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008712:	7bfb      	ldrb	r3, [r7, #15]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d118      	bne.n	800874a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f107 0208 	add.w	r2, r7, #8
 800871e:	4611      	mov	r1, r2
 8008720:	4618      	mov	r0, r3
 8008722:	f7ff fa85 	bl	8007c30 <validate>
 8008726:	4603      	mov	r3, r0
 8008728:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800872a:	7bfb      	ldrb	r3, [r7, #15]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10c      	bne.n	800874a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	4618      	mov	r0, r3
 8008736:	f7fe f821 	bl	800677c <dec_lock>
 800873a:	4603      	mov	r3, r0
 800873c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800873e:	7bfb      	ldrb	r3, [r7, #15]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d102      	bne.n	800874a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800874a:	7bfb      	ldrb	r3, [r7, #15]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b090      	sub	sp, #64	@ 0x40
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f107 0208 	add.w	r2, r7, #8
 8008764:	4611      	mov	r1, r2
 8008766:	4618      	mov	r0, r3
 8008768:	f7ff fa62 	bl	8007c30 <validate>
 800876c:	4603      	mov	r3, r0
 800876e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008772:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008776:	2b00      	cmp	r3, #0
 8008778:	d103      	bne.n	8008782 <f_lseek+0x2e>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	7d5b      	ldrb	r3, [r3, #21]
 800877e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8008782:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008786:	2b00      	cmp	r3, #0
 8008788:	d002      	beq.n	8008790 <f_lseek+0x3c>
 800878a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800878e:	e1e6      	b.n	8008b5e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 80d1 	beq.w	800893c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a0:	d15a      	bne.n	8008858 <f_lseek+0x104>
			tbl = fp->cltbl;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80087a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087aa:	1d1a      	adds	r2, r3, #4
 80087ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	617b      	str	r3, [r7, #20]
 80087b2:	2302      	movs	r3, #2
 80087b4:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d03a      	beq.n	8008838 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	613b      	str	r3, [r7, #16]
 80087c6:	2300      	movs	r3, #0
 80087c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087cc:	3302      	adds	r3, #2
 80087ce:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80087d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d6:	3301      	adds	r3, #1
 80087d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80087de:	4618      	mov	r0, r3
 80087e0:	f7fe f92b 	bl	8006a3a <get_fat>
 80087e4:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80087e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d804      	bhi.n	80087f6 <f_lseek+0xa2>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2202      	movs	r2, #2
 80087f0:	755a      	strb	r2, [r3, #21]
 80087f2:	2302      	movs	r3, #2
 80087f4:	e1b3      	b.n	8008b5e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fc:	d104      	bne.n	8008808 <f_lseek+0xb4>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	755a      	strb	r2, [r3, #21]
 8008804:	2301      	movs	r3, #1
 8008806:	e1aa      	b.n	8008b5e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	3301      	adds	r3, #1
 800880c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880e:	429a      	cmp	r2, r3
 8008810:	d0de      	beq.n	80087d0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008812:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	429a      	cmp	r2, r3
 8008818:	d809      	bhi.n	800882e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800881a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881c:	1d1a      	adds	r2, r3, #4
 800881e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008826:	1d1a      	adds	r2, r3, #4
 8008828:	627a      	str	r2, [r7, #36]	@ 0x24
 800882a:	693a      	ldr	r2, [r7, #16]
 800882c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	695b      	ldr	r3, [r3, #20]
 8008832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008834:	429a      	cmp	r2, r3
 8008836:	d3c4      	bcc.n	80087c2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800883e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	429a      	cmp	r2, r3
 8008846:	d803      	bhi.n	8008850 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8008848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884a:	2200      	movs	r2, #0
 800884c:	601a      	str	r2, [r3, #0]
 800884e:	e184      	b.n	8008b5a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008850:	2311      	movs	r3, #17
 8008852:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008856:	e180      	b.n	8008b5a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	429a      	cmp	r2, r3
 8008860:	d902      	bls.n	8008868 <f_lseek+0x114>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	683a      	ldr	r2, [r7, #0]
 800886c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 8172 	beq.w	8008b5a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	3b01      	subs	r3, #1
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f7fe fb6a 	bl	8006f56 <clmt_clust>
 8008882:	4602      	mov	r2, r0
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	69db      	ldr	r3, [r3, #28]
 800888e:	4619      	mov	r1, r3
 8008890:	4610      	mov	r0, r2
 8008892:	f7fe f8b3 	bl	80069fc <clust2sect>
 8008896:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d104      	bne.n	80088a8 <f_lseek+0x154>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2202      	movs	r2, #2
 80088a2:	755a      	strb	r2, [r3, #21]
 80088a4:	2302      	movs	r3, #2
 80088a6:	e15a      	b.n	8008b5e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	0a5b      	lsrs	r3, r3, #9
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	8952      	ldrh	r2, [r2, #10]
 80088b2:	3a01      	subs	r2, #1
 80088b4:	4013      	ands	r3, r2
 80088b6:	69ba      	ldr	r2, [r7, #24]
 80088b8:	4413      	add	r3, r2
 80088ba:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 8148 	beq.w	8008b5a <f_lseek+0x406>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	f000 8142 	beq.w	8008b5a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	7d1b      	ldrb	r3, [r3, #20]
 80088da:	b25b      	sxtb	r3, r3
 80088dc:	2b00      	cmp	r3, #0
 80088de:	da18      	bge.n	8008912 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	7858      	ldrb	r0, [r3, #1]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a1a      	ldr	r2, [r3, #32]
 80088ee:	2301      	movs	r3, #1
 80088f0:	f7fd fcf8 	bl	80062e4 <disk_write>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d004      	beq.n	8008904 <f_lseek+0x1b0>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	755a      	strb	r2, [r3, #21]
 8008900:	2301      	movs	r3, #1
 8008902:	e12c      	b.n	8008b5e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	7d1b      	ldrb	r3, [r3, #20]
 8008908:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800890c:	b2da      	uxtb	r2, r3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	7858      	ldrb	r0, [r3, #1]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800891c:	2301      	movs	r3, #1
 800891e:	69ba      	ldr	r2, [r7, #24]
 8008920:	f7fd fcc0 	bl	80062a4 <disk_read>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d004      	beq.n	8008934 <f_lseek+0x1e0>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	755a      	strb	r2, [r3, #21]
 8008930:	2301      	movs	r3, #1
 8008932:	e114      	b.n	8008b5e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	69ba      	ldr	r2, [r7, #24]
 8008938:	621a      	str	r2, [r3, #32]
 800893a:	e10e      	b.n	8008b5a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	429a      	cmp	r2, r3
 8008944:	d908      	bls.n	8008958 <f_lseek+0x204>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	7d1b      	ldrb	r3, [r3, #20]
 800894a:	f003 0302 	and.w	r3, r3, #2
 800894e:	2b00      	cmp	r3, #0
 8008950:	d102      	bne.n	8008958 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	637b      	str	r3, [r7, #52]	@ 0x34
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008966:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	2b00      	cmp	r3, #0
 800896c:	f000 80a7 	beq.w	8008abe <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	895b      	ldrh	r3, [r3, #10]
 8008974:	025b      	lsls	r3, r3, #9
 8008976:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d01b      	beq.n	80089b6 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	1e5a      	subs	r2, r3, #1
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	fbb2 f2f3 	udiv	r2, r2, r3
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	1e59      	subs	r1, r3, #1
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8008992:	429a      	cmp	r2, r3
 8008994:	d30f      	bcc.n	80089b6 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8008996:	6a3b      	ldr	r3, [r7, #32]
 8008998:	1e5a      	subs	r2, r3, #1
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	425b      	negs	r3, r3
 800899e:	401a      	ands	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	699b      	ldr	r3, [r3, #24]
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	1ad3      	subs	r3, r2, r3
 80089ac:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	69db      	ldr	r3, [r3, #28]
 80089b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089b4:	e022      	b.n	80089fc <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80089bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d119      	bne.n	80089f6 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2100      	movs	r1, #0
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fa2d 	bl	8006e26 <create_chain>
 80089cc:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80089ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d104      	bne.n	80089de <f_lseek+0x28a>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2202      	movs	r2, #2
 80089d8:	755a      	strb	r2, [r3, #21]
 80089da:	2302      	movs	r3, #2
 80089dc:	e0bf      	b.n	8008b5e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80089de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e4:	d104      	bne.n	80089f0 <f_lseek+0x29c>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	755a      	strb	r2, [r3, #21]
 80089ec:	2301      	movs	r3, #1
 80089ee:	e0b6      	b.n	8008b5e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089f4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089fa:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80089fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d05d      	beq.n	8008abe <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8008a02:	e03a      	b.n	8008a7a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8008a04:	683a      	ldr	r2, [r7, #0]
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	603b      	str	r3, [r7, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	699a      	ldr	r2, [r3, #24]
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	441a      	add	r2, r3
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	7d1b      	ldrb	r3, [r3, #20]
 8008a1c:	f003 0302 	and.w	r3, r3, #2
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00b      	beq.n	8008a3c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f7fe f9fc 	bl	8006e26 <create_chain>
 8008a2e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d108      	bne.n	8008a48 <f_lseek+0x2f4>
							ofs = 0; break;
 8008a36:	2300      	movs	r3, #0
 8008a38:	603b      	str	r3, [r7, #0]
 8008a3a:	e022      	b.n	8008a82 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fd fffa 	bl	8006a3a <get_fat>
 8008a46:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4e:	d104      	bne.n	8008a5a <f_lseek+0x306>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	755a      	strb	r2, [r3, #21]
 8008a56:	2301      	movs	r3, #1
 8008a58:	e081      	b.n	8008b5e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d904      	bls.n	8008a6a <f_lseek+0x316>
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	695b      	ldr	r3, [r3, #20]
 8008a64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d304      	bcc.n	8008a74 <f_lseek+0x320>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	755a      	strb	r2, [r3, #21]
 8008a70:	2302      	movs	r3, #2
 8008a72:	e074      	b.n	8008b5e <f_lseek+0x40a>
					fp->clust = clst;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a78:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d8c0      	bhi.n	8008a04 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	699a      	ldr	r2, [r3, #24]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	441a      	add	r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d012      	beq.n	8008abe <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7fd ffad 	bl	80069fc <clust2sect>
 8008aa2:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8008aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d104      	bne.n	8008ab4 <f_lseek+0x360>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2202      	movs	r2, #2
 8008aae:	755a      	strb	r2, [r3, #21]
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	e054      	b.n	8008b5e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	0a5b      	lsrs	r3, r3, #9
 8008ab8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008aba:	4413      	add	r3, r2
 8008abc:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	699a      	ldr	r2, [r3, #24]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d90a      	bls.n	8008ae0 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	699a      	ldr	r2, [r3, #24]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	7d1b      	ldrb	r3, [r3, #20]
 8008ad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	699b      	ldr	r3, [r3, #24]
 8008ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d036      	beq.n	8008b5a <f_lseek+0x406>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a1b      	ldr	r3, [r3, #32]
 8008af0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d031      	beq.n	8008b5a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	7d1b      	ldrb	r3, [r3, #20]
 8008afa:	b25b      	sxtb	r3, r3
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	da18      	bge.n	8008b32 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	7858      	ldrb	r0, [r3, #1]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6a1a      	ldr	r2, [r3, #32]
 8008b0e:	2301      	movs	r3, #1
 8008b10:	f7fd fbe8 	bl	80062e4 <disk_write>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d004      	beq.n	8008b24 <f_lseek+0x3d0>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	755a      	strb	r2, [r3, #21]
 8008b20:	2301      	movs	r3, #1
 8008b22:	e01c      	b.n	8008b5e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	7d1b      	ldrb	r3, [r3, #20]
 8008b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	7858      	ldrb	r0, [r3, #1]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b40:	f7fd fbb0 	bl	80062a4 <disk_read>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d004      	beq.n	8008b54 <f_lseek+0x400>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	755a      	strb	r2, [r3, #21]
 8008b50:	2301      	movs	r3, #1
 8008b52:	e004      	b.n	8008b5e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b58:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8008b5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3740      	adds	r7, #64	@ 0x40
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
	...

08008b68 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b087      	sub	sp, #28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	4613      	mov	r3, r2
 8008b74:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008b76:	2301      	movs	r3, #1
 8008b78:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008b80:	7a5b      	ldrb	r3, [r3, #9]
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d131      	bne.n	8008bec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008b88:	4b1c      	ldr	r3, [pc, #112]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008b8a:	7a5b      	ldrb	r3, [r3, #9]
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	461a      	mov	r2, r3
 8008b90:	4b1a      	ldr	r3, [pc, #104]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008b92:	2100      	movs	r1, #0
 8008b94:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008b96:	4b19      	ldr	r3, [pc, #100]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008b98:	7a5b      	ldrb	r3, [r3, #9]
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	4a17      	ldr	r2, [pc, #92]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008ba6:	4b15      	ldr	r3, [pc, #84]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008ba8:	7a5b      	ldrb	r3, [r3, #9]
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	461a      	mov	r2, r3
 8008bae:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008bb0:	4413      	add	r3, r2
 8008bb2:	79fa      	ldrb	r2, [r7, #7]
 8008bb4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008bb6:	4b11      	ldr	r3, [pc, #68]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008bb8:	7a5b      	ldrb	r3, [r3, #9]
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	1c5a      	adds	r2, r3, #1
 8008bbe:	b2d1      	uxtb	r1, r2
 8008bc0:	4a0e      	ldr	r2, [pc, #56]	@ (8008bfc <FATFS_LinkDriverEx+0x94>)
 8008bc2:	7251      	strb	r1, [r2, #9]
 8008bc4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008bc6:	7dbb      	ldrb	r3, [r7, #22]
 8008bc8:	3330      	adds	r3, #48	@ 0x30
 8008bca:	b2da      	uxtb	r2, r3
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	223a      	movs	r2, #58	@ 0x3a
 8008bd6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	3302      	adds	r3, #2
 8008bdc:	222f      	movs	r2, #47	@ 0x2f
 8008bde:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	3303      	adds	r3, #3
 8008be4:	2200      	movs	r2, #0
 8008be6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008be8:	2300      	movs	r3, #0
 8008bea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	371c      	adds	r7, #28
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	200007b8 	.word	0x200007b8

08008c00 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	6839      	ldr	r1, [r7, #0]
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7ff ffaa 	bl	8008b68 <FATFS_LinkDriverEx>
 8008c14:	4603      	mov	r3, r0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3708      	adds	r7, #8
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
	...

08008c20 <std>:
 8008c20:	2300      	movs	r3, #0
 8008c22:	b510      	push	{r4, lr}
 8008c24:	4604      	mov	r4, r0
 8008c26:	e9c0 3300 	strd	r3, r3, [r0]
 8008c2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c2e:	6083      	str	r3, [r0, #8]
 8008c30:	8181      	strh	r1, [r0, #12]
 8008c32:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c34:	81c2      	strh	r2, [r0, #14]
 8008c36:	6183      	str	r3, [r0, #24]
 8008c38:	4619      	mov	r1, r3
 8008c3a:	2208      	movs	r2, #8
 8008c3c:	305c      	adds	r0, #92	@ 0x5c
 8008c3e:	f000 f9f9 	bl	8009034 <memset>
 8008c42:	4b0d      	ldr	r3, [pc, #52]	@ (8008c78 <std+0x58>)
 8008c44:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c46:	4b0d      	ldr	r3, [pc, #52]	@ (8008c7c <std+0x5c>)
 8008c48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c80 <std+0x60>)
 8008c4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c84 <std+0x64>)
 8008c50:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c52:	4b0d      	ldr	r3, [pc, #52]	@ (8008c88 <std+0x68>)
 8008c54:	6224      	str	r4, [r4, #32]
 8008c56:	429c      	cmp	r4, r3
 8008c58:	d006      	beq.n	8008c68 <std+0x48>
 8008c5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c5e:	4294      	cmp	r4, r2
 8008c60:	d002      	beq.n	8008c68 <std+0x48>
 8008c62:	33d0      	adds	r3, #208	@ 0xd0
 8008c64:	429c      	cmp	r4, r3
 8008c66:	d105      	bne.n	8008c74 <std+0x54>
 8008c68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c70:	f000 ba58 	b.w	8009124 <__retarget_lock_init_recursive>
 8008c74:	bd10      	pop	{r4, pc}
 8008c76:	bf00      	nop
 8008c78:	08008e85 	.word	0x08008e85
 8008c7c:	08008ea7 	.word	0x08008ea7
 8008c80:	08008edf 	.word	0x08008edf
 8008c84:	08008f03 	.word	0x08008f03
 8008c88:	200007c4 	.word	0x200007c4

08008c8c <stdio_exit_handler>:
 8008c8c:	4a02      	ldr	r2, [pc, #8]	@ (8008c98 <stdio_exit_handler+0xc>)
 8008c8e:	4903      	ldr	r1, [pc, #12]	@ (8008c9c <stdio_exit_handler+0x10>)
 8008c90:	4803      	ldr	r0, [pc, #12]	@ (8008ca0 <stdio_exit_handler+0x14>)
 8008c92:	f000 b869 	b.w	8008d68 <_fwalk_sglue>
 8008c96:	bf00      	nop
 8008c98:	20000010 	.word	0x20000010
 8008c9c:	080099c1 	.word	0x080099c1
 8008ca0:	20000020 	.word	0x20000020

08008ca4 <cleanup_stdio>:
 8008ca4:	6841      	ldr	r1, [r0, #4]
 8008ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8008cd8 <cleanup_stdio+0x34>)
 8008ca8:	4299      	cmp	r1, r3
 8008caa:	b510      	push	{r4, lr}
 8008cac:	4604      	mov	r4, r0
 8008cae:	d001      	beq.n	8008cb4 <cleanup_stdio+0x10>
 8008cb0:	f000 fe86 	bl	80099c0 <_fflush_r>
 8008cb4:	68a1      	ldr	r1, [r4, #8]
 8008cb6:	4b09      	ldr	r3, [pc, #36]	@ (8008cdc <cleanup_stdio+0x38>)
 8008cb8:	4299      	cmp	r1, r3
 8008cba:	d002      	beq.n	8008cc2 <cleanup_stdio+0x1e>
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f000 fe7f 	bl	80099c0 <_fflush_r>
 8008cc2:	68e1      	ldr	r1, [r4, #12]
 8008cc4:	4b06      	ldr	r3, [pc, #24]	@ (8008ce0 <cleanup_stdio+0x3c>)
 8008cc6:	4299      	cmp	r1, r3
 8008cc8:	d004      	beq.n	8008cd4 <cleanup_stdio+0x30>
 8008cca:	4620      	mov	r0, r4
 8008ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cd0:	f000 be76 	b.w	80099c0 <_fflush_r>
 8008cd4:	bd10      	pop	{r4, pc}
 8008cd6:	bf00      	nop
 8008cd8:	200007c4 	.word	0x200007c4
 8008cdc:	2000082c 	.word	0x2000082c
 8008ce0:	20000894 	.word	0x20000894

08008ce4 <global_stdio_init.part.0>:
 8008ce4:	b510      	push	{r4, lr}
 8008ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8008d14 <global_stdio_init.part.0+0x30>)
 8008ce8:	4c0b      	ldr	r4, [pc, #44]	@ (8008d18 <global_stdio_init.part.0+0x34>)
 8008cea:	4a0c      	ldr	r2, [pc, #48]	@ (8008d1c <global_stdio_init.part.0+0x38>)
 8008cec:	601a      	str	r2, [r3, #0]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	2104      	movs	r1, #4
 8008cf4:	f7ff ff94 	bl	8008c20 <std>
 8008cf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	2109      	movs	r1, #9
 8008d00:	f7ff ff8e 	bl	8008c20 <std>
 8008d04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d08:	2202      	movs	r2, #2
 8008d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d0e:	2112      	movs	r1, #18
 8008d10:	f7ff bf86 	b.w	8008c20 <std>
 8008d14:	200008fc 	.word	0x200008fc
 8008d18:	200007c4 	.word	0x200007c4
 8008d1c:	08008c8d 	.word	0x08008c8d

08008d20 <__sfp_lock_acquire>:
 8008d20:	4801      	ldr	r0, [pc, #4]	@ (8008d28 <__sfp_lock_acquire+0x8>)
 8008d22:	f000 ba00 	b.w	8009126 <__retarget_lock_acquire_recursive>
 8008d26:	bf00      	nop
 8008d28:	20000905 	.word	0x20000905

08008d2c <__sfp_lock_release>:
 8008d2c:	4801      	ldr	r0, [pc, #4]	@ (8008d34 <__sfp_lock_release+0x8>)
 8008d2e:	f000 b9fb 	b.w	8009128 <__retarget_lock_release_recursive>
 8008d32:	bf00      	nop
 8008d34:	20000905 	.word	0x20000905

08008d38 <__sinit>:
 8008d38:	b510      	push	{r4, lr}
 8008d3a:	4604      	mov	r4, r0
 8008d3c:	f7ff fff0 	bl	8008d20 <__sfp_lock_acquire>
 8008d40:	6a23      	ldr	r3, [r4, #32]
 8008d42:	b11b      	cbz	r3, 8008d4c <__sinit+0x14>
 8008d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d48:	f7ff bff0 	b.w	8008d2c <__sfp_lock_release>
 8008d4c:	4b04      	ldr	r3, [pc, #16]	@ (8008d60 <__sinit+0x28>)
 8008d4e:	6223      	str	r3, [r4, #32]
 8008d50:	4b04      	ldr	r3, [pc, #16]	@ (8008d64 <__sinit+0x2c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1f5      	bne.n	8008d44 <__sinit+0xc>
 8008d58:	f7ff ffc4 	bl	8008ce4 <global_stdio_init.part.0>
 8008d5c:	e7f2      	b.n	8008d44 <__sinit+0xc>
 8008d5e:	bf00      	nop
 8008d60:	08008ca5 	.word	0x08008ca5
 8008d64:	200008fc 	.word	0x200008fc

08008d68 <_fwalk_sglue>:
 8008d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	4688      	mov	r8, r1
 8008d70:	4614      	mov	r4, r2
 8008d72:	2600      	movs	r6, #0
 8008d74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d78:	f1b9 0901 	subs.w	r9, r9, #1
 8008d7c:	d505      	bpl.n	8008d8a <_fwalk_sglue+0x22>
 8008d7e:	6824      	ldr	r4, [r4, #0]
 8008d80:	2c00      	cmp	r4, #0
 8008d82:	d1f7      	bne.n	8008d74 <_fwalk_sglue+0xc>
 8008d84:	4630      	mov	r0, r6
 8008d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d8a:	89ab      	ldrh	r3, [r5, #12]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d907      	bls.n	8008da0 <_fwalk_sglue+0x38>
 8008d90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d94:	3301      	adds	r3, #1
 8008d96:	d003      	beq.n	8008da0 <_fwalk_sglue+0x38>
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4638      	mov	r0, r7
 8008d9c:	47c0      	blx	r8
 8008d9e:	4306      	orrs	r6, r0
 8008da0:	3568      	adds	r5, #104	@ 0x68
 8008da2:	e7e9      	b.n	8008d78 <_fwalk_sglue+0x10>

08008da4 <iprintf>:
 8008da4:	b40f      	push	{r0, r1, r2, r3}
 8008da6:	b507      	push	{r0, r1, r2, lr}
 8008da8:	4906      	ldr	r1, [pc, #24]	@ (8008dc4 <iprintf+0x20>)
 8008daa:	ab04      	add	r3, sp, #16
 8008dac:	6808      	ldr	r0, [r1, #0]
 8008dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008db2:	6881      	ldr	r1, [r0, #8]
 8008db4:	9301      	str	r3, [sp, #4]
 8008db6:	f000 fadb 	bl	8009370 <_vfiprintf_r>
 8008dba:	b003      	add	sp, #12
 8008dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dc0:	b004      	add	sp, #16
 8008dc2:	4770      	bx	lr
 8008dc4:	2000001c 	.word	0x2000001c

08008dc8 <_puts_r>:
 8008dc8:	6a03      	ldr	r3, [r0, #32]
 8008dca:	b570      	push	{r4, r5, r6, lr}
 8008dcc:	6884      	ldr	r4, [r0, #8]
 8008dce:	4605      	mov	r5, r0
 8008dd0:	460e      	mov	r6, r1
 8008dd2:	b90b      	cbnz	r3, 8008dd8 <_puts_r+0x10>
 8008dd4:	f7ff ffb0 	bl	8008d38 <__sinit>
 8008dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dda:	07db      	lsls	r3, r3, #31
 8008ddc:	d405      	bmi.n	8008dea <_puts_r+0x22>
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	0598      	lsls	r0, r3, #22
 8008de2:	d402      	bmi.n	8008dea <_puts_r+0x22>
 8008de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008de6:	f000 f99e 	bl	8009126 <__retarget_lock_acquire_recursive>
 8008dea:	89a3      	ldrh	r3, [r4, #12]
 8008dec:	0719      	lsls	r1, r3, #28
 8008dee:	d502      	bpl.n	8008df6 <_puts_r+0x2e>
 8008df0:	6923      	ldr	r3, [r4, #16]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d135      	bne.n	8008e62 <_puts_r+0x9a>
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f000 f8c5 	bl	8008f88 <__swsetup_r>
 8008dfe:	b380      	cbz	r0, 8008e62 <_puts_r+0x9a>
 8008e00:	f04f 35ff 	mov.w	r5, #4294967295
 8008e04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e06:	07da      	lsls	r2, r3, #31
 8008e08:	d405      	bmi.n	8008e16 <_puts_r+0x4e>
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	059b      	lsls	r3, r3, #22
 8008e0e:	d402      	bmi.n	8008e16 <_puts_r+0x4e>
 8008e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e12:	f000 f989 	bl	8009128 <__retarget_lock_release_recursive>
 8008e16:	4628      	mov	r0, r5
 8008e18:	bd70      	pop	{r4, r5, r6, pc}
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	da04      	bge.n	8008e28 <_puts_r+0x60>
 8008e1e:	69a2      	ldr	r2, [r4, #24]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	dc17      	bgt.n	8008e54 <_puts_r+0x8c>
 8008e24:	290a      	cmp	r1, #10
 8008e26:	d015      	beq.n	8008e54 <_puts_r+0x8c>
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	1c5a      	adds	r2, r3, #1
 8008e2c:	6022      	str	r2, [r4, #0]
 8008e2e:	7019      	strb	r1, [r3, #0]
 8008e30:	68a3      	ldr	r3, [r4, #8]
 8008e32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e36:	3b01      	subs	r3, #1
 8008e38:	60a3      	str	r3, [r4, #8]
 8008e3a:	2900      	cmp	r1, #0
 8008e3c:	d1ed      	bne.n	8008e1a <_puts_r+0x52>
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	da11      	bge.n	8008e66 <_puts_r+0x9e>
 8008e42:	4622      	mov	r2, r4
 8008e44:	210a      	movs	r1, #10
 8008e46:	4628      	mov	r0, r5
 8008e48:	f000 f85f 	bl	8008f0a <__swbuf_r>
 8008e4c:	3001      	adds	r0, #1
 8008e4e:	d0d7      	beq.n	8008e00 <_puts_r+0x38>
 8008e50:	250a      	movs	r5, #10
 8008e52:	e7d7      	b.n	8008e04 <_puts_r+0x3c>
 8008e54:	4622      	mov	r2, r4
 8008e56:	4628      	mov	r0, r5
 8008e58:	f000 f857 	bl	8008f0a <__swbuf_r>
 8008e5c:	3001      	adds	r0, #1
 8008e5e:	d1e7      	bne.n	8008e30 <_puts_r+0x68>
 8008e60:	e7ce      	b.n	8008e00 <_puts_r+0x38>
 8008e62:	3e01      	subs	r6, #1
 8008e64:	e7e4      	b.n	8008e30 <_puts_r+0x68>
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	6022      	str	r2, [r4, #0]
 8008e6c:	220a      	movs	r2, #10
 8008e6e:	701a      	strb	r2, [r3, #0]
 8008e70:	e7ee      	b.n	8008e50 <_puts_r+0x88>
	...

08008e74 <puts>:
 8008e74:	4b02      	ldr	r3, [pc, #8]	@ (8008e80 <puts+0xc>)
 8008e76:	4601      	mov	r1, r0
 8008e78:	6818      	ldr	r0, [r3, #0]
 8008e7a:	f7ff bfa5 	b.w	8008dc8 <_puts_r>
 8008e7e:	bf00      	nop
 8008e80:	2000001c 	.word	0x2000001c

08008e84 <__sread>:
 8008e84:	b510      	push	{r4, lr}
 8008e86:	460c      	mov	r4, r1
 8008e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e8c:	f000 f8fc 	bl	8009088 <_read_r>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	bfab      	itete	ge
 8008e94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e96:	89a3      	ldrhlt	r3, [r4, #12]
 8008e98:	181b      	addge	r3, r3, r0
 8008e9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e9e:	bfac      	ite	ge
 8008ea0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ea2:	81a3      	strhlt	r3, [r4, #12]
 8008ea4:	bd10      	pop	{r4, pc}

08008ea6 <__swrite>:
 8008ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eaa:	461f      	mov	r7, r3
 8008eac:	898b      	ldrh	r3, [r1, #12]
 8008eae:	05db      	lsls	r3, r3, #23
 8008eb0:	4605      	mov	r5, r0
 8008eb2:	460c      	mov	r4, r1
 8008eb4:	4616      	mov	r6, r2
 8008eb6:	d505      	bpl.n	8008ec4 <__swrite+0x1e>
 8008eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ebc:	2302      	movs	r3, #2
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f000 f8d0 	bl	8009064 <_lseek_r>
 8008ec4:	89a3      	ldrh	r3, [r4, #12]
 8008ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ece:	81a3      	strh	r3, [r4, #12]
 8008ed0:	4632      	mov	r2, r6
 8008ed2:	463b      	mov	r3, r7
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eda:	f000 b8e7 	b.w	80090ac <_write_r>

08008ede <__sseek>:
 8008ede:	b510      	push	{r4, lr}
 8008ee0:	460c      	mov	r4, r1
 8008ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ee6:	f000 f8bd 	bl	8009064 <_lseek_r>
 8008eea:	1c43      	adds	r3, r0, #1
 8008eec:	89a3      	ldrh	r3, [r4, #12]
 8008eee:	bf15      	itete	ne
 8008ef0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008ef2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ef6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008efa:	81a3      	strheq	r3, [r4, #12]
 8008efc:	bf18      	it	ne
 8008efe:	81a3      	strhne	r3, [r4, #12]
 8008f00:	bd10      	pop	{r4, pc}

08008f02 <__sclose>:
 8008f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f06:	f000 b89d 	b.w	8009044 <_close_r>

08008f0a <__swbuf_r>:
 8008f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0c:	460e      	mov	r6, r1
 8008f0e:	4614      	mov	r4, r2
 8008f10:	4605      	mov	r5, r0
 8008f12:	b118      	cbz	r0, 8008f1c <__swbuf_r+0x12>
 8008f14:	6a03      	ldr	r3, [r0, #32]
 8008f16:	b90b      	cbnz	r3, 8008f1c <__swbuf_r+0x12>
 8008f18:	f7ff ff0e 	bl	8008d38 <__sinit>
 8008f1c:	69a3      	ldr	r3, [r4, #24]
 8008f1e:	60a3      	str	r3, [r4, #8]
 8008f20:	89a3      	ldrh	r3, [r4, #12]
 8008f22:	071a      	lsls	r2, r3, #28
 8008f24:	d501      	bpl.n	8008f2a <__swbuf_r+0x20>
 8008f26:	6923      	ldr	r3, [r4, #16]
 8008f28:	b943      	cbnz	r3, 8008f3c <__swbuf_r+0x32>
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	f000 f82b 	bl	8008f88 <__swsetup_r>
 8008f32:	b118      	cbz	r0, 8008f3c <__swbuf_r+0x32>
 8008f34:	f04f 37ff 	mov.w	r7, #4294967295
 8008f38:	4638      	mov	r0, r7
 8008f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f3c:	6823      	ldr	r3, [r4, #0]
 8008f3e:	6922      	ldr	r2, [r4, #16]
 8008f40:	1a98      	subs	r0, r3, r2
 8008f42:	6963      	ldr	r3, [r4, #20]
 8008f44:	b2f6      	uxtb	r6, r6
 8008f46:	4283      	cmp	r3, r0
 8008f48:	4637      	mov	r7, r6
 8008f4a:	dc05      	bgt.n	8008f58 <__swbuf_r+0x4e>
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	4628      	mov	r0, r5
 8008f50:	f000 fd36 	bl	80099c0 <_fflush_r>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	d1ed      	bne.n	8008f34 <__swbuf_r+0x2a>
 8008f58:	68a3      	ldr	r3, [r4, #8]
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	60a3      	str	r3, [r4, #8]
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	1c5a      	adds	r2, r3, #1
 8008f62:	6022      	str	r2, [r4, #0]
 8008f64:	701e      	strb	r6, [r3, #0]
 8008f66:	6962      	ldr	r2, [r4, #20]
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d004      	beq.n	8008f78 <__swbuf_r+0x6e>
 8008f6e:	89a3      	ldrh	r3, [r4, #12]
 8008f70:	07db      	lsls	r3, r3, #31
 8008f72:	d5e1      	bpl.n	8008f38 <__swbuf_r+0x2e>
 8008f74:	2e0a      	cmp	r6, #10
 8008f76:	d1df      	bne.n	8008f38 <__swbuf_r+0x2e>
 8008f78:	4621      	mov	r1, r4
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f000 fd20 	bl	80099c0 <_fflush_r>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d0d9      	beq.n	8008f38 <__swbuf_r+0x2e>
 8008f84:	e7d6      	b.n	8008f34 <__swbuf_r+0x2a>
	...

08008f88 <__swsetup_r>:
 8008f88:	b538      	push	{r3, r4, r5, lr}
 8008f8a:	4b29      	ldr	r3, [pc, #164]	@ (8009030 <__swsetup_r+0xa8>)
 8008f8c:	4605      	mov	r5, r0
 8008f8e:	6818      	ldr	r0, [r3, #0]
 8008f90:	460c      	mov	r4, r1
 8008f92:	b118      	cbz	r0, 8008f9c <__swsetup_r+0x14>
 8008f94:	6a03      	ldr	r3, [r0, #32]
 8008f96:	b90b      	cbnz	r3, 8008f9c <__swsetup_r+0x14>
 8008f98:	f7ff fece 	bl	8008d38 <__sinit>
 8008f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa0:	0719      	lsls	r1, r3, #28
 8008fa2:	d422      	bmi.n	8008fea <__swsetup_r+0x62>
 8008fa4:	06da      	lsls	r2, r3, #27
 8008fa6:	d407      	bmi.n	8008fb8 <__swsetup_r+0x30>
 8008fa8:	2209      	movs	r2, #9
 8008faa:	602a      	str	r2, [r5, #0]
 8008fac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fb0:	81a3      	strh	r3, [r4, #12]
 8008fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb6:	e033      	b.n	8009020 <__swsetup_r+0x98>
 8008fb8:	0758      	lsls	r0, r3, #29
 8008fba:	d512      	bpl.n	8008fe2 <__swsetup_r+0x5a>
 8008fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fbe:	b141      	cbz	r1, 8008fd2 <__swsetup_r+0x4a>
 8008fc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fc4:	4299      	cmp	r1, r3
 8008fc6:	d002      	beq.n	8008fce <__swsetup_r+0x46>
 8008fc8:	4628      	mov	r0, r5
 8008fca:	f000 f8af 	bl	800912c <_free_r>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008fd8:	81a3      	strh	r3, [r4, #12]
 8008fda:	2300      	movs	r3, #0
 8008fdc:	6063      	str	r3, [r4, #4]
 8008fde:	6923      	ldr	r3, [r4, #16]
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	f043 0308 	orr.w	r3, r3, #8
 8008fe8:	81a3      	strh	r3, [r4, #12]
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	b94b      	cbnz	r3, 8009002 <__swsetup_r+0x7a>
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ff8:	d003      	beq.n	8009002 <__swsetup_r+0x7a>
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	f000 fd2d 	bl	8009a5c <__smakebuf_r>
 8009002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009006:	f013 0201 	ands.w	r2, r3, #1
 800900a:	d00a      	beq.n	8009022 <__swsetup_r+0x9a>
 800900c:	2200      	movs	r2, #0
 800900e:	60a2      	str	r2, [r4, #8]
 8009010:	6962      	ldr	r2, [r4, #20]
 8009012:	4252      	negs	r2, r2
 8009014:	61a2      	str	r2, [r4, #24]
 8009016:	6922      	ldr	r2, [r4, #16]
 8009018:	b942      	cbnz	r2, 800902c <__swsetup_r+0xa4>
 800901a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800901e:	d1c5      	bne.n	8008fac <__swsetup_r+0x24>
 8009020:	bd38      	pop	{r3, r4, r5, pc}
 8009022:	0799      	lsls	r1, r3, #30
 8009024:	bf58      	it	pl
 8009026:	6962      	ldrpl	r2, [r4, #20]
 8009028:	60a2      	str	r2, [r4, #8]
 800902a:	e7f4      	b.n	8009016 <__swsetup_r+0x8e>
 800902c:	2000      	movs	r0, #0
 800902e:	e7f7      	b.n	8009020 <__swsetup_r+0x98>
 8009030:	2000001c 	.word	0x2000001c

08009034 <memset>:
 8009034:	4402      	add	r2, r0
 8009036:	4603      	mov	r3, r0
 8009038:	4293      	cmp	r3, r2
 800903a:	d100      	bne.n	800903e <memset+0xa>
 800903c:	4770      	bx	lr
 800903e:	f803 1b01 	strb.w	r1, [r3], #1
 8009042:	e7f9      	b.n	8009038 <memset+0x4>

08009044 <_close_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	4d06      	ldr	r5, [pc, #24]	@ (8009060 <_close_r+0x1c>)
 8009048:	2300      	movs	r3, #0
 800904a:	4604      	mov	r4, r0
 800904c:	4608      	mov	r0, r1
 800904e:	602b      	str	r3, [r5, #0]
 8009050:	f7f7 ffe7 	bl	8001022 <_close>
 8009054:	1c43      	adds	r3, r0, #1
 8009056:	d102      	bne.n	800905e <_close_r+0x1a>
 8009058:	682b      	ldr	r3, [r5, #0]
 800905a:	b103      	cbz	r3, 800905e <_close_r+0x1a>
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	bd38      	pop	{r3, r4, r5, pc}
 8009060:	20000900 	.word	0x20000900

08009064 <_lseek_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4d07      	ldr	r5, [pc, #28]	@ (8009084 <_lseek_r+0x20>)
 8009068:	4604      	mov	r4, r0
 800906a:	4608      	mov	r0, r1
 800906c:	4611      	mov	r1, r2
 800906e:	2200      	movs	r2, #0
 8009070:	602a      	str	r2, [r5, #0]
 8009072:	461a      	mov	r2, r3
 8009074:	f7f7 fffc 	bl	8001070 <_lseek>
 8009078:	1c43      	adds	r3, r0, #1
 800907a:	d102      	bne.n	8009082 <_lseek_r+0x1e>
 800907c:	682b      	ldr	r3, [r5, #0]
 800907e:	b103      	cbz	r3, 8009082 <_lseek_r+0x1e>
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	bd38      	pop	{r3, r4, r5, pc}
 8009084:	20000900 	.word	0x20000900

08009088 <_read_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4d07      	ldr	r5, [pc, #28]	@ (80090a8 <_read_r+0x20>)
 800908c:	4604      	mov	r4, r0
 800908e:	4608      	mov	r0, r1
 8009090:	4611      	mov	r1, r2
 8009092:	2200      	movs	r2, #0
 8009094:	602a      	str	r2, [r5, #0]
 8009096:	461a      	mov	r2, r3
 8009098:	f7f7 ffa6 	bl	8000fe8 <_read>
 800909c:	1c43      	adds	r3, r0, #1
 800909e:	d102      	bne.n	80090a6 <_read_r+0x1e>
 80090a0:	682b      	ldr	r3, [r5, #0]
 80090a2:	b103      	cbz	r3, 80090a6 <_read_r+0x1e>
 80090a4:	6023      	str	r3, [r4, #0]
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	20000900 	.word	0x20000900

080090ac <_write_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	4d07      	ldr	r5, [pc, #28]	@ (80090cc <_write_r+0x20>)
 80090b0:	4604      	mov	r4, r0
 80090b2:	4608      	mov	r0, r1
 80090b4:	4611      	mov	r1, r2
 80090b6:	2200      	movs	r2, #0
 80090b8:	602a      	str	r2, [r5, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	f7f7 fe32 	bl	8000d24 <_write>
 80090c0:	1c43      	adds	r3, r0, #1
 80090c2:	d102      	bne.n	80090ca <_write_r+0x1e>
 80090c4:	682b      	ldr	r3, [r5, #0]
 80090c6:	b103      	cbz	r3, 80090ca <_write_r+0x1e>
 80090c8:	6023      	str	r3, [r4, #0]
 80090ca:	bd38      	pop	{r3, r4, r5, pc}
 80090cc:	20000900 	.word	0x20000900

080090d0 <__errno>:
 80090d0:	4b01      	ldr	r3, [pc, #4]	@ (80090d8 <__errno+0x8>)
 80090d2:	6818      	ldr	r0, [r3, #0]
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	2000001c 	.word	0x2000001c

080090dc <__libc_init_array>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	4d0d      	ldr	r5, [pc, #52]	@ (8009114 <__libc_init_array+0x38>)
 80090e0:	4c0d      	ldr	r4, [pc, #52]	@ (8009118 <__libc_init_array+0x3c>)
 80090e2:	1b64      	subs	r4, r4, r5
 80090e4:	10a4      	asrs	r4, r4, #2
 80090e6:	2600      	movs	r6, #0
 80090e8:	42a6      	cmp	r6, r4
 80090ea:	d109      	bne.n	8009100 <__libc_init_array+0x24>
 80090ec:	4d0b      	ldr	r5, [pc, #44]	@ (800911c <__libc_init_array+0x40>)
 80090ee:	4c0c      	ldr	r4, [pc, #48]	@ (8009120 <__libc_init_array+0x44>)
 80090f0:	f000 fd22 	bl	8009b38 <_init>
 80090f4:	1b64      	subs	r4, r4, r5
 80090f6:	10a4      	asrs	r4, r4, #2
 80090f8:	2600      	movs	r6, #0
 80090fa:	42a6      	cmp	r6, r4
 80090fc:	d105      	bne.n	800910a <__libc_init_array+0x2e>
 80090fe:	bd70      	pop	{r4, r5, r6, pc}
 8009100:	f855 3b04 	ldr.w	r3, [r5], #4
 8009104:	4798      	blx	r3
 8009106:	3601      	adds	r6, #1
 8009108:	e7ee      	b.n	80090e8 <__libc_init_array+0xc>
 800910a:	f855 3b04 	ldr.w	r3, [r5], #4
 800910e:	4798      	blx	r3
 8009110:	3601      	adds	r6, #1
 8009112:	e7f2      	b.n	80090fa <__libc_init_array+0x1e>
 8009114:	08009f28 	.word	0x08009f28
 8009118:	08009f28 	.word	0x08009f28
 800911c:	08009f28 	.word	0x08009f28
 8009120:	08009f2c 	.word	0x08009f2c

08009124 <__retarget_lock_init_recursive>:
 8009124:	4770      	bx	lr

08009126 <__retarget_lock_acquire_recursive>:
 8009126:	4770      	bx	lr

08009128 <__retarget_lock_release_recursive>:
 8009128:	4770      	bx	lr
	...

0800912c <_free_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	4605      	mov	r5, r0
 8009130:	2900      	cmp	r1, #0
 8009132:	d041      	beq.n	80091b8 <_free_r+0x8c>
 8009134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009138:	1f0c      	subs	r4, r1, #4
 800913a:	2b00      	cmp	r3, #0
 800913c:	bfb8      	it	lt
 800913e:	18e4      	addlt	r4, r4, r3
 8009140:	f000 f8e0 	bl	8009304 <__malloc_lock>
 8009144:	4a1d      	ldr	r2, [pc, #116]	@ (80091bc <_free_r+0x90>)
 8009146:	6813      	ldr	r3, [r2, #0]
 8009148:	b933      	cbnz	r3, 8009158 <_free_r+0x2c>
 800914a:	6063      	str	r3, [r4, #4]
 800914c:	6014      	str	r4, [r2, #0]
 800914e:	4628      	mov	r0, r5
 8009150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009154:	f000 b8dc 	b.w	8009310 <__malloc_unlock>
 8009158:	42a3      	cmp	r3, r4
 800915a:	d908      	bls.n	800916e <_free_r+0x42>
 800915c:	6820      	ldr	r0, [r4, #0]
 800915e:	1821      	adds	r1, r4, r0
 8009160:	428b      	cmp	r3, r1
 8009162:	bf01      	itttt	eq
 8009164:	6819      	ldreq	r1, [r3, #0]
 8009166:	685b      	ldreq	r3, [r3, #4]
 8009168:	1809      	addeq	r1, r1, r0
 800916a:	6021      	streq	r1, [r4, #0]
 800916c:	e7ed      	b.n	800914a <_free_r+0x1e>
 800916e:	461a      	mov	r2, r3
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	b10b      	cbz	r3, 8009178 <_free_r+0x4c>
 8009174:	42a3      	cmp	r3, r4
 8009176:	d9fa      	bls.n	800916e <_free_r+0x42>
 8009178:	6811      	ldr	r1, [r2, #0]
 800917a:	1850      	adds	r0, r2, r1
 800917c:	42a0      	cmp	r0, r4
 800917e:	d10b      	bne.n	8009198 <_free_r+0x6c>
 8009180:	6820      	ldr	r0, [r4, #0]
 8009182:	4401      	add	r1, r0
 8009184:	1850      	adds	r0, r2, r1
 8009186:	4283      	cmp	r3, r0
 8009188:	6011      	str	r1, [r2, #0]
 800918a:	d1e0      	bne.n	800914e <_free_r+0x22>
 800918c:	6818      	ldr	r0, [r3, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	6053      	str	r3, [r2, #4]
 8009192:	4408      	add	r0, r1
 8009194:	6010      	str	r0, [r2, #0]
 8009196:	e7da      	b.n	800914e <_free_r+0x22>
 8009198:	d902      	bls.n	80091a0 <_free_r+0x74>
 800919a:	230c      	movs	r3, #12
 800919c:	602b      	str	r3, [r5, #0]
 800919e:	e7d6      	b.n	800914e <_free_r+0x22>
 80091a0:	6820      	ldr	r0, [r4, #0]
 80091a2:	1821      	adds	r1, r4, r0
 80091a4:	428b      	cmp	r3, r1
 80091a6:	bf04      	itt	eq
 80091a8:	6819      	ldreq	r1, [r3, #0]
 80091aa:	685b      	ldreq	r3, [r3, #4]
 80091ac:	6063      	str	r3, [r4, #4]
 80091ae:	bf04      	itt	eq
 80091b0:	1809      	addeq	r1, r1, r0
 80091b2:	6021      	streq	r1, [r4, #0]
 80091b4:	6054      	str	r4, [r2, #4]
 80091b6:	e7ca      	b.n	800914e <_free_r+0x22>
 80091b8:	bd38      	pop	{r3, r4, r5, pc}
 80091ba:	bf00      	nop
 80091bc:	2000090c 	.word	0x2000090c

080091c0 <sbrk_aligned>:
 80091c0:	b570      	push	{r4, r5, r6, lr}
 80091c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009200 <sbrk_aligned+0x40>)
 80091c4:	460c      	mov	r4, r1
 80091c6:	6831      	ldr	r1, [r6, #0]
 80091c8:	4605      	mov	r5, r0
 80091ca:	b911      	cbnz	r1, 80091d2 <sbrk_aligned+0x12>
 80091cc:	f000 fca4 	bl	8009b18 <_sbrk_r>
 80091d0:	6030      	str	r0, [r6, #0]
 80091d2:	4621      	mov	r1, r4
 80091d4:	4628      	mov	r0, r5
 80091d6:	f000 fc9f 	bl	8009b18 <_sbrk_r>
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	d103      	bne.n	80091e6 <sbrk_aligned+0x26>
 80091de:	f04f 34ff 	mov.w	r4, #4294967295
 80091e2:	4620      	mov	r0, r4
 80091e4:	bd70      	pop	{r4, r5, r6, pc}
 80091e6:	1cc4      	adds	r4, r0, #3
 80091e8:	f024 0403 	bic.w	r4, r4, #3
 80091ec:	42a0      	cmp	r0, r4
 80091ee:	d0f8      	beq.n	80091e2 <sbrk_aligned+0x22>
 80091f0:	1a21      	subs	r1, r4, r0
 80091f2:	4628      	mov	r0, r5
 80091f4:	f000 fc90 	bl	8009b18 <_sbrk_r>
 80091f8:	3001      	adds	r0, #1
 80091fa:	d1f2      	bne.n	80091e2 <sbrk_aligned+0x22>
 80091fc:	e7ef      	b.n	80091de <sbrk_aligned+0x1e>
 80091fe:	bf00      	nop
 8009200:	20000908 	.word	0x20000908

08009204 <_malloc_r>:
 8009204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009208:	1ccd      	adds	r5, r1, #3
 800920a:	f025 0503 	bic.w	r5, r5, #3
 800920e:	3508      	adds	r5, #8
 8009210:	2d0c      	cmp	r5, #12
 8009212:	bf38      	it	cc
 8009214:	250c      	movcc	r5, #12
 8009216:	2d00      	cmp	r5, #0
 8009218:	4606      	mov	r6, r0
 800921a:	db01      	blt.n	8009220 <_malloc_r+0x1c>
 800921c:	42a9      	cmp	r1, r5
 800921e:	d904      	bls.n	800922a <_malloc_r+0x26>
 8009220:	230c      	movs	r3, #12
 8009222:	6033      	str	r3, [r6, #0]
 8009224:	2000      	movs	r0, #0
 8009226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800922a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009300 <_malloc_r+0xfc>
 800922e:	f000 f869 	bl	8009304 <__malloc_lock>
 8009232:	f8d8 3000 	ldr.w	r3, [r8]
 8009236:	461c      	mov	r4, r3
 8009238:	bb44      	cbnz	r4, 800928c <_malloc_r+0x88>
 800923a:	4629      	mov	r1, r5
 800923c:	4630      	mov	r0, r6
 800923e:	f7ff ffbf 	bl	80091c0 <sbrk_aligned>
 8009242:	1c43      	adds	r3, r0, #1
 8009244:	4604      	mov	r4, r0
 8009246:	d158      	bne.n	80092fa <_malloc_r+0xf6>
 8009248:	f8d8 4000 	ldr.w	r4, [r8]
 800924c:	4627      	mov	r7, r4
 800924e:	2f00      	cmp	r7, #0
 8009250:	d143      	bne.n	80092da <_malloc_r+0xd6>
 8009252:	2c00      	cmp	r4, #0
 8009254:	d04b      	beq.n	80092ee <_malloc_r+0xea>
 8009256:	6823      	ldr	r3, [r4, #0]
 8009258:	4639      	mov	r1, r7
 800925a:	4630      	mov	r0, r6
 800925c:	eb04 0903 	add.w	r9, r4, r3
 8009260:	f000 fc5a 	bl	8009b18 <_sbrk_r>
 8009264:	4581      	cmp	r9, r0
 8009266:	d142      	bne.n	80092ee <_malloc_r+0xea>
 8009268:	6821      	ldr	r1, [r4, #0]
 800926a:	1a6d      	subs	r5, r5, r1
 800926c:	4629      	mov	r1, r5
 800926e:	4630      	mov	r0, r6
 8009270:	f7ff ffa6 	bl	80091c0 <sbrk_aligned>
 8009274:	3001      	adds	r0, #1
 8009276:	d03a      	beq.n	80092ee <_malloc_r+0xea>
 8009278:	6823      	ldr	r3, [r4, #0]
 800927a:	442b      	add	r3, r5
 800927c:	6023      	str	r3, [r4, #0]
 800927e:	f8d8 3000 	ldr.w	r3, [r8]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	bb62      	cbnz	r2, 80092e0 <_malloc_r+0xdc>
 8009286:	f8c8 7000 	str.w	r7, [r8]
 800928a:	e00f      	b.n	80092ac <_malloc_r+0xa8>
 800928c:	6822      	ldr	r2, [r4, #0]
 800928e:	1b52      	subs	r2, r2, r5
 8009290:	d420      	bmi.n	80092d4 <_malloc_r+0xd0>
 8009292:	2a0b      	cmp	r2, #11
 8009294:	d917      	bls.n	80092c6 <_malloc_r+0xc2>
 8009296:	1961      	adds	r1, r4, r5
 8009298:	42a3      	cmp	r3, r4
 800929a:	6025      	str	r5, [r4, #0]
 800929c:	bf18      	it	ne
 800929e:	6059      	strne	r1, [r3, #4]
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	bf08      	it	eq
 80092a4:	f8c8 1000 	streq.w	r1, [r8]
 80092a8:	5162      	str	r2, [r4, r5]
 80092aa:	604b      	str	r3, [r1, #4]
 80092ac:	4630      	mov	r0, r6
 80092ae:	f000 f82f 	bl	8009310 <__malloc_unlock>
 80092b2:	f104 000b 	add.w	r0, r4, #11
 80092b6:	1d23      	adds	r3, r4, #4
 80092b8:	f020 0007 	bic.w	r0, r0, #7
 80092bc:	1ac2      	subs	r2, r0, r3
 80092be:	bf1c      	itt	ne
 80092c0:	1a1b      	subne	r3, r3, r0
 80092c2:	50a3      	strne	r3, [r4, r2]
 80092c4:	e7af      	b.n	8009226 <_malloc_r+0x22>
 80092c6:	6862      	ldr	r2, [r4, #4]
 80092c8:	42a3      	cmp	r3, r4
 80092ca:	bf0c      	ite	eq
 80092cc:	f8c8 2000 	streq.w	r2, [r8]
 80092d0:	605a      	strne	r2, [r3, #4]
 80092d2:	e7eb      	b.n	80092ac <_malloc_r+0xa8>
 80092d4:	4623      	mov	r3, r4
 80092d6:	6864      	ldr	r4, [r4, #4]
 80092d8:	e7ae      	b.n	8009238 <_malloc_r+0x34>
 80092da:	463c      	mov	r4, r7
 80092dc:	687f      	ldr	r7, [r7, #4]
 80092de:	e7b6      	b.n	800924e <_malloc_r+0x4a>
 80092e0:	461a      	mov	r2, r3
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	42a3      	cmp	r3, r4
 80092e6:	d1fb      	bne.n	80092e0 <_malloc_r+0xdc>
 80092e8:	2300      	movs	r3, #0
 80092ea:	6053      	str	r3, [r2, #4]
 80092ec:	e7de      	b.n	80092ac <_malloc_r+0xa8>
 80092ee:	230c      	movs	r3, #12
 80092f0:	6033      	str	r3, [r6, #0]
 80092f2:	4630      	mov	r0, r6
 80092f4:	f000 f80c 	bl	8009310 <__malloc_unlock>
 80092f8:	e794      	b.n	8009224 <_malloc_r+0x20>
 80092fa:	6005      	str	r5, [r0, #0]
 80092fc:	e7d6      	b.n	80092ac <_malloc_r+0xa8>
 80092fe:	bf00      	nop
 8009300:	2000090c 	.word	0x2000090c

08009304 <__malloc_lock>:
 8009304:	4801      	ldr	r0, [pc, #4]	@ (800930c <__malloc_lock+0x8>)
 8009306:	f7ff bf0e 	b.w	8009126 <__retarget_lock_acquire_recursive>
 800930a:	bf00      	nop
 800930c:	20000904 	.word	0x20000904

08009310 <__malloc_unlock>:
 8009310:	4801      	ldr	r0, [pc, #4]	@ (8009318 <__malloc_unlock+0x8>)
 8009312:	f7ff bf09 	b.w	8009128 <__retarget_lock_release_recursive>
 8009316:	bf00      	nop
 8009318:	20000904 	.word	0x20000904

0800931c <__sfputc_r>:
 800931c:	6893      	ldr	r3, [r2, #8]
 800931e:	3b01      	subs	r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	b410      	push	{r4}
 8009324:	6093      	str	r3, [r2, #8]
 8009326:	da08      	bge.n	800933a <__sfputc_r+0x1e>
 8009328:	6994      	ldr	r4, [r2, #24]
 800932a:	42a3      	cmp	r3, r4
 800932c:	db01      	blt.n	8009332 <__sfputc_r+0x16>
 800932e:	290a      	cmp	r1, #10
 8009330:	d103      	bne.n	800933a <__sfputc_r+0x1e>
 8009332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009336:	f7ff bde8 	b.w	8008f0a <__swbuf_r>
 800933a:	6813      	ldr	r3, [r2, #0]
 800933c:	1c58      	adds	r0, r3, #1
 800933e:	6010      	str	r0, [r2, #0]
 8009340:	7019      	strb	r1, [r3, #0]
 8009342:	4608      	mov	r0, r1
 8009344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009348:	4770      	bx	lr

0800934a <__sfputs_r>:
 800934a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934c:	4606      	mov	r6, r0
 800934e:	460f      	mov	r7, r1
 8009350:	4614      	mov	r4, r2
 8009352:	18d5      	adds	r5, r2, r3
 8009354:	42ac      	cmp	r4, r5
 8009356:	d101      	bne.n	800935c <__sfputs_r+0x12>
 8009358:	2000      	movs	r0, #0
 800935a:	e007      	b.n	800936c <__sfputs_r+0x22>
 800935c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009360:	463a      	mov	r2, r7
 8009362:	4630      	mov	r0, r6
 8009364:	f7ff ffda 	bl	800931c <__sfputc_r>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d1f3      	bne.n	8009354 <__sfputs_r+0xa>
 800936c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009370 <_vfiprintf_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	460d      	mov	r5, r1
 8009376:	b09d      	sub	sp, #116	@ 0x74
 8009378:	4614      	mov	r4, r2
 800937a:	4698      	mov	r8, r3
 800937c:	4606      	mov	r6, r0
 800937e:	b118      	cbz	r0, 8009388 <_vfiprintf_r+0x18>
 8009380:	6a03      	ldr	r3, [r0, #32]
 8009382:	b90b      	cbnz	r3, 8009388 <_vfiprintf_r+0x18>
 8009384:	f7ff fcd8 	bl	8008d38 <__sinit>
 8009388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938a:	07d9      	lsls	r1, r3, #31
 800938c:	d405      	bmi.n	800939a <_vfiprintf_r+0x2a>
 800938e:	89ab      	ldrh	r3, [r5, #12]
 8009390:	059a      	lsls	r2, r3, #22
 8009392:	d402      	bmi.n	800939a <_vfiprintf_r+0x2a>
 8009394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009396:	f7ff fec6 	bl	8009126 <__retarget_lock_acquire_recursive>
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	071b      	lsls	r3, r3, #28
 800939e:	d501      	bpl.n	80093a4 <_vfiprintf_r+0x34>
 80093a0:	692b      	ldr	r3, [r5, #16]
 80093a2:	b99b      	cbnz	r3, 80093cc <_vfiprintf_r+0x5c>
 80093a4:	4629      	mov	r1, r5
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff fdee 	bl	8008f88 <__swsetup_r>
 80093ac:	b170      	cbz	r0, 80093cc <_vfiprintf_r+0x5c>
 80093ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093b0:	07dc      	lsls	r4, r3, #31
 80093b2:	d504      	bpl.n	80093be <_vfiprintf_r+0x4e>
 80093b4:	f04f 30ff 	mov.w	r0, #4294967295
 80093b8:	b01d      	add	sp, #116	@ 0x74
 80093ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	0598      	lsls	r0, r3, #22
 80093c2:	d4f7      	bmi.n	80093b4 <_vfiprintf_r+0x44>
 80093c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093c6:	f7ff feaf 	bl	8009128 <__retarget_lock_release_recursive>
 80093ca:	e7f3      	b.n	80093b4 <_vfiprintf_r+0x44>
 80093cc:	2300      	movs	r3, #0
 80093ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d0:	2320      	movs	r3, #32
 80093d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80093da:	2330      	movs	r3, #48	@ 0x30
 80093dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800958c <_vfiprintf_r+0x21c>
 80093e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093e4:	f04f 0901 	mov.w	r9, #1
 80093e8:	4623      	mov	r3, r4
 80093ea:	469a      	mov	sl, r3
 80093ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f0:	b10a      	cbz	r2, 80093f6 <_vfiprintf_r+0x86>
 80093f2:	2a25      	cmp	r2, #37	@ 0x25
 80093f4:	d1f9      	bne.n	80093ea <_vfiprintf_r+0x7a>
 80093f6:	ebba 0b04 	subs.w	fp, sl, r4
 80093fa:	d00b      	beq.n	8009414 <_vfiprintf_r+0xa4>
 80093fc:	465b      	mov	r3, fp
 80093fe:	4622      	mov	r2, r4
 8009400:	4629      	mov	r1, r5
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff ffa1 	bl	800934a <__sfputs_r>
 8009408:	3001      	adds	r0, #1
 800940a:	f000 80a7 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800940e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009410:	445a      	add	r2, fp
 8009412:	9209      	str	r2, [sp, #36]	@ 0x24
 8009414:	f89a 3000 	ldrb.w	r3, [sl]
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 809f 	beq.w	800955c <_vfiprintf_r+0x1ec>
 800941e:	2300      	movs	r3, #0
 8009420:	f04f 32ff 	mov.w	r2, #4294967295
 8009424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009428:	f10a 0a01 	add.w	sl, sl, #1
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	9307      	str	r3, [sp, #28]
 8009430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009434:	931a      	str	r3, [sp, #104]	@ 0x68
 8009436:	4654      	mov	r4, sl
 8009438:	2205      	movs	r2, #5
 800943a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943e:	4853      	ldr	r0, [pc, #332]	@ (800958c <_vfiprintf_r+0x21c>)
 8009440:	f7f6 fece 	bl	80001e0 <memchr>
 8009444:	9a04      	ldr	r2, [sp, #16]
 8009446:	b9d8      	cbnz	r0, 8009480 <_vfiprintf_r+0x110>
 8009448:	06d1      	lsls	r1, r2, #27
 800944a:	bf44      	itt	mi
 800944c:	2320      	movmi	r3, #32
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009452:	0713      	lsls	r3, r2, #28
 8009454:	bf44      	itt	mi
 8009456:	232b      	movmi	r3, #43	@ 0x2b
 8009458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800945c:	f89a 3000 	ldrb.w	r3, [sl]
 8009460:	2b2a      	cmp	r3, #42	@ 0x2a
 8009462:	d015      	beq.n	8009490 <_vfiprintf_r+0x120>
 8009464:	9a07      	ldr	r2, [sp, #28]
 8009466:	4654      	mov	r4, sl
 8009468:	2000      	movs	r0, #0
 800946a:	f04f 0c0a 	mov.w	ip, #10
 800946e:	4621      	mov	r1, r4
 8009470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009474:	3b30      	subs	r3, #48	@ 0x30
 8009476:	2b09      	cmp	r3, #9
 8009478:	d94b      	bls.n	8009512 <_vfiprintf_r+0x1a2>
 800947a:	b1b0      	cbz	r0, 80094aa <_vfiprintf_r+0x13a>
 800947c:	9207      	str	r2, [sp, #28]
 800947e:	e014      	b.n	80094aa <_vfiprintf_r+0x13a>
 8009480:	eba0 0308 	sub.w	r3, r0, r8
 8009484:	fa09 f303 	lsl.w	r3, r9, r3
 8009488:	4313      	orrs	r3, r2
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	46a2      	mov	sl, r4
 800948e:	e7d2      	b.n	8009436 <_vfiprintf_r+0xc6>
 8009490:	9b03      	ldr	r3, [sp, #12]
 8009492:	1d19      	adds	r1, r3, #4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	9103      	str	r1, [sp, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	bfbb      	ittet	lt
 800949c:	425b      	neglt	r3, r3
 800949e:	f042 0202 	orrlt.w	r2, r2, #2
 80094a2:	9307      	strge	r3, [sp, #28]
 80094a4:	9307      	strlt	r3, [sp, #28]
 80094a6:	bfb8      	it	lt
 80094a8:	9204      	strlt	r2, [sp, #16]
 80094aa:	7823      	ldrb	r3, [r4, #0]
 80094ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80094ae:	d10a      	bne.n	80094c6 <_vfiprintf_r+0x156>
 80094b0:	7863      	ldrb	r3, [r4, #1]
 80094b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b4:	d132      	bne.n	800951c <_vfiprintf_r+0x1ac>
 80094b6:	9b03      	ldr	r3, [sp, #12]
 80094b8:	1d1a      	adds	r2, r3, #4
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	9203      	str	r2, [sp, #12]
 80094be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094c2:	3402      	adds	r4, #2
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800959c <_vfiprintf_r+0x22c>
 80094ca:	7821      	ldrb	r1, [r4, #0]
 80094cc:	2203      	movs	r2, #3
 80094ce:	4650      	mov	r0, sl
 80094d0:	f7f6 fe86 	bl	80001e0 <memchr>
 80094d4:	b138      	cbz	r0, 80094e6 <_vfiprintf_r+0x176>
 80094d6:	9b04      	ldr	r3, [sp, #16]
 80094d8:	eba0 000a 	sub.w	r0, r0, sl
 80094dc:	2240      	movs	r2, #64	@ 0x40
 80094de:	4082      	lsls	r2, r0
 80094e0:	4313      	orrs	r3, r2
 80094e2:	3401      	adds	r4, #1
 80094e4:	9304      	str	r3, [sp, #16]
 80094e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ea:	4829      	ldr	r0, [pc, #164]	@ (8009590 <_vfiprintf_r+0x220>)
 80094ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094f0:	2206      	movs	r2, #6
 80094f2:	f7f6 fe75 	bl	80001e0 <memchr>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d03f      	beq.n	800957a <_vfiprintf_r+0x20a>
 80094fa:	4b26      	ldr	r3, [pc, #152]	@ (8009594 <_vfiprintf_r+0x224>)
 80094fc:	bb1b      	cbnz	r3, 8009546 <_vfiprintf_r+0x1d6>
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	3307      	adds	r3, #7
 8009502:	f023 0307 	bic.w	r3, r3, #7
 8009506:	3308      	adds	r3, #8
 8009508:	9303      	str	r3, [sp, #12]
 800950a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800950c:	443b      	add	r3, r7
 800950e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009510:	e76a      	b.n	80093e8 <_vfiprintf_r+0x78>
 8009512:	fb0c 3202 	mla	r2, ip, r2, r3
 8009516:	460c      	mov	r4, r1
 8009518:	2001      	movs	r0, #1
 800951a:	e7a8      	b.n	800946e <_vfiprintf_r+0xfe>
 800951c:	2300      	movs	r3, #0
 800951e:	3401      	adds	r4, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	4619      	mov	r1, r3
 8009524:	f04f 0c0a 	mov.w	ip, #10
 8009528:	4620      	mov	r0, r4
 800952a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800952e:	3a30      	subs	r2, #48	@ 0x30
 8009530:	2a09      	cmp	r2, #9
 8009532:	d903      	bls.n	800953c <_vfiprintf_r+0x1cc>
 8009534:	2b00      	cmp	r3, #0
 8009536:	d0c6      	beq.n	80094c6 <_vfiprintf_r+0x156>
 8009538:	9105      	str	r1, [sp, #20]
 800953a:	e7c4      	b.n	80094c6 <_vfiprintf_r+0x156>
 800953c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009540:	4604      	mov	r4, r0
 8009542:	2301      	movs	r3, #1
 8009544:	e7f0      	b.n	8009528 <_vfiprintf_r+0x1b8>
 8009546:	ab03      	add	r3, sp, #12
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	462a      	mov	r2, r5
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <_vfiprintf_r+0x228>)
 800954e:	a904      	add	r1, sp, #16
 8009550:	4630      	mov	r0, r6
 8009552:	f3af 8000 	nop.w
 8009556:	4607      	mov	r7, r0
 8009558:	1c78      	adds	r0, r7, #1
 800955a:	d1d6      	bne.n	800950a <_vfiprintf_r+0x19a>
 800955c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800955e:	07d9      	lsls	r1, r3, #31
 8009560:	d405      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	059a      	lsls	r2, r3, #22
 8009566:	d402      	bmi.n	800956e <_vfiprintf_r+0x1fe>
 8009568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800956a:	f7ff fddd 	bl	8009128 <__retarget_lock_release_recursive>
 800956e:	89ab      	ldrh	r3, [r5, #12]
 8009570:	065b      	lsls	r3, r3, #25
 8009572:	f53f af1f 	bmi.w	80093b4 <_vfiprintf_r+0x44>
 8009576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009578:	e71e      	b.n	80093b8 <_vfiprintf_r+0x48>
 800957a:	ab03      	add	r3, sp, #12
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	462a      	mov	r2, r5
 8009580:	4b05      	ldr	r3, [pc, #20]	@ (8009598 <_vfiprintf_r+0x228>)
 8009582:	a904      	add	r1, sp, #16
 8009584:	4630      	mov	r0, r6
 8009586:	f000 f879 	bl	800967c <_printf_i>
 800958a:	e7e4      	b.n	8009556 <_vfiprintf_r+0x1e6>
 800958c:	08009eec 	.word	0x08009eec
 8009590:	08009ef6 	.word	0x08009ef6
 8009594:	00000000 	.word	0x00000000
 8009598:	0800934b 	.word	0x0800934b
 800959c:	08009ef2 	.word	0x08009ef2

080095a0 <_printf_common>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	4616      	mov	r6, r2
 80095a6:	4698      	mov	r8, r3
 80095a8:	688a      	ldr	r2, [r1, #8]
 80095aa:	690b      	ldr	r3, [r1, #16]
 80095ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80095b0:	4293      	cmp	r3, r2
 80095b2:	bfb8      	it	lt
 80095b4:	4613      	movlt	r3, r2
 80095b6:	6033      	str	r3, [r6, #0]
 80095b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80095bc:	4607      	mov	r7, r0
 80095be:	460c      	mov	r4, r1
 80095c0:	b10a      	cbz	r2, 80095c6 <_printf_common+0x26>
 80095c2:	3301      	adds	r3, #1
 80095c4:	6033      	str	r3, [r6, #0]
 80095c6:	6823      	ldr	r3, [r4, #0]
 80095c8:	0699      	lsls	r1, r3, #26
 80095ca:	bf42      	ittt	mi
 80095cc:	6833      	ldrmi	r3, [r6, #0]
 80095ce:	3302      	addmi	r3, #2
 80095d0:	6033      	strmi	r3, [r6, #0]
 80095d2:	6825      	ldr	r5, [r4, #0]
 80095d4:	f015 0506 	ands.w	r5, r5, #6
 80095d8:	d106      	bne.n	80095e8 <_printf_common+0x48>
 80095da:	f104 0a19 	add.w	sl, r4, #25
 80095de:	68e3      	ldr	r3, [r4, #12]
 80095e0:	6832      	ldr	r2, [r6, #0]
 80095e2:	1a9b      	subs	r3, r3, r2
 80095e4:	42ab      	cmp	r3, r5
 80095e6:	dc26      	bgt.n	8009636 <_printf_common+0x96>
 80095e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095ec:	6822      	ldr	r2, [r4, #0]
 80095ee:	3b00      	subs	r3, #0
 80095f0:	bf18      	it	ne
 80095f2:	2301      	movne	r3, #1
 80095f4:	0692      	lsls	r2, r2, #26
 80095f6:	d42b      	bmi.n	8009650 <_printf_common+0xb0>
 80095f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095fc:	4641      	mov	r1, r8
 80095fe:	4638      	mov	r0, r7
 8009600:	47c8      	blx	r9
 8009602:	3001      	adds	r0, #1
 8009604:	d01e      	beq.n	8009644 <_printf_common+0xa4>
 8009606:	6823      	ldr	r3, [r4, #0]
 8009608:	6922      	ldr	r2, [r4, #16]
 800960a:	f003 0306 	and.w	r3, r3, #6
 800960e:	2b04      	cmp	r3, #4
 8009610:	bf02      	ittt	eq
 8009612:	68e5      	ldreq	r5, [r4, #12]
 8009614:	6833      	ldreq	r3, [r6, #0]
 8009616:	1aed      	subeq	r5, r5, r3
 8009618:	68a3      	ldr	r3, [r4, #8]
 800961a:	bf0c      	ite	eq
 800961c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009620:	2500      	movne	r5, #0
 8009622:	4293      	cmp	r3, r2
 8009624:	bfc4      	itt	gt
 8009626:	1a9b      	subgt	r3, r3, r2
 8009628:	18ed      	addgt	r5, r5, r3
 800962a:	2600      	movs	r6, #0
 800962c:	341a      	adds	r4, #26
 800962e:	42b5      	cmp	r5, r6
 8009630:	d11a      	bne.n	8009668 <_printf_common+0xc8>
 8009632:	2000      	movs	r0, #0
 8009634:	e008      	b.n	8009648 <_printf_common+0xa8>
 8009636:	2301      	movs	r3, #1
 8009638:	4652      	mov	r2, sl
 800963a:	4641      	mov	r1, r8
 800963c:	4638      	mov	r0, r7
 800963e:	47c8      	blx	r9
 8009640:	3001      	adds	r0, #1
 8009642:	d103      	bne.n	800964c <_printf_common+0xac>
 8009644:	f04f 30ff 	mov.w	r0, #4294967295
 8009648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964c:	3501      	adds	r5, #1
 800964e:	e7c6      	b.n	80095de <_printf_common+0x3e>
 8009650:	18e1      	adds	r1, r4, r3
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	2030      	movs	r0, #48	@ 0x30
 8009656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800965a:	4422      	add	r2, r4
 800965c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009660:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009664:	3302      	adds	r3, #2
 8009666:	e7c7      	b.n	80095f8 <_printf_common+0x58>
 8009668:	2301      	movs	r3, #1
 800966a:	4622      	mov	r2, r4
 800966c:	4641      	mov	r1, r8
 800966e:	4638      	mov	r0, r7
 8009670:	47c8      	blx	r9
 8009672:	3001      	adds	r0, #1
 8009674:	d0e6      	beq.n	8009644 <_printf_common+0xa4>
 8009676:	3601      	adds	r6, #1
 8009678:	e7d9      	b.n	800962e <_printf_common+0x8e>
	...

0800967c <_printf_i>:
 800967c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009680:	7e0f      	ldrb	r7, [r1, #24]
 8009682:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009684:	2f78      	cmp	r7, #120	@ 0x78
 8009686:	4691      	mov	r9, r2
 8009688:	4680      	mov	r8, r0
 800968a:	460c      	mov	r4, r1
 800968c:	469a      	mov	sl, r3
 800968e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009692:	d807      	bhi.n	80096a4 <_printf_i+0x28>
 8009694:	2f62      	cmp	r7, #98	@ 0x62
 8009696:	d80a      	bhi.n	80096ae <_printf_i+0x32>
 8009698:	2f00      	cmp	r7, #0
 800969a:	f000 80d1 	beq.w	8009840 <_printf_i+0x1c4>
 800969e:	2f58      	cmp	r7, #88	@ 0x58
 80096a0:	f000 80b8 	beq.w	8009814 <_printf_i+0x198>
 80096a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80096ac:	e03a      	b.n	8009724 <_printf_i+0xa8>
 80096ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80096b2:	2b15      	cmp	r3, #21
 80096b4:	d8f6      	bhi.n	80096a4 <_printf_i+0x28>
 80096b6:	a101      	add	r1, pc, #4	@ (adr r1, 80096bc <_printf_i+0x40>)
 80096b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096bc:	08009715 	.word	0x08009715
 80096c0:	08009729 	.word	0x08009729
 80096c4:	080096a5 	.word	0x080096a5
 80096c8:	080096a5 	.word	0x080096a5
 80096cc:	080096a5 	.word	0x080096a5
 80096d0:	080096a5 	.word	0x080096a5
 80096d4:	08009729 	.word	0x08009729
 80096d8:	080096a5 	.word	0x080096a5
 80096dc:	080096a5 	.word	0x080096a5
 80096e0:	080096a5 	.word	0x080096a5
 80096e4:	080096a5 	.word	0x080096a5
 80096e8:	08009827 	.word	0x08009827
 80096ec:	08009753 	.word	0x08009753
 80096f0:	080097e1 	.word	0x080097e1
 80096f4:	080096a5 	.word	0x080096a5
 80096f8:	080096a5 	.word	0x080096a5
 80096fc:	08009849 	.word	0x08009849
 8009700:	080096a5 	.word	0x080096a5
 8009704:	08009753 	.word	0x08009753
 8009708:	080096a5 	.word	0x080096a5
 800970c:	080096a5 	.word	0x080096a5
 8009710:	080097e9 	.word	0x080097e9
 8009714:	6833      	ldr	r3, [r6, #0]
 8009716:	1d1a      	adds	r2, r3, #4
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6032      	str	r2, [r6, #0]
 800971c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009724:	2301      	movs	r3, #1
 8009726:	e09c      	b.n	8009862 <_printf_i+0x1e6>
 8009728:	6833      	ldr	r3, [r6, #0]
 800972a:	6820      	ldr	r0, [r4, #0]
 800972c:	1d19      	adds	r1, r3, #4
 800972e:	6031      	str	r1, [r6, #0]
 8009730:	0606      	lsls	r6, r0, #24
 8009732:	d501      	bpl.n	8009738 <_printf_i+0xbc>
 8009734:	681d      	ldr	r5, [r3, #0]
 8009736:	e003      	b.n	8009740 <_printf_i+0xc4>
 8009738:	0645      	lsls	r5, r0, #25
 800973a:	d5fb      	bpl.n	8009734 <_printf_i+0xb8>
 800973c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009740:	2d00      	cmp	r5, #0
 8009742:	da03      	bge.n	800974c <_printf_i+0xd0>
 8009744:	232d      	movs	r3, #45	@ 0x2d
 8009746:	426d      	negs	r5, r5
 8009748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800974c:	4858      	ldr	r0, [pc, #352]	@ (80098b0 <_printf_i+0x234>)
 800974e:	230a      	movs	r3, #10
 8009750:	e011      	b.n	8009776 <_printf_i+0xfa>
 8009752:	6821      	ldr	r1, [r4, #0]
 8009754:	6833      	ldr	r3, [r6, #0]
 8009756:	0608      	lsls	r0, r1, #24
 8009758:	f853 5b04 	ldr.w	r5, [r3], #4
 800975c:	d402      	bmi.n	8009764 <_printf_i+0xe8>
 800975e:	0649      	lsls	r1, r1, #25
 8009760:	bf48      	it	mi
 8009762:	b2ad      	uxthmi	r5, r5
 8009764:	2f6f      	cmp	r7, #111	@ 0x6f
 8009766:	4852      	ldr	r0, [pc, #328]	@ (80098b0 <_printf_i+0x234>)
 8009768:	6033      	str	r3, [r6, #0]
 800976a:	bf14      	ite	ne
 800976c:	230a      	movne	r3, #10
 800976e:	2308      	moveq	r3, #8
 8009770:	2100      	movs	r1, #0
 8009772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009776:	6866      	ldr	r6, [r4, #4]
 8009778:	60a6      	str	r6, [r4, #8]
 800977a:	2e00      	cmp	r6, #0
 800977c:	db05      	blt.n	800978a <_printf_i+0x10e>
 800977e:	6821      	ldr	r1, [r4, #0]
 8009780:	432e      	orrs	r6, r5
 8009782:	f021 0104 	bic.w	r1, r1, #4
 8009786:	6021      	str	r1, [r4, #0]
 8009788:	d04b      	beq.n	8009822 <_printf_i+0x1a6>
 800978a:	4616      	mov	r6, r2
 800978c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009790:	fb03 5711 	mls	r7, r3, r1, r5
 8009794:	5dc7      	ldrb	r7, [r0, r7]
 8009796:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800979a:	462f      	mov	r7, r5
 800979c:	42bb      	cmp	r3, r7
 800979e:	460d      	mov	r5, r1
 80097a0:	d9f4      	bls.n	800978c <_printf_i+0x110>
 80097a2:	2b08      	cmp	r3, #8
 80097a4:	d10b      	bne.n	80097be <_printf_i+0x142>
 80097a6:	6823      	ldr	r3, [r4, #0]
 80097a8:	07df      	lsls	r7, r3, #31
 80097aa:	d508      	bpl.n	80097be <_printf_i+0x142>
 80097ac:	6923      	ldr	r3, [r4, #16]
 80097ae:	6861      	ldr	r1, [r4, #4]
 80097b0:	4299      	cmp	r1, r3
 80097b2:	bfde      	ittt	le
 80097b4:	2330      	movle	r3, #48	@ 0x30
 80097b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80097be:	1b92      	subs	r2, r2, r6
 80097c0:	6122      	str	r2, [r4, #16]
 80097c2:	f8cd a000 	str.w	sl, [sp]
 80097c6:	464b      	mov	r3, r9
 80097c8:	aa03      	add	r2, sp, #12
 80097ca:	4621      	mov	r1, r4
 80097cc:	4640      	mov	r0, r8
 80097ce:	f7ff fee7 	bl	80095a0 <_printf_common>
 80097d2:	3001      	adds	r0, #1
 80097d4:	d14a      	bne.n	800986c <_printf_i+0x1f0>
 80097d6:	f04f 30ff 	mov.w	r0, #4294967295
 80097da:	b004      	add	sp, #16
 80097dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	f043 0320 	orr.w	r3, r3, #32
 80097e6:	6023      	str	r3, [r4, #0]
 80097e8:	4832      	ldr	r0, [pc, #200]	@ (80098b4 <_printf_i+0x238>)
 80097ea:	2778      	movs	r7, #120	@ 0x78
 80097ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097f0:	6823      	ldr	r3, [r4, #0]
 80097f2:	6831      	ldr	r1, [r6, #0]
 80097f4:	061f      	lsls	r7, r3, #24
 80097f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80097fa:	d402      	bmi.n	8009802 <_printf_i+0x186>
 80097fc:	065f      	lsls	r7, r3, #25
 80097fe:	bf48      	it	mi
 8009800:	b2ad      	uxthmi	r5, r5
 8009802:	6031      	str	r1, [r6, #0]
 8009804:	07d9      	lsls	r1, r3, #31
 8009806:	bf44      	itt	mi
 8009808:	f043 0320 	orrmi.w	r3, r3, #32
 800980c:	6023      	strmi	r3, [r4, #0]
 800980e:	b11d      	cbz	r5, 8009818 <_printf_i+0x19c>
 8009810:	2310      	movs	r3, #16
 8009812:	e7ad      	b.n	8009770 <_printf_i+0xf4>
 8009814:	4826      	ldr	r0, [pc, #152]	@ (80098b0 <_printf_i+0x234>)
 8009816:	e7e9      	b.n	80097ec <_printf_i+0x170>
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	f023 0320 	bic.w	r3, r3, #32
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	e7f6      	b.n	8009810 <_printf_i+0x194>
 8009822:	4616      	mov	r6, r2
 8009824:	e7bd      	b.n	80097a2 <_printf_i+0x126>
 8009826:	6833      	ldr	r3, [r6, #0]
 8009828:	6825      	ldr	r5, [r4, #0]
 800982a:	6961      	ldr	r1, [r4, #20]
 800982c:	1d18      	adds	r0, r3, #4
 800982e:	6030      	str	r0, [r6, #0]
 8009830:	062e      	lsls	r6, r5, #24
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	d501      	bpl.n	800983a <_printf_i+0x1be>
 8009836:	6019      	str	r1, [r3, #0]
 8009838:	e002      	b.n	8009840 <_printf_i+0x1c4>
 800983a:	0668      	lsls	r0, r5, #25
 800983c:	d5fb      	bpl.n	8009836 <_printf_i+0x1ba>
 800983e:	8019      	strh	r1, [r3, #0]
 8009840:	2300      	movs	r3, #0
 8009842:	6123      	str	r3, [r4, #16]
 8009844:	4616      	mov	r6, r2
 8009846:	e7bc      	b.n	80097c2 <_printf_i+0x146>
 8009848:	6833      	ldr	r3, [r6, #0]
 800984a:	1d1a      	adds	r2, r3, #4
 800984c:	6032      	str	r2, [r6, #0]
 800984e:	681e      	ldr	r6, [r3, #0]
 8009850:	6862      	ldr	r2, [r4, #4]
 8009852:	2100      	movs	r1, #0
 8009854:	4630      	mov	r0, r6
 8009856:	f7f6 fcc3 	bl	80001e0 <memchr>
 800985a:	b108      	cbz	r0, 8009860 <_printf_i+0x1e4>
 800985c:	1b80      	subs	r0, r0, r6
 800985e:	6060      	str	r0, [r4, #4]
 8009860:	6863      	ldr	r3, [r4, #4]
 8009862:	6123      	str	r3, [r4, #16]
 8009864:	2300      	movs	r3, #0
 8009866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800986a:	e7aa      	b.n	80097c2 <_printf_i+0x146>
 800986c:	6923      	ldr	r3, [r4, #16]
 800986e:	4632      	mov	r2, r6
 8009870:	4649      	mov	r1, r9
 8009872:	4640      	mov	r0, r8
 8009874:	47d0      	blx	sl
 8009876:	3001      	adds	r0, #1
 8009878:	d0ad      	beq.n	80097d6 <_printf_i+0x15a>
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	079b      	lsls	r3, r3, #30
 800987e:	d413      	bmi.n	80098a8 <_printf_i+0x22c>
 8009880:	68e0      	ldr	r0, [r4, #12]
 8009882:	9b03      	ldr	r3, [sp, #12]
 8009884:	4298      	cmp	r0, r3
 8009886:	bfb8      	it	lt
 8009888:	4618      	movlt	r0, r3
 800988a:	e7a6      	b.n	80097da <_printf_i+0x15e>
 800988c:	2301      	movs	r3, #1
 800988e:	4632      	mov	r2, r6
 8009890:	4649      	mov	r1, r9
 8009892:	4640      	mov	r0, r8
 8009894:	47d0      	blx	sl
 8009896:	3001      	adds	r0, #1
 8009898:	d09d      	beq.n	80097d6 <_printf_i+0x15a>
 800989a:	3501      	adds	r5, #1
 800989c:	68e3      	ldr	r3, [r4, #12]
 800989e:	9903      	ldr	r1, [sp, #12]
 80098a0:	1a5b      	subs	r3, r3, r1
 80098a2:	42ab      	cmp	r3, r5
 80098a4:	dcf2      	bgt.n	800988c <_printf_i+0x210>
 80098a6:	e7eb      	b.n	8009880 <_printf_i+0x204>
 80098a8:	2500      	movs	r5, #0
 80098aa:	f104 0619 	add.w	r6, r4, #25
 80098ae:	e7f5      	b.n	800989c <_printf_i+0x220>
 80098b0:	08009efd 	.word	0x08009efd
 80098b4:	08009f0e 	.word	0x08009f0e

080098b8 <__sflush_r>:
 80098b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	0716      	lsls	r6, r2, #28
 80098c2:	4605      	mov	r5, r0
 80098c4:	460c      	mov	r4, r1
 80098c6:	d454      	bmi.n	8009972 <__sflush_r+0xba>
 80098c8:	684b      	ldr	r3, [r1, #4]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dc02      	bgt.n	80098d4 <__sflush_r+0x1c>
 80098ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	dd48      	ble.n	8009966 <__sflush_r+0xae>
 80098d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098d6:	2e00      	cmp	r6, #0
 80098d8:	d045      	beq.n	8009966 <__sflush_r+0xae>
 80098da:	2300      	movs	r3, #0
 80098dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098e0:	682f      	ldr	r7, [r5, #0]
 80098e2:	6a21      	ldr	r1, [r4, #32]
 80098e4:	602b      	str	r3, [r5, #0]
 80098e6:	d030      	beq.n	800994a <__sflush_r+0x92>
 80098e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	0759      	lsls	r1, r3, #29
 80098ee:	d505      	bpl.n	80098fc <__sflush_r+0x44>
 80098f0:	6863      	ldr	r3, [r4, #4]
 80098f2:	1ad2      	subs	r2, r2, r3
 80098f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098f6:	b10b      	cbz	r3, 80098fc <__sflush_r+0x44>
 80098f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009900:	6a21      	ldr	r1, [r4, #32]
 8009902:	4628      	mov	r0, r5
 8009904:	47b0      	blx	r6
 8009906:	1c43      	adds	r3, r0, #1
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	d106      	bne.n	800991a <__sflush_r+0x62>
 800990c:	6829      	ldr	r1, [r5, #0]
 800990e:	291d      	cmp	r1, #29
 8009910:	d82b      	bhi.n	800996a <__sflush_r+0xb2>
 8009912:	4a2a      	ldr	r2, [pc, #168]	@ (80099bc <__sflush_r+0x104>)
 8009914:	40ca      	lsrs	r2, r1
 8009916:	07d6      	lsls	r6, r2, #31
 8009918:	d527      	bpl.n	800996a <__sflush_r+0xb2>
 800991a:	2200      	movs	r2, #0
 800991c:	6062      	str	r2, [r4, #4]
 800991e:	04d9      	lsls	r1, r3, #19
 8009920:	6922      	ldr	r2, [r4, #16]
 8009922:	6022      	str	r2, [r4, #0]
 8009924:	d504      	bpl.n	8009930 <__sflush_r+0x78>
 8009926:	1c42      	adds	r2, r0, #1
 8009928:	d101      	bne.n	800992e <__sflush_r+0x76>
 800992a:	682b      	ldr	r3, [r5, #0]
 800992c:	b903      	cbnz	r3, 8009930 <__sflush_r+0x78>
 800992e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009932:	602f      	str	r7, [r5, #0]
 8009934:	b1b9      	cbz	r1, 8009966 <__sflush_r+0xae>
 8009936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800993a:	4299      	cmp	r1, r3
 800993c:	d002      	beq.n	8009944 <__sflush_r+0x8c>
 800993e:	4628      	mov	r0, r5
 8009940:	f7ff fbf4 	bl	800912c <_free_r>
 8009944:	2300      	movs	r3, #0
 8009946:	6363      	str	r3, [r4, #52]	@ 0x34
 8009948:	e00d      	b.n	8009966 <__sflush_r+0xae>
 800994a:	2301      	movs	r3, #1
 800994c:	4628      	mov	r0, r5
 800994e:	47b0      	blx	r6
 8009950:	4602      	mov	r2, r0
 8009952:	1c50      	adds	r0, r2, #1
 8009954:	d1c9      	bne.n	80098ea <__sflush_r+0x32>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0c6      	beq.n	80098ea <__sflush_r+0x32>
 800995c:	2b1d      	cmp	r3, #29
 800995e:	d001      	beq.n	8009964 <__sflush_r+0xac>
 8009960:	2b16      	cmp	r3, #22
 8009962:	d11e      	bne.n	80099a2 <__sflush_r+0xea>
 8009964:	602f      	str	r7, [r5, #0]
 8009966:	2000      	movs	r0, #0
 8009968:	e022      	b.n	80099b0 <__sflush_r+0xf8>
 800996a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996e:	b21b      	sxth	r3, r3
 8009970:	e01b      	b.n	80099aa <__sflush_r+0xf2>
 8009972:	690f      	ldr	r7, [r1, #16]
 8009974:	2f00      	cmp	r7, #0
 8009976:	d0f6      	beq.n	8009966 <__sflush_r+0xae>
 8009978:	0793      	lsls	r3, r2, #30
 800997a:	680e      	ldr	r6, [r1, #0]
 800997c:	bf08      	it	eq
 800997e:	694b      	ldreq	r3, [r1, #20]
 8009980:	600f      	str	r7, [r1, #0]
 8009982:	bf18      	it	ne
 8009984:	2300      	movne	r3, #0
 8009986:	eba6 0807 	sub.w	r8, r6, r7
 800998a:	608b      	str	r3, [r1, #8]
 800998c:	f1b8 0f00 	cmp.w	r8, #0
 8009990:	dde9      	ble.n	8009966 <__sflush_r+0xae>
 8009992:	6a21      	ldr	r1, [r4, #32]
 8009994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009996:	4643      	mov	r3, r8
 8009998:	463a      	mov	r2, r7
 800999a:	4628      	mov	r0, r5
 800999c:	47b0      	blx	r6
 800999e:	2800      	cmp	r0, #0
 80099a0:	dc08      	bgt.n	80099b4 <__sflush_r+0xfc>
 80099a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	f04f 30ff 	mov.w	r0, #4294967295
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b4:	4407      	add	r7, r0
 80099b6:	eba8 0800 	sub.w	r8, r8, r0
 80099ba:	e7e7      	b.n	800998c <__sflush_r+0xd4>
 80099bc:	20400001 	.word	0x20400001

080099c0 <_fflush_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	690b      	ldr	r3, [r1, #16]
 80099c4:	4605      	mov	r5, r0
 80099c6:	460c      	mov	r4, r1
 80099c8:	b913      	cbnz	r3, 80099d0 <_fflush_r+0x10>
 80099ca:	2500      	movs	r5, #0
 80099cc:	4628      	mov	r0, r5
 80099ce:	bd38      	pop	{r3, r4, r5, pc}
 80099d0:	b118      	cbz	r0, 80099da <_fflush_r+0x1a>
 80099d2:	6a03      	ldr	r3, [r0, #32]
 80099d4:	b90b      	cbnz	r3, 80099da <_fflush_r+0x1a>
 80099d6:	f7ff f9af 	bl	8008d38 <__sinit>
 80099da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0f3      	beq.n	80099ca <_fflush_r+0xa>
 80099e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099e4:	07d0      	lsls	r0, r2, #31
 80099e6:	d404      	bmi.n	80099f2 <_fflush_r+0x32>
 80099e8:	0599      	lsls	r1, r3, #22
 80099ea:	d402      	bmi.n	80099f2 <_fflush_r+0x32>
 80099ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ee:	f7ff fb9a 	bl	8009126 <__retarget_lock_acquire_recursive>
 80099f2:	4628      	mov	r0, r5
 80099f4:	4621      	mov	r1, r4
 80099f6:	f7ff ff5f 	bl	80098b8 <__sflush_r>
 80099fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	4605      	mov	r5, r0
 8009a00:	d4e4      	bmi.n	80099cc <_fflush_r+0xc>
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	059b      	lsls	r3, r3, #22
 8009a06:	d4e1      	bmi.n	80099cc <_fflush_r+0xc>
 8009a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a0a:	f7ff fb8d 	bl	8009128 <__retarget_lock_release_recursive>
 8009a0e:	e7dd      	b.n	80099cc <_fflush_r+0xc>

08009a10 <__swhatbuf_r>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	460c      	mov	r4, r1
 8009a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	b096      	sub	sp, #88	@ 0x58
 8009a1c:	4615      	mov	r5, r2
 8009a1e:	461e      	mov	r6, r3
 8009a20:	da0d      	bge.n	8009a3e <__swhatbuf_r+0x2e>
 8009a22:	89a3      	ldrh	r3, [r4, #12]
 8009a24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a28:	f04f 0100 	mov.w	r1, #0
 8009a2c:	bf14      	ite	ne
 8009a2e:	2340      	movne	r3, #64	@ 0x40
 8009a30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a34:	2000      	movs	r0, #0
 8009a36:	6031      	str	r1, [r6, #0]
 8009a38:	602b      	str	r3, [r5, #0]
 8009a3a:	b016      	add	sp, #88	@ 0x58
 8009a3c:	bd70      	pop	{r4, r5, r6, pc}
 8009a3e:	466a      	mov	r2, sp
 8009a40:	f000 f848 	bl	8009ad4 <_fstat_r>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	dbec      	blt.n	8009a22 <__swhatbuf_r+0x12>
 8009a48:	9901      	ldr	r1, [sp, #4]
 8009a4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a52:	4259      	negs	r1, r3
 8009a54:	4159      	adcs	r1, r3
 8009a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a5a:	e7eb      	b.n	8009a34 <__swhatbuf_r+0x24>

08009a5c <__smakebuf_r>:
 8009a5c:	898b      	ldrh	r3, [r1, #12]
 8009a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a60:	079d      	lsls	r5, r3, #30
 8009a62:	4606      	mov	r6, r0
 8009a64:	460c      	mov	r4, r1
 8009a66:	d507      	bpl.n	8009a78 <__smakebuf_r+0x1c>
 8009a68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	6123      	str	r3, [r4, #16]
 8009a70:	2301      	movs	r3, #1
 8009a72:	6163      	str	r3, [r4, #20]
 8009a74:	b003      	add	sp, #12
 8009a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a78:	ab01      	add	r3, sp, #4
 8009a7a:	466a      	mov	r2, sp
 8009a7c:	f7ff ffc8 	bl	8009a10 <__swhatbuf_r>
 8009a80:	9f00      	ldr	r7, [sp, #0]
 8009a82:	4605      	mov	r5, r0
 8009a84:	4639      	mov	r1, r7
 8009a86:	4630      	mov	r0, r6
 8009a88:	f7ff fbbc 	bl	8009204 <_malloc_r>
 8009a8c:	b948      	cbnz	r0, 8009aa2 <__smakebuf_r+0x46>
 8009a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a92:	059a      	lsls	r2, r3, #22
 8009a94:	d4ee      	bmi.n	8009a74 <__smakebuf_r+0x18>
 8009a96:	f023 0303 	bic.w	r3, r3, #3
 8009a9a:	f043 0302 	orr.w	r3, r3, #2
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	e7e2      	b.n	8009a68 <__smakebuf_r+0xc>
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	6020      	str	r0, [r4, #0]
 8009aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aaa:	81a3      	strh	r3, [r4, #12]
 8009aac:	9b01      	ldr	r3, [sp, #4]
 8009aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ab2:	b15b      	cbz	r3, 8009acc <__smakebuf_r+0x70>
 8009ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 f81d 	bl	8009af8 <_isatty_r>
 8009abe:	b128      	cbz	r0, 8009acc <__smakebuf_r+0x70>
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	f023 0303 	bic.w	r3, r3, #3
 8009ac6:	f043 0301 	orr.w	r3, r3, #1
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	431d      	orrs	r5, r3
 8009ad0:	81a5      	strh	r5, [r4, #12]
 8009ad2:	e7cf      	b.n	8009a74 <__smakebuf_r+0x18>

08009ad4 <_fstat_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4d07      	ldr	r5, [pc, #28]	@ (8009af4 <_fstat_r+0x20>)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	4604      	mov	r4, r0
 8009adc:	4608      	mov	r0, r1
 8009ade:	4611      	mov	r1, r2
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	f7f7 faaa 	bl	800103a <_fstat>
 8009ae6:	1c43      	adds	r3, r0, #1
 8009ae8:	d102      	bne.n	8009af0 <_fstat_r+0x1c>
 8009aea:	682b      	ldr	r3, [r5, #0]
 8009aec:	b103      	cbz	r3, 8009af0 <_fstat_r+0x1c>
 8009aee:	6023      	str	r3, [r4, #0]
 8009af0:	bd38      	pop	{r3, r4, r5, pc}
 8009af2:	bf00      	nop
 8009af4:	20000900 	.word	0x20000900

08009af8 <_isatty_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4d06      	ldr	r5, [pc, #24]	@ (8009b14 <_isatty_r+0x1c>)
 8009afc:	2300      	movs	r3, #0
 8009afe:	4604      	mov	r4, r0
 8009b00:	4608      	mov	r0, r1
 8009b02:	602b      	str	r3, [r5, #0]
 8009b04:	f7f7 faa9 	bl	800105a <_isatty>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_isatty_r+0x1a>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_isatty_r+0x1a>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000900 	.word	0x20000900

08009b18 <_sbrk_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	4d06      	ldr	r5, [pc, #24]	@ (8009b34 <_sbrk_r+0x1c>)
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	4604      	mov	r4, r0
 8009b20:	4608      	mov	r0, r1
 8009b22:	602b      	str	r3, [r5, #0]
 8009b24:	f7f7 fab2 	bl	800108c <_sbrk>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_sbrk_r+0x1a>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_sbrk_r+0x1a>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	20000900 	.word	0x20000900

08009b38 <_init>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	bf00      	nop
 8009b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b3e:	bc08      	pop	{r3}
 8009b40:	469e      	mov	lr, r3
 8009b42:	4770      	bx	lr

08009b44 <_fini>:
 8009b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b46:	bf00      	nop
 8009b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b4a:	bc08      	pop	{r3}
 8009b4c:	469e      	mov	lr, r3
 8009b4e:	4770      	bx	lr
