#ifndef _DT_BINDINGS_BOARD_AM335X_BONE_PINS_H
#define _DT_BINDINGS_BOARD_AM335X_BONE_PINS_H

#define GPMC_ADVN_ALE(mode) AM33XX_IOPAD(0x0890, mode)     /* R7: gpmc_advn_ale */
#define GPMC_OEN_REN(mode) AM33XX_IOPAD(0x0894, mode)      /* T7: gpmc_oen_ren */
#define GPMC_BEN0_CLE(mode) AM33XX_IOPAD(0x089c, mode)     /* T6: gpmc_be0n_cle */
#define GPMC_WEN(mode) AM33XX_IOPAD(0x0898, mode)          /* U6: gpmc_wen */
#define GPMC_AD13(mode) AM33XX_IOPAD(0x0834, mode)         /* R12: gpmc_ad13 */
#define GPMC_AD12(mode) AM33XX_IOPAD(0x0830, mode)         /* T12: gpmc_ad12 */
#define GPMC_AD9(mode) AM33XX_IOPAD(0x0824, mode)          /* T10: gpmc_ad9 */
#define GPMC_AD10(mode) AM33XX_IOPAD(0x0828, mode)         /* T11: gpmc_ad10 */
#define GPMC_AD15(mode) AM33XX_IOPAD(0x083c, mode)         /* U13: gpmc_ad15 */
#define GPMC_AD14(mode) AM33XX_IOPAD(0x0838, mode)         /* V13: gpmc_ad14 */
#define GPMC_AD11(mode) AM33XX_IOPAD(0x082c, mode)         /* U12: gpmc_ad11 */
#define GPMC_CLK(mode) AM33XX_IOPAD(0x088c, mode)          /* V12: gpmc_clk */
#define GPMC_AD8(mode) AM33XX_IOPAD(0x0820, mode)          /* U10: gpmc_ad8 */
#define GPMC_WAIT0(mode) AM33XX_IOPAD(0x0870, mode)        /* T17: gpmc_wait0 */
#define GPMC_BEN1(mode) AM33XX_IOPAD(0x0878, mode)         /* U18: gpmc_be1n */
#define GPMC_WPN(mode) AM33XX_IOPAD(0x0874, mode)          /* U17: gpmc_wpn */
#define GPMC_A2(mode) AM33XX_IOPAD(0x0848, mode)           /* U14: gpmc_a2 */
#define GPMC_A0(mode) AM33XX_IOPAD(0x0840, mode)           /* R13: gpmc_a0 */
#define GPMC_A3(mode) AM33XX_IOPAD(0x084c, mode)           /* T14: gpmc_a3 */
#define GPMC_A1(mode) AM33XX_IOPAD(0x0844, mode)           /* V14: gpmc_a1 */
#define GPMC_A11(mode) AM33XX_IOPAD(0x086c, mode)          /* V17: gpmc_a11 */
#define GPMC_A10(mode) AM33XX_IOPAD(0x0868, mode)          /* T16: gpmc_a10 */
#define GPMC_A9(mode) AM33XX_IOPAD(0x0864, mode)           /* U16: gpmc_a9 */
#define GPMC_A4(mode) AM33XX_IOPAD(0x0850, mode)           /* R14: gpmc_a4 */
#define LCD_VSYNC(mode) AM33XX_IOPAD(0x08e0, mode)         /* U5: lcd_vsync */
#define LCD_PLCK(mode) AM33XX_IOPAD(0x08e8, mode)          /* V5: lcd_pclk */
#define LCD_HSYNC(mode) AM33XX_IOPAD(0x08e4, mode)         /* R5: lcd_hsync */
#define LCD_AC_BIAS_EN(mode) AM33XX_IOPAD(0x08ec, mode)    /* R6: lcd_ac_bias_en */
#define LCD_DATA14(mode) AM33XX_IOPAD(0x08d8, mode)        /* V4: lcd_data14 */
#define LCD_DATA15(mode) AM33XX_IOPAD(0x08dc, mode)        /* T5: lcd_data15 */
#define LCD_DATA13(mode) AM33XX_IOPAD(0x08d4, mode)        /* V3: lcd_data13 */
#define LCD_DATA11(mode) AM33XX_IOPAD(0x08cc, mode)        /* U4: lcd_data11 */
#define LCD_DATA12(mode) AM33XX_IOPAD(0x08d0, mode)        /* V2: lcd_data12 */
#define LCD_DATA10(mode) AM33XX_IOPAD(0x08c8, mode)        /* U3: lcd_data10 */
#define LCD_DATA8(mode) AM33XX_IOPAD(0x08c0, mode)         /* U1: lcd_data8 */
#define LCD_DATA9(mode) AM33XX_IOPAD(0x08c4, mode)         /* U2: lcd_data9 */
#define LCD_DATA6(mode) AM33XX_IOPAD(0x08b8, mode)         /* T3: lcd_data6 */
#define LCD_DATA7(mode) AM33XX_IOPAD(0x08bc, mode)         /* T4: lcd_data7 */
#define LCD_DATA4(mode) AM33XX_IOPAD(0x08b0, mode)         /* T1: lcd_data4 */
#define LCD_DATA5(mode) AM33XX_IOPAD(0x08b4, mode)         /* T2: lcd_data5 */
#define LCD_DATA2(mode) AM33XX_IOPAD(0x08a8, mode)         /* R3: lcd_data2 */
#define LCD_DATA3(mode) AM33XX_IOPAD(0x08ac, mode)         /* R4: lcd_data3 */
#define LCD_DATA0(mode) AM33XX_IOPAD(0x08a0, mode)         /* R1: lcd_data0 */
#define LCD_DATA1(mode) AM33XX_IOPAD(0x08a4, mode)         /* R2: lcd_data1 */
#define SPI0_CS0(mode) AM33XX_IOPAD(0x095c, mode)          /* A16: spi0_cs0 */
#define SPI0_D1(mode) AM33XX_IOPAD(0x0958, mode)           /* B16: spi0_d1 */
#define UART1_RTSN(mode) AM33XX_IOPAD(0x097c, mode)        /* D17: uart1_rtsn */
#define UART1_CTSN(mode) AM33XX_IOPAD(0x0978, mode)        /* D18: uart1_ctsn */
#define SPI0_D0(mode) AM33XX_IOPAD(0x0954, mode)           /* B17: spi0_d0 */
#define SPI0_SCLK(mode) AM33XX_IOPAD(0x0950, mode)         /* A17: spi0_sclk */
#define UART1_TXD(mode) AM33XX_IOPAD(0x0984, mode)         /* D15: uart1_txd */
#define MCASP0_AHCLKX(mode) AM33XX_IOPAD(0x09ac, mode)     /* A14: mcasp0_ahclkx */
#define UART1_RXD(mode) AM33XX_IOPAD(0x0980, mode)         /* D16: uart1_rxd */
#define MCASP0_FSR(mode) AM33XX_IOPAD(0x09a4, mode)        /* C13: mcasp0_fsr */
#define MCASP0_AHCLKR(mode) AM33XX_IOPAD(0x099c, mode)     /* C12: mcasp0_ahclkr */
#define MCASP0_FSX(mode) AM33XX_IOPAD(0x0994, mode)        /* B13: mcasp0_fsx */
#define MCASP0_AXR0(mode) AM33XX_IOPAD(0x0998, mode)       /* D12: mcasp0_axr0 */
#define MCASP0_ACLKX(mode) AM33XX_IOPAD(0x0990, mode)      /* A13: mcasp0_aclkx */
#define XDMA_EVENT_INTR1(mode) AM33XX_IOPAD(0x09b4, mode)  /* D14: xdma_event_intr1 */
#define MCASP0_AXR1(mode) AM33XX_IOPAD(0x09a8, mode)       /* D13: mcasp0_axr1 */
#define ECAP0_IN_PWM0_OUT(mode) AM33XX_IOPAD(0x0964, mode) /* C18: P0_in_PWM0_out */
#define MCASP0_ACLKR(mode) AM33XX_IOPAD(0x09a0, mode)      /* B12: mcasp0_aclkr */
#define UART0_TXD(mode) AM33XX_IOPAD(0x0974, mode)         /* E16: uart0_txd */
#define UART0_RXD(mode) AM33XX_IOPAD(0x0970, mode)         /* E15: uart0_rxd */
#define GPMC_CSN3(mode) AM33XX_IOPAD(0x0888, mode)         /* T13: gpmc_csn3 */
#define UART0_RTSN(mode) AM33XX_IOPAD(0x096c, mode)        /* E17: uart0_rtsn */
#define UART0_CTSN(mode) AM33XX_IOPAD(0x0968, mode)        /* E18: uart0_ctsn */
#define XDMA_EVENT_INTR0(mode) AM33XX_IOPAD(0x09b0, mode)  /* A15: xdma_event_intr0 */

#endif
