{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749150926342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749150926344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 13:15:26 2025 " "Processing started: Thu Jun 05 13:15:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749150926344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749150926344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749150926344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749150926958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749150926958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "ALU/Subtractor.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "ALU/Multiplier.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "ALU/Adder.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/gpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/gpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "hardware/GPR.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.sv(31) " "Verilog HDL Module Instantiation warning at CPU.sv(31): ignored dangling comma in List of Port Connections" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1749150937784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "testbenches/RAM_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RAM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 RegisterFile.sv(9) " "Verilog HDL Declaration information at RegisterFile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1749150937801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 RegisterFile.sv(11) " "Verilog HDL Declaration information at RegisterFile.sv(11): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1749150937801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "testbenches/RegisterFile_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RegisterFile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "testbenches/ControlUnit_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749150937809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749150937809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749150937844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749150937957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 13:15:37 2025 " "Processing ended: Thu Jun 05 13:15:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749150937957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749150937957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749150937957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749150937957 ""}
