

================================================================
== Vivado HLS Report for 'enqueue_dequeue_fram'
================================================================
* Date:           Fri Oct 30 21:10:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.486 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 4 6 8 
2 --> 3 10 
3 --> 2 
4 --> 5 10 
5 --> 4 
6 --> 7 10 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)" [fyp/edca.c:45]   --->   Operation 11 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.93ns)   --->   "%icmp_ln52 = icmp eq i2 %ac_read, 0" [fyp/edca.c:52]   --->   Operation 12 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %1, label %4" [fyp/edca.c:52]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%icmp_ln65 = icmp eq i2 %ac_read, 1" [fyp/edca.c:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %5, label %8" [fyp/edca.c:65]   --->   Operation 15 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%icmp_ln78 = icmp eq i2 %ac_read, -2" [fyp/edca.c:78]   --->   Operation 16 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %9, label %12" [fyp/edca.c:78]   --->   Operation 17 'br' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%icmp_ln92 = icmp ne i2 %ac_read, -1" [fyp/edca.c:92]   --->   Operation 18 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:92]   --->   Operation 19 'load' 'available_spaces_vo_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.18ns)   --->   "%icmp_ln92_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:92]   --->   Operation 20 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln92 = or i1 %icmp_ln92, %icmp_ln92_1" [fyp/edca.c:92]   --->   Operation 21 'or' 'or_ln92' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:96]   --->   Operation 22 'load' 'write_pointer_vo_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "br i1 %or_ln92, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:91]   --->   Operation 23 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 1.66>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:96]   --->   Operation 24 'zext' 'zext_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.37ns)   --->   "%mul_ln96 = mul i9 %zext_ln96, 100" [fyp/edca.c:96]   --->   Operation 25 'mul' 'mul_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:95]   --->   Operation 26 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 1.66>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:79]   --->   Operation 27 'load' 'available_spaces_vi_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%icmp_ln79 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:79]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:83]   --->   Operation 29 'load' 'write_pointer_vi_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br i1 %icmp_ln79, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:79]   --->   Operation 30 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.66>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:83]   --->   Operation 31 'zext' 'zext_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i9 %zext_ln83, 100" [fyp/edca.c:83]   --->   Operation 32 'mul' 'mul_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:82]   --->   Operation 33 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 1.66>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:66]   --->   Operation 34 'load' 'available_spaces_be_s' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%icmp_ln66 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:66]   --->   Operation 35 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:70]   --->   Operation 36 'load' 'write_pointer_be_loa' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.66ns)   --->   "br i1 %icmp_ln66, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:66]   --->   Operation 37 'br' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.66>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:70]   --->   Operation 38 'zext' 'zext_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (4.37ns)   --->   "%mul_ln70 = mul i9 %zext_ln70, 100" [fyp/edca.c:70]   --->   Operation 39 'mul' 'mul_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:69]   --->   Operation 40 'br' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 1.66>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:53]   --->   Operation 41 'load' 'available_spaces_bk_s' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.18ns)   --->   "%icmp_ln53 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:53]   --->   Operation 42 'icmp' 'icmp_ln53' <Predicate = (icmp_ln52)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:57]   --->   Operation 43 'load' 'write_pointer_bk_loa' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "br i1 %icmp_ln53, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:53]   --->   Operation 44 'br' <Predicate = (icmp_ln52)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:57]   --->   Operation 45 'zext' 'zext_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (4.37ns)   --->   "%mul_ln57 = mul i9 %zext_ln57, 100" [fyp/edca.c:57]   --->   Operation 46 'mul' 'mul_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:56]   --->   Operation 47 'br' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo, %13 ], [ 0, %.preheader7.preheader ]"   --->   Operation 48 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i7 %vo_0 to i9" [fyp/edca.c:95]   --->   Operation 49 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.46ns)   --->   "%icmp_ln95 = icmp eq i7 %vo_0, -28" [fyp/edca.c:95]   --->   Operation 50 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 51 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.03ns)   --->   "%vo = add i7 %vo_0, 1" [fyp/edca.c:95]   --->   Operation 52 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %14, label %13" [fyp/edca.c:95]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i7 %vo_0 to i64" [fyp/edca.c:96]   --->   Operation 54 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln96_1" [fyp/edca.c:96]   --->   Operation 55 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 56 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln95)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 57 [1/1] (2.11ns)   --->   "%add_ln96 = add i9 %mul_ln96, %zext_ln95" [fyp/edca.c:96]   --->   Operation 57 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%add_ln101 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:101]   --->   Operation 58 'add' 'add_ln101' <Predicate = (icmp_ln95)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i2 %add_ln101, i2* @write_pointer_vo, align 1" [fyp/edca.c:101]   --->   Operation 59 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.68ns)   --->   "%add_ln102 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:102]   --->   Operation 60 'add' 'add_ln102' <Predicate = (icmp_ln95)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i3 %add_ln102, i3* @available_spaces_vo, align 1" [fyp/edca.c:102]   --->   Operation 61 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:103]   --->   Operation 62 'br' <Predicate = (icmp_ln95)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str68) nounwind" [fyp/edca.c:95]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 64 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i9 %add_ln96 to i11" [fyp/edca.c:96]   --->   Operation 65 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.12ns)   --->   "%add_ln96_1 = add i11 %zext_ln96_2, -848" [fyp/edca.c:96]   --->   Operation 66 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i11 %add_ln96_1 to i64" [fyp/edca.c:96]   --->   Operation 67 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln96_3" [fyp/edca.c:96]   --->   Operation 68 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:95]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi, %10 ], [ 0, %.preheader8.preheader ]"   --->   Operation 71 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %vi_0 to i9" [fyp/edca.c:82]   --->   Operation 72 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.46ns)   --->   "%icmp_ln82 = icmp eq i7 %vi_0, -28" [fyp/edca.c:82]   --->   Operation 73 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 74 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.03ns)   --->   "%vi = add i7 %vi_0, 1" [fyp/edca.c:82]   --->   Operation 75 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %11, label %10" [fyp/edca.c:82]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i7 %vi_0 to i64" [fyp/edca.c:83]   --->   Operation 77 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln83_1" [fyp/edca.c:83]   --->   Operation 78 'getelementptr' 'inout_frame_addr_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 79 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln82)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 80 [1/1] (2.11ns)   --->   "%add_ln83 = add i9 %mul_ln83, %zext_ln82" [fyp/edca.c:83]   --->   Operation 80 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%add_ln88 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:88]   --->   Operation 81 'add' 'add_ln88' <Predicate = (icmp_ln82)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i2 %add_ln88, i2* @write_pointer_vi, align 1" [fyp/edca.c:88]   --->   Operation 82 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.68ns)   --->   "%add_ln89 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:89]   --->   Operation 83 'add' 'add_ln89' <Predicate = (icmp_ln82)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i3 %add_ln89, i3* @available_spaces_vi, align 1" [fyp/edca.c:89]   --->   Operation 84 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:90]   --->   Operation 85 'br' <Predicate = (icmp_ln82)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:82]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 87 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i9 %add_ln83 to i11" [fyp/edca.c:83]   --->   Operation 88 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.12ns)   --->   "%add_ln83_1 = add i11 %zext_ln83_2, 800" [fyp/edca.c:83]   --->   Operation 89 'add' 'add_ln83_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i11 %add_ln83_1 to i64" [fyp/edca.c:83]   --->   Operation 90 'zext' 'zext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln83_3" [fyp/edca.c:83]   --->   Operation 91 'getelementptr' 'edca_queues_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:82]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.22>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be, %6 ], [ 0, %.preheader9.preheader ]"   --->   Operation 94 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %be_0 to i9" [fyp/edca.c:69]   --->   Operation 95 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln69 = icmp eq i7 %be_0, -28" [fyp/edca.c:69]   --->   Operation 96 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 97 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.03ns)   --->   "%be = add i7 %be_0, 1" [fyp/edca.c:69]   --->   Operation 98 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %7, label %6" [fyp/edca.c:69]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %be_0 to i64" [fyp/edca.c:70]   --->   Operation 100 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln70_1" [fyp/edca.c:70]   --->   Operation 101 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 102 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln69)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_6 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln70 = add i9 %mul_ln70, %zext_ln69" [fyp/edca.c:70]   --->   Operation 103 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%add_ln75 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:75]   --->   Operation 104 'add' 'add_ln75' <Predicate = (icmp_ln69)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "store i2 %add_ln75, i2* @write_pointer_be, align 1" [fyp/edca.c:75]   --->   Operation 105 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.68ns)   --->   "%add_ln76 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:76]   --->   Operation 106 'add' 'add_ln76' <Predicate = (icmp_ln69)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "store i3 %add_ln76, i3* @available_spaces_be, align 1" [fyp/edca.c:76]   --->   Operation 107 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:77]   --->   Operation 108 'br' <Predicate = (icmp_ln69)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:69]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 110 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %add_ln70 to i10" [fyp/edca.c:70]   --->   Operation 111 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.12ns)   --->   "%add_ln70_1 = add i10 %zext_ln70_2, 400" [fyp/edca.c:70]   --->   Operation 112 'add' 'add_ln70_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i10 %add_ln70_1 to i64" [fyp/edca.c:70]   --->   Operation 113 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln70_3" [fyp/edca.c:70]   --->   Operation 114 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:69]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 2.22>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk, %2 ], [ 0, %.preheader10.preheader ]"   --->   Operation 117 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %bk_0 to i9" [fyp/edca.c:56]   --->   Operation 118 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.46ns)   --->   "%icmp_ln56 = icmp eq i7 %bk_0, -28" [fyp/edca.c:56]   --->   Operation 119 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.03ns)   --->   "%bk = add i7 %bk_0, 1" [fyp/edca.c:56]   --->   Operation 121 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %3, label %2" [fyp/edca.c:56]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i7 %bk_0 to i64" [fyp/edca.c:57]   --->   Operation 123 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln57_1" [fyp/edca.c:57]   --->   Operation 124 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 125 'load' 'inout_frame_load' <Predicate = (!icmp_ln56)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_8 : Operation 126 [1/1] (2.11ns)   --->   "%add_ln57 = add i9 %zext_ln56, %mul_ln57" [fyp/edca.c:57]   --->   Operation 126 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%add_ln62 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:62]   --->   Operation 127 'add' 'add_ln62' <Predicate = (icmp_ln56)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "store i2 %add_ln62, i2* @write_pointer_bk, align 1" [fyp/edca.c:62]   --->   Operation 128 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.68ns)   --->   "%add_ln63 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:63]   --->   Operation 129 'add' 'add_ln63' <Predicate = (icmp_ln56)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "store i3 %add_ln63, i3* @available_spaces_bk, align 1" [fyp/edca.c:63]   --->   Operation 130 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:64]   --->   Operation 131 'br' <Predicate = (icmp_ln56)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:56]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 133 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57 to i64" [fyp/edca.c:57]   --->   Operation 134 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln57_2" [fyp/edca.c:57]   --->   Operation 135 'getelementptr' 'edca_queues_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr, align 1" [fyp/edca.c:57]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:56]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %3 ], [ true, %7 ], [ true, %11 ], [ true, %14 ], [ false, %1 ], [ false, %5 ], [ false, %9 ], [ false, %12 ]"   --->   Operation 138 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:180]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	'load' operation ('write_pointer_vo_loa', fyp/edca.c:96) on static variable 'write_pointer_vo' [30]  (0 ns)
	'mul' operation ('mul_ln96', fyp/edca.c:96) [34]  (4.37 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('vo') with incoming values : ('vo', fyp/edca.c:95) [37]  (0 ns)
	'getelementptr' operation ('inout_frame_addr_3', fyp/edca.c:96) [46]  (0 ns)
	'load' operation ('inout_frame_load_3', fyp/edca.c:96) on array 'inout_frame' [47]  (2.23 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_3', fyp/edca.c:96) on array 'inout_frame' [47]  (2.23 ns)
	'store' operation ('store_ln96', fyp/edca.c:96) of variable 'inout_frame_load_3', fyp/edca.c:96 on array 'edca_queues' [53]  (3.26 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'phi' operation ('vi') with incoming values : ('vi', fyp/edca.c:82) [71]  (0 ns)
	'getelementptr' operation ('inout_frame_addr_2', fyp/edca.c:83) [80]  (0 ns)
	'load' operation ('inout_frame_load_2', fyp/edca.c:83) on array 'inout_frame' [81]  (2.23 ns)

 <State 5>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_2', fyp/edca.c:83) on array 'inout_frame' [81]  (2.23 ns)
	'store' operation ('store_ln83', fyp/edca.c:83) of variable 'inout_frame_load_2', fyp/edca.c:83 on array 'edca_queues' [87]  (3.26 ns)

 <State 6>: 2.23ns
The critical path consists of the following:
	'phi' operation ('be') with incoming values : ('be', fyp/edca.c:69) [105]  (0 ns)
	'getelementptr' operation ('inout_frame_addr_1', fyp/edca.c:70) [114]  (0 ns)
	'load' operation ('inout_frame_load_1', fyp/edca.c:70) on array 'inout_frame' [115]  (2.23 ns)

 <State 7>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_1', fyp/edca.c:70) on array 'inout_frame' [115]  (2.23 ns)
	'store' operation ('store_ln70', fyp/edca.c:70) of variable 'inout_frame_load_1', fyp/edca.c:70 on array 'edca_queues' [121]  (3.26 ns)

 <State 8>: 2.23ns
The critical path consists of the following:
	'phi' operation ('bk') with incoming values : ('bk', fyp/edca.c:56) [139]  (0 ns)
	'getelementptr' operation ('inout_frame_addr', fyp/edca.c:57) [148]  (0 ns)
	'load' operation ('inout_frame_load', fyp/edca.c:57) on array 'inout_frame' [149]  (2.23 ns)

 <State 9>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load', fyp/edca.c:57) on array 'inout_frame' [149]  (2.23 ns)
	'store' operation ('store_ln57', fyp/edca.c:57) of variable 'inout_frame_load', fyp/edca.c:57 on array 'edca_queues' [153]  (3.26 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
