#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 22 22:42:27 2020
# Process ID: 872
# Current directory: E:/Projects/stm32 readout/uart trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11356 E:\Projects\stm32 readout\uart trigger\uart trigger.xpr
# Log file: E:/Projects/stm32 readout/uart trigger/vivado.log
# Journal file: E:/Projects/stm32 readout/uart trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Projects/stm32 readout/uart trigger/uart trigger.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v} w ]
add_files {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_clkgen_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_clkgen_tb.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v} w ]
add_files -fileset sim_1 {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v}}
set_property top uart_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top uart_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Projects/stm32 -notrace
couldn't read file "E:/Projects/stm32": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 24 22:04:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 918.703 ; gain = 41.391
run 50 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
ERROR: [VRFC 10-4982] syntax error near '.' [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v:49]
ERROR: [VRFC 10-2865] module 'uart_tb' ignored due to previous errors [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
add_bp {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v} 70
remove_bps -file {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v} -line 70
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/uart_tb/tx}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 950.367 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.util.ConcurrentModificationException (See E:/Projects/stm32 readout/uart trigger/vivado_pid872.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/uart_tb/tx}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/uart_tb/rx}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 950.367 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 950.367 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 961.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/uart_tb/tx/clk}} {{/uart_tb/tx/rst}} {{/uart_tb/tx/en}} {{/uart_tb/tx/tx_byte}} {{/uart_tb/tx/tx_line}} {{/uart_tb/tx/ready}} {{/uart_tb/tx/state}} {{/uart_tb/tx/local_data}} {{/uart_tb/tx/bits_sent}} {{/uart_tb/tx/state_changed}} {{/uart_tb/tx/uart_clk}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/uart_tb/rx/clk}} {{/uart_tb/rx/rst}} {{/uart_tb/rx/en}} {{/uart_tb/rx/rx_line}} {{/uart_tb/rx/data}} {{/uart_tb/rx/valid}} {{/uart_tb/rx/uart_clk}} {{/uart_tb/rx/baud_en}} {{/uart_tb/rx/state}} {{/uart_tb/rx/bits_recved}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 961.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 961.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
create_fileset -simset sim_top
set_property SOURCE_SET sources_1 [get_filesets sim_top]
file mkdir {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new}
close [ open {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_tb.v} w ]
add_files -fileset sim_top {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_tb.v}}
update_compile_order -fileset sim_top
current_fileset -simset [ get_filesets sim_top ]
export_ip_user_files -of_objects  [get_files {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_top {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_tb.v}}
file delete -force {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_tb.v}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 20:25:54 2020...
