
Interruptonoff.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000294  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800041c  0800041c  0000141c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000420  08000420  00001420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000424  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000171d  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000635  00000000  00000000  0000374b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000001c0  00000000  00000000  00003d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000e0  00000000  00000000  00003f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000e0  00000000  00000000  00004020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00019157  00000000  00000000  00004100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001b1c  00000000  00000000  0001d257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008be21  00000000  00000000  0001ed73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000aab94  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00000130  00000000  00000000  000aabd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007b  00000000  00000000  000aad08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000404 	.word	0x08000404

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000404 	.word	0x08000404

080001c8 <extint_init>:
volatile int ext_flag=0;
void extint_init(void)
{
    // 1. Enable AHB1 clock for GPIOA
    //    Without enabling the clock, GPIOA registers cannot be accessed
    RCC->AHB1ENR |= BV(0);
 80001c8:	4810      	ldr	r0, [pc, #64]	@ (800020c <extint_init+0x44>)

    // 2. Configure PA0 as input mode
    //    MODER0[1:0] = 00 → Input mode
    GPIOA->MODER &= ~(BV(0) | BV(1));
 80001ca:	4b11      	ldr	r3, [pc, #68]	@ (8000210 <extint_init+0x48>)
    RCC->AHB1ENR |= BV(0);
 80001cc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
    GPIOA->PUPDR &= ~(BV(0) | BV(1));

    // 4. Map PA0 to EXTI line 0 using SYSCFG
    //    EXTICR[0] controls EXTI0–EXTI3
    //    Clearing bits selects Port A for EXTI0
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ce:	4911      	ldr	r1, [pc, #68]	@ (8000214 <extint_init+0x4c>)
    RCC->AHB1ENR |= BV(0);
 80001d0:	f042 0201 	orr.w	r2, r2, #1
 80001d4:	6302      	str	r2, [r0, #48]	@ 0x30
    GPIOA->MODER &= ~(BV(0) | BV(1));
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	f022 0203 	bic.w	r2, r2, #3
 80001dc:	601a      	str	r2, [r3, #0]
    GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80001de:	68da      	ldr	r2, [r3, #12]
 80001e0:	f022 0203 	bic.w	r2, r2, #3
 80001e4:	60da      	str	r2, [r3, #12]
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001e6:	688a      	ldr	r2, [r1, #8]

    // 5. Configure EXTI line 0
    //    Unmask EXTI0 interrupt
    EXTI->IMR |= BV(0);
 80001e8:	f5a3 4344 	sub.w	r3, r3, #50176	@ 0xc400
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ec:	f022 020f 	bic.w	r2, r2, #15
 80001f0:	608a      	str	r2, [r1, #8]
    EXTI->IMR |= BV(0);
 80001f2:	681a      	ldr	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001f4:	4908      	ldr	r1, [pc, #32]	@ (8000218 <extint_init+0x50>)
 80001f6:	f042 0201 	orr.w	r2, r2, #1
 80001fa:	601a      	str	r2, [r3, #0]

    //    Enable rising-edge trigger on EXTI0
    //    PA0 goes LOW → HIGH when USER button is pressed
    EXTI->FTSR |= BV(0);
 80001fc:	68da      	ldr	r2, [r3, #12]
 80001fe:	2040      	movs	r0, #64	@ 0x40
 8000200:	f042 0201 	orr.w	r2, r2, #1
 8000204:	60da      	str	r2, [r3, #12]
 8000206:	6008      	str	r0, [r1, #0]

    // 6. Enable EXTI0 interrupt in NVIC
    //    Allows the Cortex-M3 core to accept EXTI0 interrupts
    NVIC_EnableIRQ(EXTI0_IRQn);
}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	40023800 	.word	0x40023800
 8000210:	40020000 	.word	0x40020000
 8000214:	40013800 	.word	0x40013800
 8000218:	e000e100 	.word	0xe000e100

0800021c <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
    // 1. Clear the pending interrupt flag for EXTI line 0
    //    This acknowledges the interrupt to the EXTI controller.
    //    If not cleared, the ISR will be called repeatedly.
    EXTI->PR |= BV(0);
 800021c:	4a03      	ldr	r2, [pc, #12]	@ (800022c <EXTI0_IRQHandler+0x10>)
//    if(ext_flagOn){
//    	ext_flagOff =1 ;
//    }
//    else   ext_flagOn = 1;

    ext_flag = 1;
 800021e:	4904      	ldr	r1, [pc, #16]	@ (8000230 <EXTI0_IRQHandler+0x14>)
    EXTI->PR |= BV(0);
 8000220:	6953      	ldr	r3, [r2, #20]
    ext_flag = 1;
 8000222:	2001      	movs	r0, #1
    EXTI->PR |= BV(0);
 8000224:	4303      	orrs	r3, r0
 8000226:	6153      	str	r3, [r2, #20]
    ext_flag = 1;
 8000228:	6008      	str	r0, [r1, #0]
}
 800022a:	4770      	bx	lr
 800022c:	40013c00 	.word	0x40013c00
 8000230:	20000020 	.word	0x20000020

08000234 <main>:



extern volatile int ext_flagOn, ext_flagOff, ext_flag;
int main(void)
{
 8000234:	b580      	push	{r7, lr}
	led_init();
 8000236:	f000 f839 	bl	80002ac <led_init>
	extint_init();
 800023a:	f7ff ffc5 	bl	80001c8 <extint_init>
 800023e:	4f16      	ldr	r7, [pc, #88]	@ (8000298 <main+0x64>)
 8000240:	4e16      	ldr	r6, [pc, #88]	@ (800029c <main+0x68>)
void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
	uint32_t init_ticks = DWT->CYCCNT;
 8000242:	4c17      	ldr	r4, [pc, #92]	@ (80002a0 <main+0x6c>)
	uint32_t ticks = (SystemCoreClock / 1000);
 8000244:	4d17      	ldr	r5, [pc, #92]	@ (80002a4 <main+0x70>)
	while(1)
	{
		led_on(12);
 8000246:	200c      	movs	r0, #12
 8000248:	f000 f858 	bl	80002fc <led_on>
 800024c:	683b      	ldr	r3, [r7, #0]
	uint32_t init_ticks = DWT->CYCCNT;
 800024e:	6861      	ldr	r1, [r4, #4]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000250:	fba5 0303 	umull	r0, r3, r5, r3
 8000254:	22c8      	movs	r2, #200	@ 0xc8
 8000256:	099b      	lsrs	r3, r3, #6
	ms *= ticks;
 8000258:	fb03 f202 	mul.w	r2, r3, r2
	while ((DWT->CYCCNT - init_ticks) < ms);
 800025c:	6863      	ldr	r3, [r4, #4]
 800025e:	1a5b      	subs	r3, r3, r1
 8000260:	4293      	cmp	r3, r2
 8000262:	d3fb      	bcc.n	800025c <main+0x28>
		DelayMs(200);
		led_off(12);
 8000264:	200c      	movs	r0, #12
 8000266:	f000 f853 	bl	8000310 <led_off>
	uint32_t ticks = (SystemCoreClock / 1000);
 800026a:	683b      	ldr	r3, [r7, #0]
	uint32_t init_ticks = DWT->CYCCNT;
 800026c:	6861      	ldr	r1, [r4, #4]
	uint32_t ticks = (SystemCoreClock / 1000);
 800026e:	fba5 0303 	umull	r0, r3, r5, r3
 8000272:	22c8      	movs	r2, #200	@ 0xc8
 8000274:	099b      	lsrs	r3, r3, #6
	ms *= ticks;
 8000276:	fb03 f202 	mul.w	r2, r3, r2
	while ((DWT->CYCCNT - init_ticks) < ms);
 800027a:	6863      	ldr	r3, [r4, #4]
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	4293      	cmp	r3, r2
 8000280:	d3fb      	bcc.n	800027a <main+0x46>
//			led_off(15);
//			ext_flagOn = 0;
//			ext_flagOff = 0;
//		}

		if(ext_flag == 1){
 8000282:	6833      	ldr	r3, [r6, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d104      	bne.n	8000292 <main+0x5e>
			LED_PORT->ODR ^= BV(15);
 8000288:	4a07      	ldr	r2, [pc, #28]	@ (80002a8 <main+0x74>)
 800028a:	6953      	ldr	r3, [r2, #20]
 800028c:	f483 4300 	eor.w	r3, r3, #32768	@ 0x8000
 8000290:	6153      	str	r3, [r2, #20]
		}
		ext_flag = 0;
 8000292:	2300      	movs	r3, #0
 8000294:	6033      	str	r3, [r6, #0]
		led_on(12);
 8000296:	e7d6      	b.n	8000246 <main+0x12>
 8000298:	20000000 	.word	0x20000000
 800029c:	20000020 	.word	0x20000020
 80002a0:	e0001000 	.word	0xe0001000
 80002a4:	10624dd3 	.word	0x10624dd3
 80002a8:	40020c00 	.word	0x40020c00

080002ac <led_init>:
#include "my_led.h"

void led_init(void)
{
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 80002ac:	4911      	ldr	r1, [pc, #68]	@ (80002f4 <led_init+0x48>)
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 80002ae:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <led_init+0x4c>)
	RCC->AHB1ENR |= BV(3);
 80002b0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80002b2:	f042 0208 	orr.w	r2, r2, #8
 80002b6:	630a      	str	r2, [r1, #48]	@ 0x30
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 80002b8:	681a      	ldr	r2, [r3, #0]
 80002ba:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 80002be:	601a      	str	r2, [r3, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	f042 42aa 	orr.w	r2, r2, #1426063360	@ 0x55000000
 80002c6:	601a      	str	r2, [r3, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 80002c8:	685a      	ldr	r2, [r3, #4]
 80002ca:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
 80002ce:	605a      	str	r2, [r3, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 80002d0:	689a      	ldr	r2, [r3, #8]
 80002d2:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 80002d6:	609a      	str	r2, [r3, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 80002d8:	689a      	ldr	r2, [r3, #8]
 80002da:	f022 42aa 	bic.w	r2, r2, #1426063360	@ 0x55000000
 80002de:	609a      	str	r2, [r3, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 80002e0:	68da      	ldr	r2, [r3, #12]
 80002e2:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 80002e6:	60da      	str	r2, [r3, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 80002e8:	68da      	ldr	r2, [r3, #12]
 80002ea:	f022 42aa 	bic.w	r2, r2, #1426063360	@ 0x55000000
 80002ee:	60da      	str	r2, [r3, #12]
}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40023800 	.word	0x40023800
 80002f8:	40020c00 	.word	0x40020c00

080002fc <led_on>:
void led_on(uint8_t pin)
{
	LED_PORT->ODR |= BV(pin);
 80002fc:	4a03      	ldr	r2, [pc, #12]	@ (800030c <led_on+0x10>)
 80002fe:	2301      	movs	r3, #1
 8000300:	6951      	ldr	r1, [r2, #20]
 8000302:	4083      	lsls	r3, r0
 8000304:	430b      	orrs	r3, r1
 8000306:	6153      	str	r3, [r2, #20]
}
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	40020c00 	.word	0x40020c00

08000310 <led_off>:
void led_off(uint8_t pin)
{
	LED_PORT->ODR &= ~BV(pin);
 8000310:	4903      	ldr	r1, [pc, #12]	@ (8000320 <led_off+0x10>)
 8000312:	2201      	movs	r2, #1
 8000314:	694b      	ldr	r3, [r1, #20]
 8000316:	4082      	lsls	r2, r0
 8000318:	ea23 0302 	bic.w	r3, r3, r2
 800031c:	614b      	str	r3, [r1, #20]
}
 800031e:	4770      	bx	lr
 8000320:	40020c00 	.word	0x40020c00

08000324 <SystemInit>:


uint32_t DWT_Init(void)
{
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000324:	4a0e      	ldr	r2, [pc, #56]	@ (8000360 <SystemInit+0x3c>)
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000326:	4b0f      	ldr	r3, [pc, #60]	@ (8000364 <SystemInit+0x40>)
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000328:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 800032c:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8000330:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000334:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 8000338:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
 800033c:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	f022 0201 	bic.w	r2, r2, #1
 8000346:	601a      	str	r2, [r3, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000348:	681a      	ldr	r2, [r3, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800034a:	2000      	movs	r0, #0
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800034c:	f042 0201 	orr.w	r2, r2, #1
 8000350:	601a      	str	r2, [r3, #0]
    DWT->CYCCNT = 0;
 8000352:	6058      	str	r0, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000354:	bf00      	nop
    __ASM volatile ("NOP");
 8000356:	bf00      	nop
    __ASM volatile ("NOP");
 8000358:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800035a:	685b      	ldr	r3, [r3, #4]
}
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	e000ed00 	.word	0xe000ed00
 8000364:	e0001000 	.word	0xe0001000

08000368 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000368:	480d      	ldr	r0, [pc, #52]	@ (80003a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800036a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800036c:	f7ff ffda 	bl	8000324 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000370:	480c      	ldr	r0, [pc, #48]	@ (80003a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000372:	490d      	ldr	r1, [pc, #52]	@ (80003a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000374:	4a0d      	ldr	r2, [pc, #52]	@ (80003ac <LoopForever+0xe>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000378:	e002      	b.n	8000380 <LoopCopyDataInit>

0800037a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800037c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800037e:	3304      	adds	r3, #4

08000380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000384:	d3f9      	bcc.n	800037a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000386:	4a0a      	ldr	r2, [pc, #40]	@ (80003b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000388:	4c0a      	ldr	r4, [pc, #40]	@ (80003b4 <LoopForever+0x16>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800038c:	e001      	b.n	8000392 <LoopFillZerobss>

0800038e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800038e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000390:	3204      	adds	r2, #4

08000392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000394:	d3fb      	bcc.n	800038e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000396:	f000 f811 	bl	80003bc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800039a:	f7ff ff4b 	bl	8000234 <main>

0800039e <LoopForever>:

LoopForever:
  b LoopForever
 800039e:	e7fe      	b.n	800039e <LoopForever>
  ldr   r0, =_estack
 80003a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003ac:	08000424 	.word	0x08000424
  ldr r2, =_sbss
 80003b0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003b4:	20000024 	.word	0x20000024

080003b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC_IRQHandler>
	...

080003bc <__libc_init_array>:
 80003bc:	b570      	push	{r4, r5, r6, lr}
 80003be:	4d0d      	ldr	r5, [pc, #52]	@ (80003f4 <__libc_init_array+0x38>)
 80003c0:	4c0d      	ldr	r4, [pc, #52]	@ (80003f8 <__libc_init_array+0x3c>)
 80003c2:	1b64      	subs	r4, r4, r5
 80003c4:	10a4      	asrs	r4, r4, #2
 80003c6:	2600      	movs	r6, #0
 80003c8:	42a6      	cmp	r6, r4
 80003ca:	d109      	bne.n	80003e0 <__libc_init_array+0x24>
 80003cc:	4d0b      	ldr	r5, [pc, #44]	@ (80003fc <__libc_init_array+0x40>)
 80003ce:	4c0c      	ldr	r4, [pc, #48]	@ (8000400 <__libc_init_array+0x44>)
 80003d0:	f000 f818 	bl	8000404 <_init>
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	10a4      	asrs	r4, r4, #2
 80003d8:	2600      	movs	r6, #0
 80003da:	42a6      	cmp	r6, r4
 80003dc:	d105      	bne.n	80003ea <__libc_init_array+0x2e>
 80003de:	bd70      	pop	{r4, r5, r6, pc}
 80003e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003e4:	4798      	blx	r3
 80003e6:	3601      	adds	r6, #1
 80003e8:	e7ee      	b.n	80003c8 <__libc_init_array+0xc>
 80003ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ee:	4798      	blx	r3
 80003f0:	3601      	adds	r6, #1
 80003f2:	e7f2      	b.n	80003da <__libc_init_array+0x1e>
 80003f4:	0800041c 	.word	0x0800041c
 80003f8:	0800041c 	.word	0x0800041c
 80003fc:	0800041c 	.word	0x0800041c
 8000400:	08000420 	.word	0x08000420

08000404 <_init>:
 8000404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000406:	bf00      	nop
 8000408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800040a:	bc08      	pop	{r3}
 800040c:	469e      	mov	lr, r3
 800040e:	4770      	bx	lr

08000410 <_fini>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	bf00      	nop
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr
