Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun 25 20:25:59 2025
| Host         : CRESTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shiftreg_timing_summary_routed.rpt -pb shiftreg_timing_summary_routed.pb -rpx shiftreg_timing_summary_routed.rpx -warn_on_violation
| Design       : shiftreg
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.020ns (55.076%)  route 3.279ns (44.924%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDPE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X112Y43        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  led_reg[3]/Q
                         net (fo=2, routed)           3.279     3.797    led_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.299 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.299    led[3]
    U14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 4.030ns (68.302%)  route 1.870ns (31.698%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDPE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X112Y44        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  led_reg[2]/Q
                         net (fo=2, routed)           1.870     2.388    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.901 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.901    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.055ns (70.722%)  route 1.679ns (29.278%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_reg[0]/Q
                         net (fo=2, routed)           1.679     2.197    led_OBUF[0]
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.733 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.733    led[0]
    V22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.049ns (70.769%)  route 1.672ns (29.231%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X112Y43        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  led_reg[1]/Q
                         net (fo=2, routed)           1.672     2.190    led_OBUF[1]
    W22                  OBUF (Prop_obuf_I_O)         3.531     5.722 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.722    led[1]
    W22                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 0.966ns (22.250%)  route 3.376ns (77.750%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  clk_div_reg[18]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[18]/Q
                         net (fo=2, routed)           1.011     1.430    clk_div_reg_n_0_[18]
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.299     1.729 f  clk_div[26]_i_9/O
                         net (fo=1, routed)           0.797     2.526    clk_div[26]_i_9_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.650 f  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.897     3.547    clk_div[26]_i_4_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I2_O)        0.124     3.671 r  led[3]_i_1/O
                         net (fo=4, routed)           0.671     4.342    enable
    SLICE_X112Y43        FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 0.966ns (22.250%)  route 3.376ns (77.750%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  clk_div_reg[18]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[18]/Q
                         net (fo=2, routed)           1.011     1.430    clk_div_reg_n_0_[18]
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.299     1.729 f  clk_div[26]_i_9/O
                         net (fo=1, routed)           0.797     2.526    clk_div[26]_i_9_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.650 f  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.897     3.547    clk_div[26]_i_4_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I2_O)        0.124     3.671 r  led[3]_i_1/O
                         net (fo=4, routed)           0.671     4.342    enable
    SLICE_X112Y43        FDPE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 0.966ns (22.250%)  route 3.376ns (77.750%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  clk_div_reg[18]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[18]/Q
                         net (fo=2, routed)           1.011     1.430    clk_div_reg_n_0_[18]
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.299     1.729 f  clk_div[26]_i_9/O
                         net (fo=1, routed)           0.797     2.526    clk_div[26]_i_9_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.650 f  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.897     3.547    clk_div[26]_i_4_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I2_O)        0.124     3.671 r  led[3]_i_1/O
                         net (fo=4, routed)           0.671     4.342    enable
    SLICE_X112Y43        FDPE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.104ns  (logic 2.005ns (48.849%)  route 2.099ns (51.151%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[9]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[9]/Q
                         net (fo=2, routed)           1.149     1.568    clk_div_reg_n_0_[9]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.380 r  clk_div_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.380    clk_div_reg[12]_i_2_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.497 r  clk_div_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.497    clk_div_reg[16]_i_2_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.614 r  clk_div_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    clk_div_reg[20]_i_2_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.853 r  clk_div_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.951     3.803    data0[23]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.301     4.104 r  clk_div[23]_i_1/O
                         net (fo=1, routed)           0.000     4.104    clk_div[23]
    SLICE_X113Y48        FDCE                                         r  clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.015ns  (logic 0.966ns (24.060%)  route 3.049ns (75.940%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  clk_div_reg[18]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[18]/Q
                         net (fo=2, routed)           1.011     1.430    clk_div_reg_n_0_[18]
    SLICE_X113Y47        LUT4 (Prop_lut4_I0_O)        0.299     1.729 f  clk_div[26]_i_9/O
                         net (fo=1, routed)           0.797     2.526    clk_div[26]_i_9_n_0
    SLICE_X113Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.650 f  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.897     3.547    clk_div[26]_i_4_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I2_O)        0.124     3.671 r  led[3]_i_1/O
                         net (fo=4, routed)           0.344     4.015    enable
    SLICE_X112Y44        FDPE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.985ns  (logic 1.979ns (49.659%)  route 2.006ns (50.341%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[9]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[9]/Q
                         net (fo=2, routed)           1.149     1.568    clk_div_reg_n_0_[9]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.380 r  clk_div_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.380    clk_div_reg[12]_i_2_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.497 r  clk_div_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.497    clk_div_reg[16]_i_2_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.614 r  clk_div_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    clk_div_reg[20]_i_2_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.833 r  clk_div_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.857     3.690    data0[21]
    SLICE_X113Y48        LUT4 (Prop_lut4_I3_O)        0.295     3.985 r  clk_div[21]_i_1/O
                         net (fo=1, routed)           0.000     3.985    clk_div[21]
    SLICE_X113Y48        FDCE                                         r  clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.998%)  route 0.193ns (54.002%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDPE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X112Y44        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  led_reg[2]/Q
                         net (fo=2, routed)           0.193     0.357    led_OBUF[2]
    SLICE_X112Y43        FDPE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.164ns (41.691%)  route 0.229ns (58.309%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X112Y43        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  led_reg[1]/Q
                         net (fo=2, routed)           0.229     0.393    led_OBUF[1]
    SLICE_X112Y44        FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.164ns (36.001%)  route 0.292ns (63.999%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDPE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X112Y43        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  led_reg[3]/Q
                         net (fo=2, routed)           0.292     0.456    led_OBUF[3]
    SLICE_X112Y43        FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.164ns (35.530%)  route 0.298ns (64.470%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  led_reg[0]/Q
                         net (fo=2, routed)           0.298     0.462    led_OBUF[0]
    SLICE_X112Y43        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[11]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_reg[11]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div_reg_n_0_[11]
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  clk_div_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[11]
    SLICE_X113Y45        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  clk_div[11]_i_1/O
                         net (fo=1, routed)           0.000     0.585    clk_div[11]
    SLICE_X113Y45        FDCE                                         r  clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[15]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_reg[15]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div_reg_n_0_[15]
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  clk_div_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[15]
    SLICE_X113Y46        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  clk_div[15]_i_1/O
                         net (fo=1, routed)           0.000     0.585    clk_div[15]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  clk_div_reg[19]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_reg[19]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div_reg_n_0_[19]
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  clk_div_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[19]
    SLICE_X113Y47        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  clk_div[19]_i_1/O
                         net (fo=1, routed)           0.000     0.585    clk_div[19]
    SLICE_X113Y47        FDCE                                         r  clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  clk_div_reg[7]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_reg[7]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div_reg_n_0_[7]
    SLICE_X112Y44        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  clk_div_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[7]
    SLICE_X113Y44        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  clk_div[7]_i_1/O
                         net (fo=1, routed)           0.000     0.585    clk_div[7]
    SLICE_X113Y44        FDCE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.271ns (46.229%)  route 0.315ns (53.771%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[16]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_div_reg[16]/Q
                         net (fo=2, routed)           0.103     0.231    clk_div_reg_n_0_[16]
    SLICE_X113Y46        LUT5 (Prop_lut5_I1_O)        0.098     0.329 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.212     0.541    clk_div[26]_i_4_n_0
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.045     0.586 r  clk_div[13]_i_1/O
                         net (fo=1, routed)           0.000     0.586    clk_div[13]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.274ns (46.503%)  route 0.315ns (53.497%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[16]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_div_reg[16]/Q
                         net (fo=2, routed)           0.103     0.231    clk_div_reg_n_0_[16]
    SLICE_X113Y46        LUT5 (Prop_lut5_I1_O)        0.098     0.329 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.212     0.541    clk_div[26]_i_4_n_0
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.048     0.589 r  clk_div[14]_i_1/O
                         net (fo=1, routed)           0.000     0.589    clk_div[14]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------





