\documentclass{article}

%
% Import packages
% ===============

\usepackage[T1]{fontenc}
\usepackage{bytefield}
\usepackage{multicol}
\usepackage{geometry}
\usepackage{lipsum}
\usepackage{float}
\usepackage{parskip}
\usepackage[hidelinks]{hyperref}
\usepackage{xcolor}

%
% Change links style
%===================
\hypersetup{
	colorlinks=true,
	linkcolor={red!50!black},
	urlcolor={blue!80!black}
}

%
% Change default font
% ===================
\renewcommand{\familydefault}{\sfdefault}

%
% Setup geometry
%===============
\geometry{
	a4paper,
	total={170mm,257mm},
	left=20mm,
	top=20mm,
}

%
% Setup memory region comamnds
%=============================
\newcommand{\memsection}[4]{
	\bytefieldsetup{bitheight=#3\baselineskip}
	\bitbox[]{4}{
		\texttt{#1}
		\\
		\vspace{#3\baselineskip}
		\vspace{-2\baselineskip}
		\vspace{-#3pt}
		\texttt{#2}
		}
	\bitbox{32}{#4}
	}


\title{MOD-I2C-GPIO}
\author{Olimex Ltd.}

\begin{document}
	\maketitle
	\tableofcontents
	\listoffigures
	\pagebreak

	\section{Description}
		MOD-I2C-GPIO implements simple GPIO expander.
		The project is based on PIC16F18324 with following capabilities:
		\begin{itemize}
			\item 8 GPIOs
			\begin{itemize}
				\item Input level can be ether CMOS or TTL
				\item Output can be OD or PP
				\item All pins supports weak-pull ups
				\item Interrupts can be used on all pins
			\end{itemize}
			\item 1 configurable DAC
			\item 1 configurable ADC
		\end{itemize}



	\section{Memory map}
	The device has memory map as shown on Figure \ref{fig:mem_map}.
	\begin{figure}[H]
		\centering
		\begin{bytefield}[
			leftcurly=.,
			leftcurlyspace=0pt,
			bitwidth=0.08\linewidth,
			bitheight=2\baselineskip]{8}
			\begin{rightwordgroup}{Read-only}
				\bitbox[]{1}{\texttt{0x00}} & \wordbox{1}{Device ID} \\
				\bitbox[]{1}{\texttt{0x01}} & \wordbox{1}{Firmware version} \\
				\bitbox[]{1}{\texttt{0x02}} & \wordbox[ltr]{1}{} \\
				\bitbox[]{1}{} & \wordbox[lr]{1}{Serial number} \\
				\bitbox[]{1}{\texttt{0x05}} & \wordbox[lbr]{1}{}
			\end{rightwordgroup} \\
			\bitbox[]{1}{\texttt{0x06}} & \wordbox{1}{Pin function} \\
			\bitbox[]{1}{\texttt{0x07}} & \wordbox{1}{Data direction} \\
			\bitbox[]{1}{\texttt{0x08}} & \wordbox{1}{Input data} \\
			\bitbox[]{1}{\texttt{0x09}} & \wordbox{1}{Output data} \\
			\bitbox[]{1}{\texttt{0x0A}} & \wordbox{1}{Pull-up enable} \\
			\bitbox[]{1}{\texttt{0x0B}} & \wordbox{1}{Output mode} \\
			\bitbox[]{1}{\texttt{0x0C}} & \wordbox{1}{Input buffer mode} \\
			\bitbox[]{1}{\texttt{0x0D}} & \wordbox{1}{Input slew-rate control} \\
			\bitbox[]{1}{\texttt{0x0E}} & \wordbox{1}{Interrupt enable} \\
			\bitbox[]{1}{\texttt{0x0F}} & \wordbox{1}{Interrupt sense low byte} \\
			\bitbox[]{1}{\texttt{0x10}} & \wordbox{1}{Interrupt sense high byte} \\
			\begin{rightwordgroup}{Read-only}
				\bitbox[]{1}{\texttt{0x11}} & \bitbox{8}{Interrupt status}
			\end{rightwordgroup}

		\end{bytefield}
		\caption{Memory layout}
		\label{fig:mem_map}
	\end{figure}

	\section{Device registers}
	sdasd

	\subsection{Device ID}

		This register holds the unique device identification. It can be used for detection. The register is read-only, so it cannot change.

		\begin{tabular}{ l c }
			Address: & 0x00 \\
			Default: & 0x43 \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitbox{8}{ID}
			\end{bytefield}
			\caption{Device ID register}
			\label{reg:device_id}
		\end{figure}

	\subsection{Firmware version}

		Each new firmware release has its own revision. It's stored to this read-only register.
		The first release is 0x01, the second - 0x02, etc.

		\begin{tabular}{ l c }
			Address: & 0x01 \\
			Default: & - \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitbox{8}{FW}
			\end{bytefield}
			\caption{Firmware revision register}
			\label{reg:fw_rev}
		\end{figure}

	\subsection{Serial number}

		This is unique serial number. The length is 4 bytes.

		\begin{tabular}{ l c }
			Address: & 0x02 \\
			Default: & - \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitbox{8}{SN [31:24]} \\
				\bitbox{8}{SN [23:16]} \\
				\bitbox{8}{SN [15:8]} \\
				\bitbox{8}{SN [7:0]}
			\end{bytefield}
			\caption{Serial number register}
			\label{reg:serial}
		\end{figure}

	\subsection{Pin function}

		Some of the GPIOs can be configure as alternative function: DAC and ADC.
		The register allows this to be configured. By default all function is GPIO.

		\begin{tabular}{ l c }
			Address: & 0x06 \\
			Default: & 0x00 \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitboxes{1}{{-} {-} {-} {-} {-} {FUN2} {-} {FUN0}}
			\end{bytefield}
			\caption{Pin function register}
			\label{reg:pin_func}
		\end{figure}

		\begin{itemize}
			\item \textbf{FUN2}: PIN2 function control bit
			\begin{itemize}
				\item 1: Setup PIN2 as ADC
				\item 0: Setup PIN2 as GPIO
			\end{itemize}
			\item \textbf{FUN0}: PIN0 data direction control bit
			\begin{itemize}
				\item 1: Setup PIN0 as DAC
				\item 0: Setup PIN0 as GPIO
			\end{itemize}
		\end{itemize}


	\subsection{Data direction}

		Each GPIO can be input or output. Setting a bit will make the corresponding pin input.
		Clearing it - output.

		\begin{tabular}{ l c }
			Address: & 0x07 \\
			Default: & 0x00 \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitboxes{1}{{DIR7} {DIR6} {DIR5} {DIR4} {DIR3} {DIR2} {DIR1} {DIR0}}
			\end{bytefield}
			\caption{Data direction register}
			\label{reg:data_dir}
		\end{figure}

		\begin{itemize}
			\item \textbf{DIR7}: GPIO7 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO7 as input
				\item 0: Setup GPIO7 as output
			\end{itemize}
			\item \textbf{DIR6}: GPIO6 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO6 as input
				\item 0: Setup GPIO6 as output
			\end{itemize}
			\item \textbf{DIR5}: GPIO5 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO5 as input
				\item 0: Setup GPIO5 as output
			\end{itemize}
			\item \textbf{DIR4}: GPIO4 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO4 as input
				\item 0: Setup GPIO4 as output
			\end{itemize}
			\item \textbf{DIR3}: GPIO3 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO3 as input
				\item 0: Setup GPIO3 as output
			\end{itemize}
			\item \textbf{DIR2}: GPIO2 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO2 as input
				\item 0: Setup GPIO2 as output
			\end{itemize}
			\item \textbf{DIR1}: GPIO1 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO1 as input
				\item 0: Setup GPIO1 as output
			\end{itemize}
			\item \textbf{DIR0}: GPIO0 data direction control bit
			\begin{itemize}
				\item 1: Setup GPIO0 as input
				\item 0: Setup GPIO0 as output
			\end{itemize}

		\end{itemize}

	\subsection{Input data}

		This register holds input levels.

		\begin{tabular}{ l c }
			Address: & 0x08 \\
			Default: & - - - - \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitboxes{1}{{IN7} {IN6} {IN5} {IN4} {IN3} {IN2} {IN1} {IN0}}
			\end{bytefield}
			\caption{Input data register}
			\label{reg:input_value}
		\end{figure}

		\begin{itemize}
			\item \textbf{IN7}: GPIO7 input value
			\begin{itemize}
				\item 0: Input level on GPIO7 is low
				\item 1: Input level on GPIO7 is high
			\end{itemize}
			\item \textbf{IN6}: GPIO6 input value
			\begin{itemize}
				\item 0: Input level on GPIO6 is low
				\item 1: Input level on GPIO6 is high
			\end{itemize}
			\item \textbf{IN5}: GPIO5 input value
			\begin{itemize}
				\item 0: Input level on GPIO5 is low
				\item 1: Input level on GPIO5 is high
			\end{itemize}
			\item \textbf{IN4}: GPIO4 input value
			\begin{itemize}
				\item 0: Input level on GPIO4 is low
				\item 1: Input level on GPIO4 is high
			\end{itemize}
			\item \textbf{IN3}: GPIO3 input value
			\begin{itemize}
				\item 0: Input level on GPIO3 is low
				\item 1: Input level on GPIO3 is high
			\end{itemize}
			\item \textbf{IN2}: GPIO2 input value
			\begin{itemize}
				\item 0: Input level on GPIO2 is low
				\item 1: Input level on GPIO2 is high
			\end{itemize}
			\item \textbf{IN1}: GPIO1 input value
			\begin{itemize}
				\item 0: Input level on GPIO1 is low
				\item 1: Input level on GPIO1 is high
			\end{itemize}
			\item \textbf{IN0}: GPIO0 input value
			\begin{itemize}
				\item 0: Input level on GPIO0 is low
				\item 1: Input level on GPIO0 is high
			\end{itemize}
		\end{itemize}


	\subsection{Output data}

		This register sets output GPIO level.

		\begin{tabular}{ l c }
			Address: & 0x09 \\
			Default: & 0x00 \\
		\end{tabular}

		\begin{figure}[H]
			\centering
			\begin{bytefield}[
				bitwidth=0.1\linewidth]{8}
				\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
				\bitboxes{1}{{OUT7} {OUT6} {OUT5} {OUT4} {OUT3} {OUT2} {OUT1} {OUT0}}
			\end{bytefield}
			\caption{Output data register}
			\label{reg:output_value}
		\end{figure}

		\begin{itemize}
			\item \textbf{OUT7}: GPIO7 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT6}: GPIO6 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT5}: GPIO5 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT4}: GPIO4 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT3}: GPIO3 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT2}: GPIO2 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT1}: GPIO1 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
			\item \textbf{OUT0}: GPIO0 output value
			\begin{itemize}
				\item 0: Drive GPIO low
				\item 1: Drive GPIO high
			\end{itemize}
		\end{itemize}


	\subsection{Pull-up enable}

	All GPIOs has internal weak pull-up resistors. They are enabled by default, to minimize
	noise and power consumption. The can be disabled by either writing 0 to the corresponding
	bit or making the direction output.
	\par
	Special case is when GPIO is configure as open-drain. If the bit for given GPIO is set, then
	the pull-up is enabled is DAT bit is set. On DAT clear, the pull-up becomes inactive.

	\begin{tabular}{ l c }
		Address: & 0x0A \\
		Default: & 0xFF \\
	\end{tabular}

	\begin{figure}[H]
		\centering
		\begin{bytefield}[
			bitwidth=0.1\linewidth]{8}
			\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
			\bitboxes{1}{{PU7} {PU6} {PU5} {PU4} {PU3} {PU2} {PU1} {PU0}}
		\end{bytefield}
		\caption{Pull-up control register}
		\label{reg:pullup}
	\end{figure}

	\begin{itemize}
		\item \textbf{PU7}: GPIO7 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO7 internal pull-up resistor
			\item 1: Enables GPIO7 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU6}: GPIO6 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO6 internal pull-up resistor
			\item 1: Enables GPIO6 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU5}: GPIO5 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO5 internal pull-up resistor
			\item 1: Enables GPIO5 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU4}: GPIO4 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO4 internal pull-up resistor
			\item 1: Enables GPIO4 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU3}: GPIO3 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO3 internal pull-up resistor
			\item 1: Enables GPIO3 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU2}: GPIO2 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO2 internal pull-up resistor
			\item 1: Enables GPIO2 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU1}: GPIO1 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO1 internal pull-up resistor
			\item 1: Enables GPIO1 internal pull-up resistor
		\end{itemize}
		\item \textbf{PU0}: GPIO0 data direction control bit
		\begin{itemize}
			\item 0: Disables GPIO0 internal pull-up resistor
			\item 1: Enables GPIO0 internal pull-up resistor
		\end{itemize}
	\end{itemize}

	\subsection{Output mode}

	All outputs can be configured either as push-pull or open-drain.

	\begin{tabular}{ l c }
		Address: & 0x0B \\
		Default: & 0x00 \\
	\end{tabular}

	\begin{figure}[H]
		\centering
		\begin{bytefield}[
			bitwidth=0.1\linewidth]{8}
			\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
			\bitboxes{1}{{OM7} {OM6} {OM5} {OM4} {OM3} {OM2} {OM1} {OM0}}
		\end{bytefield}
		\caption{Output mode control register}
		\label{reg:output_mode}
	\end{figure}

	\begin{itemize}
		\item \textbf{OM7}: GPIO7 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO7 as push-pull
			\item 1: Drive GPIO7 as open-drain
		\end{itemize}
		\item \textbf{OM6}: GPIO6 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO6 as push-pull
			\item 1: Drive GPIO6 as open-drain
		\end{itemize}
		\item \textbf{OM5}: GPIO5 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO5 as push-pull
			\item 1: Drive GPIO5 as open-drain
		\end{itemize}
		\item \textbf{OM4}: GPIO4 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO4 as push-pull
			\item 1: Drive GPIO4 as open-drain
		\end{itemize}
		\item \textbf{OM3}: GPIO5 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO3 as push-pull
			\item 1: Drive GPIO3 as open-drain
		\end{itemize}
		\item \textbf{OM2}: GPIO2 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO2 as push-pull
			\item 1: Drive GPIO2 as open-drain
		\end{itemize}
		\item \textbf{OM1}: GPIO1 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO1 as push-pull
			\item 1: Drive GPIO1 as open-drain
		\end{itemize}
		\item \textbf{OM0}: GPIO0 output mode control bit
		\begin{itemize}
			\item 0: Drive GPIO0 as push-pull
			\item 1: Drive GPIO0 as open-drain
		\end{itemize}
	\end{itemize}


	\subsection{Input buffer}

	Input levels can be configured for either CMOS or TTL operation.

	\begin{tabular}{ l c }
		Address: & 0x0C \\
		Default: & 0xFF \\
	\end{tabular}

	\begin{figure}[H]
		\centering
		\begin{bytefield}[
			bitwidth=0.1\linewidth]{8}
			\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
			\bitboxes{1}{{IB7} {IB6} {IB5} {IB4} {IB3} {IB2} {IB1} {IB0}}
		\end{bytefield}
		\caption{Input buffer control register}
		\label{reg:input_buffer}
	\end{figure}

	\begin{itemize}
		\item \textbf{IB7}: GPIO7 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO7
			\item 1: CMOS ST input on GPIO7
		\end{itemize}
		\item \textbf{IB6}: GPIO6 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO6
			\item 1: CMOS ST input on GPIO6
		\end{itemize}
		\item \textbf{IB5}: GPIO5 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO5
			\item 1: CMOS ST input on GPIO5
		\end{itemize}
		\item \textbf{IB4}: GPIO4 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO4
			\item 1: CMOS ST input on GPIO4
		\end{itemize}
		\item \textbf{IB3}: GPIO3 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO3
			\item 1: CMOS ST input on GPIO3
		\end{itemize}
		\item \textbf{IB2}: GPIO2 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO2
			\item 1: CMOS ST input on GPIO2
		\end{itemize}
		\item \textbf{IB1}: GPIO1 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO1
			\item 1: CMOS ST input on GPIO1
		\end{itemize}
		\item \textbf{IB0}: GPIO0 input buffer control bit
		\begin{itemize}
			\item 0: TTL input on GPIO0
			\item 1: CMOS ST input on GPIO0
		\end{itemize}
	\end{itemize}

	\subsection{Input slew-rate control}

	\begin{tabular}{ l c }
		Address: & 0x0D \\
		Default: & 0xFF \\
	\end{tabular}

	\begin{figure}[H]
		\centering
		\begin{bytefield}[
			bitwidth=0.1\linewidth]{8}
			\bitheader[endianness=big, bitformatting={\small\bfseries}]{0-7} \\
			\bitboxes{1}{{SR7} {SR6} {SR5} {SR4} {SR3} {SR2} {SR1} {SR0}}
		\end{bytefield}
		\caption{Input slew-rate control register}
		\label{reg:input_slew}
	\end{figure}

	\begin{itemize}
		\item \textbf{SR7}: GPIO7 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR6}: GPIO6 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR5}: GPIO5 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR4}: GPIO4 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR3}: GPIO3 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR2}: GPIO2 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR1}: GPIO1 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}
		\item \textbf{SR0}: GPIO0 input slew-rate control bit
		\begin{itemize}
			\item 0: Port pin slews at maximum rate
			\item 1: Port pin slew rate is limited
		\end{itemize}

	\end{itemize}



\end{document}
