0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.srcs/sim_1/new/mealy_fsm_tb.v,1648190097,verilog,,,,mealy_fsm_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.srcs/sources_1/new/mealy_fsm.v,1648351876,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.srcs/sim_1/new/mealy_fsm_tb.v,,mealy_fsm,,,,,,,,
