<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MCA/HardwareUnits/RegisterFile.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_cb45c0f3679d3f959ecd5a490a86aa87.html">MCA</a></li><li class="navelem"><a class="el" href="dir_07b34008ddda7782874b79f0c9c3b5ab.html">HardwareUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegisterFile.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegisterFile_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- RegisterFile.cpp ---------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file defines a register mapping file class.  This class is responsible</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// for managing hardware register files and the tracking of data dependencies</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// between registers.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterFile_8h.html">llvm/MCA/HardwareUnits/RegisterFile.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCA_2Instruction_8h.html">llvm/MCA/Instruction.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="RegisterFile_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   20</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;llvm-mca&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">   25</a></span>&#160;<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">RegisterFile::RegisterFile</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;mri,</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                           <span class="keywordtype">unsigned</span> NumRegs)</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri),</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;      RegisterMappings(mri.getNumRegs(), {<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a>(), RegisterRenamingInfo()}),</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;      ZeroRegisters(mri.getNumRegs(), <span class="keyword">false</span>) {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  initialize(SM, NumRegs);</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keywordtype">void</span> RegisterFile::initialize(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keywordtype">unsigned</span> NumRegs) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// Create a default register file that &quot;sees&quot; all the machine registers</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">// declared by the target. The number of physical registers in the default</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// register file is set equal to `NumRegs`. A value of zero for `NumRegs`</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// means: this register file has an unbounded number of physical registers.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  RegisterFiles.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(NumRegs);</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordflow">if</span> (!SM.<a class="code" href="structllvm_1_1MCSchedModel.html#a20ed429316e50733da37685169d39f68">hasExtraProcessorInfo</a>())</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// For each user defined register file, allocate a RegisterMappingTracker</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// object. The size of every register file, as well as the mapping between</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// register files and register classes is specified via tablegen.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCExtraProcessorInfo.html">MCExtraProcessorInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = SM.<a class="code" href="structllvm_1_1MCSchedModel.html#a23b6e90f86d3e3d526ec38299cd6d9ed">getExtraProcessorInfo</a>();</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Skip invalid register file at index 0.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Info.<a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a909d97fec8e1d93422de35116ccd09c3">NumRegisterFiles</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> &amp;RF = Info.<a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#a32ae018fc5ca938337d0a3a0a48b4eeb">RegisterFiles</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">NumPhysRegs</a> &amp;&amp; <span class="stringliteral">&quot;Invalid PRF with zero physical registers!&quot;</span>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// The cost of a register definition is equivalent to the number of</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// physical registers that are allocated at register renaming stage.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">unsigned</span> Length = RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#a5714a5dc80b5451d790b4fbe4f7e6917">NumRegisterCostEntries</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html">MCRegisterCostEntry</a> *FirstElt =</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        &amp;Info.<a class="code" href="structllvm_1_1MCExtraProcessorInfo.html#ad9fc8de62fd24f428b44c1085497d811">RegisterCostTable</a>[RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#ac378f13d35f85d5cb1d461c26dbb8b33">RegisterCostEntryIdx</a>];</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    addRegisterFile(RF, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCRegisterCostEntry&gt;</a>(FirstElt, Length));</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">   61</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">RegisterFile::cycleStart</a>() {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">for</span> (RegisterMappingTracker &amp;RMT : RegisterFiles)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    RMT.NumMoveEliminated = 0;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">void</span> RegisterFile::addRegisterFile(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> &amp;RF,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                   <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCRegisterCostEntry&gt;</a> Entries) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// A default register file is always allocated at index #0. That register file</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// is mainly used to count the total number of mappings created by all</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// register files at runtime. Users can limit the number of available physical</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// registers in register file #0 through the command line flag</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// `-register-file-size`.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> RegisterFileIndex = RegisterFiles.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  RegisterFiles.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">NumPhysRegs</a>, RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#aeb3b0f7582e43cf531fbade653b457c8">MaxMovesEliminatedPerCycle</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                             RF.<a class="code" href="structllvm_1_1MCRegisterFileDesc.html#a951465efd9882020f7e30464e0af4c91">AllowZeroMoveEliminationOnly</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Special case where there is no register class identifier in the set.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// An empty set of register classes means: this register file contains all</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// the physical registers specified by the target.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// We optimistically assume that a register can be renamed at the cost of a</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// single physical register. The constructor of RegisterFile ensures that</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// a RegisterMapping exists for each logical register defined by the Target.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (Entries.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>())</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Now update the cost of individual registers.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterCostEntry.html">MCRegisterCostEntry</a> &amp;RCE : Entries) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(RCE.RegisterClassID);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RC) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      RegisterRenamingInfo &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a> = RegisterMappings[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].second;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      IndexPlusCostPairTy &amp;IPC = Entry.IndexPlusCost;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">if</span> (IPC.first &amp;&amp; IPC.first != RegisterFileIndex) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="comment">// The only register file that is allowed to overlap is the default</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="comment">// register file at index #0. The analysis is inaccurate if register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="comment">// files overlap.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;warning: register &quot;</span> &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; defined in multiple register files.&quot;</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      IPC = std::make_pair(RegisterFileIndex, RCE.Cost);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      Entry.RenameAs = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      Entry.AllowMoveElimination = RCE.AllowMoveElimination;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="comment">// Assume the same cost for each sub-register.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        RegisterRenamingInfo &amp;OtherEntry = RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].second;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">if</span> (!OtherEntry.IndexPlusCost.first &amp;&amp;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            (!OtherEntry.RenameAs ||</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;             MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OtherEntry.RenameAs))) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;          OtherEntry.IndexPlusCost = IPC;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;          OtherEntry.RenameAs = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordtype">void</span> RegisterFile::allocatePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                    <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">unsigned</span> RegisterFileIndex = Entry.IndexPlusCost.first;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">unsigned</span> Cost = Entry.IndexPlusCost.second;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">if</span> (RegisterFileIndex) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    RegisterMappingTracker &amp;RMT = RegisterFiles[RegisterFileIndex];</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    RMT.NumUsedPhysRegs += Cost;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    UsedPhysRegs[RegisterFileIndex] += Cost;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// Now update the default register mapping tracker.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  RegisterFiles[0].NumUsedPhysRegs += Cost;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  UsedPhysRegs[0] += Cost;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">void</span> RegisterFile::freePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> RegisterFileIndex = Entry.IndexPlusCost.first;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">unsigned</span> Cost = Entry.IndexPlusCost.second;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> (RegisterFileIndex) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    RegisterMappingTracker &amp;RMT = RegisterFiles[RegisterFileIndex];</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    RMT.NumUsedPhysRegs -= Cost;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    FreedPhysRegs[RegisterFileIndex] += Cost;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// Now update the default register mapping tracker.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  RegisterFiles[0].NumUsedPhysRegs -= Cost;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  FreedPhysRegs[0] += Cost;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">  147</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">RegisterFile::addRegisterWrite</a>(<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> Write,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                    <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS = *Write.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID = WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegID &amp;&amp; <span class="stringliteral">&quot;Adding an invalid register definition?&quot;</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;RegisterFile: addRegisterWrite [ &quot;</span> &lt;&lt; Write.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>()</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;           &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(RegID) &lt;&lt; <span class="stringliteral">&quot;]\n&quot;</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  });</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// If RenameAs is equal to RegID, then RegID is subject to register renaming</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// and false dependencies on RegID are all eliminated.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// If RenameAs references the invalid register, then we optimistically assume</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// that it can be renamed. In the absence of tablegen descriptors for register</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// files, RenameAs is always set to the invalid register ID.  In all other</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// cases, RenameAs must be either equal to RegID, or it must reference a</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// super-register of RegID.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// If RenameAs is a super-register of RegID, then a write to RegID has always</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// a false dependency on RenameAs. The only exception is for when the write</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// implicitly clears the upper portion of the underlying register.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// If a write clears its super-registers, then it is renamed as `RenameAs`.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> IsWriteZero = WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ade56a94cb586991cf9605301d237cdbe">isWriteZero</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">bool</span> IsEliminated = WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a2ef5fc00361f8a5d6ae99531232c1fe1">isEliminated</a>();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">bool</span> ShouldAllocatePhysRegs = !IsWriteZero &amp;&amp; !IsEliminated;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RRI = RegisterMappings[RegID].second;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a482b726cdf5b63b3abf757eab5f84992">setPRF</a>(RRI.IndexPlusCost.first);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">if</span> (RRI.RenameAs &amp;&amp; RRI.RenameAs != RegID) {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    RegID = RRI.RenameAs;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;OtherWrite = RegisterMappings[RegID].first;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">if</span> (!WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>()) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="comment">// The processor keeps the definition of `RegID` together with register</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="comment">// `RenameAs`. Since this partial write is not renamed, no physical</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="comment">// register is allocated.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      ShouldAllocatePhysRegs = <span class="keyword">false</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *OtherWS = OtherWrite.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>();</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">if</span> (OtherWS &amp;&amp; (OtherWrite.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>() != Write.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>())) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">// This partial write has a false dependency on RenameAs.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsEliminated &amp;&amp; <span class="stringliteral">&quot;Unexpected partial update!&quot;</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        OtherWS-&gt;<a class="code" href="classllvm_1_1mca_1_1WriteState.html#afb4ddf31a851451dfa623aec7ceef3c4">addUser</a>(OtherWrite.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>(), &amp;WS);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// Update zero registers.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> ZeroRegisterID =</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>() ? RegID : WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (IsWriteZero) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(ZeroRegisterID);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(ZeroRegisterID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a155466c9ea0a2bd00e09c62fdce2c052">clearBit</a>(ZeroRegisterID);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(ZeroRegisterID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a155466c9ea0a2bd00e09c62fdce2c052">clearBit</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// If this is move has been eliminated, then the call to tryEliminateMove</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// should have already updated all the register mappings.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">if</span> (!IsEliminated) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Update the mapping for register RegID including its sub-registers.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    RegisterMappings[RegID].first = Write;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    RegisterMappings[RegID].second.AliasRegID = 0U;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].first = Write;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].second.AliasRegID = 0U;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// No physical registers are allocated for instructions that are optimized</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// in hardware. For example, zero-latency data-dependency breaking</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// instructions don&#39;t consume physical registers.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (ShouldAllocatePhysRegs)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      allocatePhysRegs(RegisterMappings[RegID].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>, UsedPhysRegs);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">if</span> (!WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>())</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span> (!IsEliminated) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].first = Write;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].second.AliasRegID = 0U;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">if</span> (IsWriteZero)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      ZeroRegisters.<a class="code" href="classllvm_1_1APInt.html#a155466c9ea0a2bd00e09c62fdce2c052">clearBit</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;}</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">  243</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">RegisterFile::removeRegisterWrite</a>(</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS, <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// Early exit if this write was eliminated. A write eliminated at register</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// renaming stage generates an alias, and it is not added to the PRF.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">if</span> (WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a2ef5fc00361f8a5d6ae99531232c1fe1">isEliminated</a>())</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID = WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegID != 0 &amp;&amp; <span class="stringliteral">&quot;Invalidating an already invalid register?&quot;</span>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a4b0e3ad228a270b6eec03e3dd19ddee7">getCyclesLeft</a>() != <a class="code" href="namespacellvm_1_1mca.html#af459dc58960b1471b00b72f450869f01">UNKNOWN_CYCLES</a> &amp;&amp;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;         <span class="stringliteral">&quot;Invalidating a write of unknown cycles!&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a4b0e3ad228a270b6eec03e3dd19ddee7">getCyclesLeft</a>() &lt;= 0 &amp;&amp; <span class="stringliteral">&quot;Invalid cycles left for this write!&quot;</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">bool</span> ShouldFreePhysRegs = !WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ade56a94cb586991cf9605301d237cdbe">isWriteZero</a>();</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RenameAs = RegisterMappings[RegID].second.RenameAs;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (RenameAs &amp;&amp; RenameAs != RegID) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    RegID = RenameAs;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">if</span> (!WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>()) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="comment">// Keep the definition of `RegID` together with register `RenameAs`.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      ShouldFreePhysRegs = <span class="keyword">false</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  }</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">if</span> (ShouldFreePhysRegs)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    freePhysRegs(RegisterMappings[RegID].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>, FreedPhysRegs);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR = RegisterMappings[RegID].first;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">if</span> (WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>() == &amp;WS)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#ae7a6f2c6fdccb0e00aa899b07c6b9223">invalidate</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;OtherWR = RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].first;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">if</span> (OtherWR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>() == &amp;WS)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      OtherWR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#ae7a6f2c6fdccb0e00aa899b07c6b9223">invalidate</a>();</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">if</span> (!WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>())</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;OtherWR = RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].first;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (OtherWR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>() == &amp;WS)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      OtherWR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#ae7a6f2c6fdccb0e00aa899b07c6b9223">invalidate</a>();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">  291</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">RegisterFile::tryEliminateMove</a>(<a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS, <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> RegisterMapping &amp;RMFrom = RegisterMappings[RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>()];</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keyword">const</span> RegisterMapping &amp;RMTo = RegisterMappings[WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>()];</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// From and To must be owned by the same PRF.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RRIFrom = RMFrom.second;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RRITo = RMTo.second;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> RegisterFileIndex = RRIFrom.IndexPlusCost.first;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (RegisterFileIndex != RRITo.IndexPlusCost.first)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// We only allow move elimination for writes that update a full physical</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// register. On X86, move elimination is possible with 32-bit general purpose</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="comment">// registers because writes to those registers are not partial writes.  If a</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">// register move is a partial write, then we conservatively assume that move</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">// elimination fails, since it would either trigger a partial update, or the</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// issue of a merge opcode.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// Note that this constraint may be lifted in future.  For example, we could</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// make this model more flexible, and let users customize the set of registers</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// (i.e. register classes) that allow move elimination.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// For now, we assume that there is a strong correlation between registers</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// that allow move elimination, and how those same registers are renamed in</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// hardware.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">if</span> (RRITo.RenameAs &amp;&amp; RRITo.RenameAs != WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>()) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// Early exit if the PRF doesn&#39;t support move elimination for this register.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">if</span> (!RegisterMappings[RRITo.RenameAs].second.AllowMoveElimination)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">if</span> (!WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">clearsSuperRegisters</a>())</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  RegisterMappingTracker &amp;RMT = RegisterFiles[RegisterFileIndex];</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">if</span> (RMT.MaxMoveEliminatedPerCycle &amp;&amp;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      RMT.NumMoveEliminated == RMT.MaxMoveEliminatedPerCycle)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordtype">bool</span> IsZeroMove = ZeroRegisters[RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>()];</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">if</span> (RMT.AllowZeroMoveEliminationOnly &amp;&amp; !IsZeroMove)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// Construct an alias.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> AliasedReg =</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      RRIFrom.RenameAs ? RRIFrom.RenameAs : RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>();</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> AliasReg = RRITo.RenameAs ? RRITo.RenameAs : WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RMAlias = RegisterMappings[AliasedReg].second;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (RMAlias.AliasRegID)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    AliasedReg = RMAlias.AliasRegID;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  RegisterMappings[AliasReg].second.AliasRegID = AliasedReg;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(AliasReg, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>.AliasRegID = AliasedReg;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (IsZeroMove) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a3b6261f033feca69cf5371672a1de218">setWriteZero</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ad09c1ee8730169fba0d9350b22904370">setReadZero</a>();</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#a7f5de599e82d9daefa5b6ada7ae0586a">setEliminated</a>();</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  RMT.NumMoveEliminated++;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keywordtype">void</span> RegisterFile::collectWrites(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;Writes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID = RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegID &amp;&amp; RegID &lt; RegisterMappings.size());</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;RegisterFile: collecting writes for register &quot;</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                    &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(RegID) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// Check if this is an alias.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RRI = RegisterMappings[RegID].second;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">if</span> (RRI.AliasRegID)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    RegID = RRI.AliasRegID;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR = RegisterMappings[RegID].first;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">if</span> (WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">isValid</a>())</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    Writes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(WR);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">// Handle potential partial register updates.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegID, &amp;MRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR = RegisterMappings[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].first;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">if</span> (WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">isValid</a>())</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      Writes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(WR);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">// Remove duplicate entries and resize the input vector.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">if</span> (Writes.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &gt; 1) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">sort</a>(Writes, [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;Lhs, <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;Rhs) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">return</span> Lhs.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>() &lt; Rhs.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>();</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    });</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keyword">auto</span> It = std::unique(Writes.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), Writes.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>());</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    Writes.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(std::distance(Writes.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), It));</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR : Writes) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS = *WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;[PRF] Found a dependent use of Register &quot;</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;             &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">getRegisterID</a>()) &lt;&lt; <span class="stringliteral">&quot; (defined by instruction #&quot;</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;             &lt;&lt; WR.<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>() &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  });</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">  398</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">RegisterFile::addRegisterRead</a>(<a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID = RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>();</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keyword">const</span> RegisterRenamingInfo &amp;RRI = RegisterMappings[RegID].second;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#a8d55abac05133a9d7fe14fec2827744a">setPRF</a>(RRI.IndexPlusCost.first);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#a3f5396f654e242b3b2f79cbd264fb0ff">isIndependentFromDef</a>())</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> (ZeroRegisters[RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">getRegisterID</a>()])</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ad09c1ee8730169fba0d9350b22904370">setReadZero</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;WriteRef, 4&gt;</a> DependentWrites;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  collectWrites(RS, DependentWrites);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#a9c3f4f3a17f1c2e8a0c40124b504a3e4">setDependentWrites</a>(DependentWrites.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>());</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// We know that this read depends on all the writes in DependentWrites.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">// For each write, check if we have ReadAdvance information, and use it</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// to figure out in how many cycles this read becomes available.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a> &amp;RD = RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#a8c3f1796f6d9263e2888ec9edf3cf742">getDescriptor</a>();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">SchedClassID</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR : DependentWrites) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS = *WR.getWriteState();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordtype">unsigned</span> WriteResID = WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#af7ade95e783ce5314942bf0d4f17d0d2">getWriteResourceID</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">int</span> ReadAdvance = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a1060a7c37903fcc791a20d9d0c994c25">getReadAdvanceCycles</a>(SC, RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a>, WriteResID);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    WS.<a class="code" href="classllvm_1_1mca_1_1WriteState.html#afb4ddf31a851451dfa623aec7ceef3c4">addUser</a>(WR.getSourceIndex(), &amp;RS, ReadAdvance);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;}</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">  427</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">RegisterFile::isAvailable</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Regs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> NumPhysRegs(<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>());</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">// Find how many new mappings must be created for each register file.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID : Regs) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keyword">const</span> RegisterRenamingInfo &amp;RRI = RegisterMappings[RegID].second;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keyword">const</span> IndexPlusCostPairTy &amp;Entry = RRI.IndexPlusCost;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">if</span> (Entry.first)</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      NumPhysRegs[Entry.first] += Entry.second;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    NumPhysRegs[0] += Entry.second;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordtype">unsigned</span> Response = 0;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = NumPhysRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">if</span> (!NumRegs)</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keyword">const</span> RegisterMappingTracker &amp;RMT = RegisterFiles[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> (!RMT.NumPhysRegs) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="comment">// The register file has an unbounded number of microarchitectural</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="comment">// registers.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    }</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (RMT.NumPhysRegs &lt; NumRegs) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="comment">// The current register file is too small. This may occur if the number of</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="comment">// microarchitectural registers in register file #0 was changed by the</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="comment">// users via flag -reg-file-size. Alternatively, the scheduling model</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="comment">// specified a too small number of registers for this register file.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Not enough registers in the register file.\n&quot;</span>);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="comment">// FIXME: Normalize the instruction register count to match the</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="comment">// NumPhysRegs value.  This is a highly unusual case, and is not expected</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="comment">// to occur.  This normalization is hiding an inconsistency in either the</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <span class="comment">// scheduling model or in the value that the user might have specified</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="comment">// for NumPhysRegs.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      NumRegs = RMT.NumPhysRegs;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (RMT.NumPhysRegs &lt; (RMT.NumUsedPhysRegs + NumRegs))</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      Response |= (1U &lt;&lt; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">return</span> Response;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;}</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">  475</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">RegisterFile::dump</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keyword">const</span> RegisterMapping &amp;<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a> = RegisterMappings[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keyword">const</span> RegisterRenamingInfo &amp;RRI = RM.second;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (ZeroRegisters[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]) {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(I) &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; I</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, PRF=&quot;</span> &lt;&lt; RRI.IndexPlusCost.first</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, Cost=&quot;</span> &lt;&lt; RRI.IndexPlusCost.second</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, RenameAs=&quot;</span> &lt;&lt; RRI.RenameAs &lt;&lt; <span class="stringliteral">&quot;, IsZero=&quot;</span> &lt;&lt; ZeroRegisters[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      RM.first.<a class="code" href="classllvm_1_1APInt.html#aa248cd211bcff0f457bf69b596805302">dump</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Register File #&quot;</span> &lt;&lt; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keyword">const</span> RegisterMappingTracker &amp;RMT = RegisterFiles[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n  TotalMappings:        &quot;</span> &lt;&lt; RMT.NumPhysRegs</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;           &lt;&lt; <span class="stringliteral">&quot;\n  NumUsedMappings:      &quot;</span> &lt;&lt; RMT.NumUsedPhysRegs &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;}</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon&lt; T &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html_a9ff9ca2e8dc9852ca39acfd5baf7db3e"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">llvm::mca::WriteRef::getWriteState</a></div><div class="ttdeci">const WriteState * getWriteState() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00611">Instruction.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_a2ef5fc00361f8a5d6ae99531232c1fe1"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#a2ef5fc00361f8a5d6ae99531232c1fe1">llvm::mca::WriteState::isEliminated</a></div><div class="ttdeci">bool isEliminated() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00190">Instruction.h:190</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00882">raw_ostream.cpp:882</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_afb4ddf31a851451dfa623aec7ceef3c4"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#afb4ddf31a851451dfa623aec7ceef3c4">llvm::mca::WriteState::addUser</a></div><div class="ttdeci">void addUser(unsigned IID, ReadState *Use, int ReadAdvance)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8cpp_source.html#l00071">Instruction.cpp:71</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_ade56a94cb586991cf9605301d237cdbe"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#ade56a94cb586991cf9605301d237cdbe">llvm::mca::WriteState::isWriteZero</a></div><div class="ttdeci">bool isWriteZero() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00189">Instruction.h:189</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a2055c0850627bf2b455c883667b78f3d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">llvm::mca::RegisterFile::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00475">RegisterFile.cpp:475</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a25dd8effff24d6d3273181f469154ee5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">llvm::mca::RegisterFile::addRegisterWrite</a></div><div class="ttdeci">void addRegisterWrite(WriteRef Write, MutableArrayRef&lt; unsigned &gt; UsedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00147">RegisterFile.cpp:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_af459dc58960b1471b00b72f450869f01"><div class="ttname"><a href="namespacellvm_1_1mca.html#af459dc58960b1471b00b72f450869f01">llvm::mca::UNKNOWN_CYCLES</a></div><div class="ttdeci">constexpr int UNKNOWN_CYCLES</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00034">Instruction.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_a3b6261f033feca69cf5371672a1de218"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#a3b6261f033feca69cf5371672a1de218">llvm::mca::WriteState::setWriteZero</a></div><div class="ttdeci">void setWriteZero()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00205">Instruction.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html">llvm::mca::ReadDescriptor</a></div><div class="ttdoc">A register read descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00065">Instruction.h:65</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a0457e08d3ce6386375193b36276f148d"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">llvm::mca::ReadDescriptor::SchedClassID</a></div><div class="ttdeci">unsigned SchedClassID</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00077">Instruction.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a51c3696cb86065fccf0e3fed349f1bdd"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">llvm::mca::RegisterFile::getNumRegisterFiles</a></div><div class="ttdeci">unsigned getNumRegisterFiles() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00226">RegisterFile.h:226</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_a951465efd9882020f7e30464e0af4c91"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#a951465efd9882020f7e30464e0af4c91">llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly</a></div><div class="ttdeci">bool AllowZeroMoveEliminationOnly</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00168">MCSchedule.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_ab48987b65ba62cc42cdfc9aa0b8218ea"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#ab48987b65ba62cc42cdfc9aa0b8218ea">llvm::mca::ReadState::getRegisterID</a></div><div class="ttdeci">MCPhysReg getRegisterID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00264">Instruction.h:264</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_a7f5de599e82d9daefa5b6ada7ae0586a"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#a7f5de599e82d9daefa5b6ada7ae0586a">llvm::mca::WriteState::setEliminated</a></div><div class="ttdeci">void setEliminated()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00206">Instruction.h:206</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ae84985c514afb246e14c45a0280e3f90"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00346">MCSchedule.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html_abd257701b8ad45e56d9954237782d9f4"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">llvm::mca::WriteRef::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00628">Instruction.h:628</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aa248cd211bcff0f457bf69b596805302"><div class="ttname"><a href="classllvm_1_1APInt.html#aa248cd211bcff0f457bf69b596805302">llvm::APInt::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdoc">debug method </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l02290">APInt.cpp:2290</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html_ae7a6f2c6fdccb0e00aa899b07c6b9223"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#ae7a6f2c6fdccb0e00aa899b07c6b9223">llvm::mca::WriteRef::invalidate</a></div><div class="ttdeci">void invalidate()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00613">Instruction.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_a8c3f1796f6d9263e2888ec9edf3cf742"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#a8c3f1796f6d9263e2888ec9edf3cf742">llvm::mca::ReadState::getDescriptor</a></div><div class="ttdeci">const ReadDescriptor &amp; getDescriptor() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00262">Instruction.h:262</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a994a10ff4f6e37857af3bd7e1a02cb99"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">llvm::mca::ReadDescriptor::UseIndex</a></div><div class="ttdeci">unsigned UseIndex</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00072">Instruction.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a334c8ec1d332c32d8c8d8cff78cc6deb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">llvm::mca::RegisterFile::isAvailable</a></div><div class="ttdeci">unsigned isAvailable(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00427">RegisterFile.cpp:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a33f9f862dca8ee0f23bff5941bf433d8"><div class="ttname"><a href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">llvm::APInt::setBit</a></div><div class="ttdeci">void setBit(unsigned BitPosition)</div><div class="ttdoc">Set a given bit to 1. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01436">APInt.h:1436</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00227">Instruction.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html">llvm::MCRegisterFileDesc</a></div><div class="ttdoc">A register file descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00157">MCSchedule.h:157</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterCostEntry_html"><div class="ttname"><a href="structllvm_1_1MCRegisterCostEntry.html">llvm::MCRegisterCostEntry</a></div><div class="ttdoc">Specify the cost of a register definition in terms of number of physical register allocated at regist...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00142">MCSchedule.h:142</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html">llvm::MCExtraProcessorInfo</a></div><div class="ttdoc">Provide extra details about the machine processor. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00177">MCSchedule.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_ad09c1ee8730169fba0d9350b22904370"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#ad09c1ee8730169fba0d9350b22904370">llvm::mca::ReadState::setReadZero</a></div><div class="ttdeci">void setReadZero()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00283">Instruction.h:283</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_aeb3b0f7582e43cf531fbade653b457c8"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#aeb3b0f7582e43cf531fbade653b457c8">llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle</a></div><div class="ttdeci">uint16_t MaxMovesEliminatedPerCycle</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00165">MCSchedule.h:165</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a155466c9ea0a2bd00e09c62fdce2c052"><div class="ttname"><a href="classllvm_1_1APInt.html#a155466c9ea0a2bd00e09c62fdce2c052">llvm::APInt::clearBit</a></div><div class="ttdeci">void clearBit(unsigned BitPosition)</div><div class="ttdoc">Set a given bit to 0. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01510">APInt.h:1510</a></div></div>
<div class="ttc" id="RegisterFile_8h_html"><div class="ttname"><a href="RegisterFile_8h.html">RegisterFile.h</a></div><div class="ttdoc">This file defines a register mapping file class. </div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_ad292021eb6613f2b9b807104f43b314b"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#ad292021eb6613f2b9b807104f43b314b">llvm::mca::WriteState::getRegisterID</a></div><div class="ttdeci">MCPhysReg getRegisterID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00162">Instruction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_a4b0e3ad228a270b6eec03e3dd19ddee7"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#a4b0e3ad228a270b6eec03e3dd19ddee7">llvm::mca::WriteState::getCyclesLeft</a></div><div class="ttdeci">int getCyclesLeft() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00160">Instruction.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00300">ArrayRef.h:300</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a20ed429316e50733da37685169d39f68"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a20ed429316e50733da37685169d39f68">llvm::MCSchedModel::hasExtraProcessorInfo</a></div><div class="ttdeci">bool hasExtraProcessorInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00315">MCSchedule.h:315</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_aef3f56d3be3e6b17489025d9ecdf41f0"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#aef3f56d3be3e6b17489025d9ecdf41f0">llvm::MCRegisterFileDesc::NumPhysRegs</a></div><div class="ttdeci">uint16_t NumPhysRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00159">MCSchedule.h:159</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a32ae018fc5ca938337d0a3a0a48b4eeb"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a32ae018fc5ca938337d0a3a0a48b4eeb">llvm::MCExtraProcessorInfo::RegisterFiles</a></div><div class="ttdeci">const MCRegisterFileDesc * RegisterFiles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00182">MCSchedule.h:182</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a9d1dda94e57c587ddfcf918ee75630c6"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">llvm::mca::RegisterFile::RegisterFile</a></div><div class="ttdeci">RegisterFile(const MCSchedModel &amp;SM, const MCRegisterInfo &amp;mri, unsigned NumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00025">RegisterFile.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab8e1321ecb267615f4f4be14b92cf03a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00649">MCRegisterInfo.h:649</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00587">MCRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a7a65825cbd0e2859b88d170184507982"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">llvm::mca::RegisterFile::removeRegisterWrite</a></div><div class="ttdeci">void removeRegisterWrite(const WriteState &amp;WS, MutableArrayRef&lt; unsigned &gt; FreedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00243">RegisterFile.cpp:243</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_ad9fc8de62fd24f428b44c1085497d811"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#ad9fc8de62fd24f428b44c1085497d811">llvm::MCExtraProcessorInfo::RegisterCostTable</a></div><div class="ttdeci">const MCRegisterCostEntry * RegisterCostTable</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00184">MCSchedule.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_a9c3f4f3a17f1c2e8a0c40124b504a3e4"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#a9c3f4f3a17f1c2e8a0c40124b504a3e4">llvm::mca::ReadState::setDependentWrites</a></div><div class="ttdeci">void setDependentWrites(unsigned Writes)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00277">Instruction.h:277</a></div></div>
<div class="ttc" id="namespacellvm_html_a74cdbd1e4f731e7d7cd83461b8b1de0b"><div class="ttname"><a href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a></div><div class="ttdeci">void sort(IteratorTy Start, IteratorTy End)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01114">STLExtras.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html">llvm::mca::WriteState</a></div><div class="ttdoc">Tracks uses of a register definition (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00099">Instruction.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00375">PPCISelLowering.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html">llvm::mca::WriteRef</a></div><div class="ttdoc">A reference to a register write. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00602">Instruction.h:602</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_a3f5396f654e242b3b2f79cbd264fb0ff"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#a3f5396f654e242b3b2f79cbd264fb0ff">llvm::mca::ReadState::isIndependentFromDef</a></div><div class="ttdeci">bool isIndependentFromDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00272">Instruction.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_a482b726cdf5b63b3abf757eab5f84992"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#a482b726cdf5b63b3abf757eab5f84992">llvm::mca::WriteState::setPRF</a></div><div class="ttdeci">void setPRF(unsigned PRF)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00212">Instruction.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html_a20af3b12bfc186241f64184daf799a31"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">llvm::mca::WriteRef::getSourceIndex</a></div><div class="ttdeci">unsigned getSourceIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00610">Instruction.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_aa27ad78489e8c685d427e45e6c4bc14d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">llvm::mca::RegisterFile::addRegisterRead</a></div><div class="ttdeci">void addRegisterRead(ReadState &amp;RS, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00398">RegisterFile.cpp:398</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="MCA_2Instruction_8h_html"><div class="ttname"><a href="MCA_2Instruction_8h.html">Instruction.h</a></div><div class="ttdoc">This file defines abstractions used by the Pipeline to model register reads, register writes and inst...</div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a8f5e9720a8d6dff9e445745a342b9af8"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">llvm::mca::RegisterFile::tryEliminateMove</a></div><div class="ttdeci">bool tryEliminateMove(WriteState &amp;WS, ReadState &amp;RS)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00291">RegisterFile.cpp:291</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a23b6e90f86d3e3d526ec38299cd6d9ed"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a23b6e90f86d3e3d526ec38299cd6d9ed">llvm::MCSchedModel::getExtraProcessorInfo</a></div><div class="ttdeci">const MCExtraProcessorInfo &amp; getExtraProcessorInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00322">MCSchedule.h:322</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_a8d55abac05133a9d7fe14fec2827744a"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#a8d55abac05133a9d7fe14fec2827744a">llvm::mca::ReadState::setPRF</a></div><div class="ttdeci">void setPRF(unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00284">Instruction.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_af7ade95e783ce5314942bf0d4f17d0d2"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#af7ade95e783ce5314942bf0d4f17d0d2">llvm::mca::WriteState::getWriteResourceID</a></div><div class="ttdeci">unsigned getWriteResourceID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00161">Instruction.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a1060a7c37903fcc791a20d9d0c994c25"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a1060a7c37903fcc791a20d9d0c994c25">llvm::MCSubtargetInfo::getReadAdvanceCycles</a></div><div class="ttdeci">int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, unsigned WriteResID) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00177">MCSubtargetInfo.h:177</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_a5714a5dc80b5451d790b4fbe4f7e6917"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#a5714a5dc80b5451d790b4fbe4f7e6917">llvm::MCRegisterFileDesc::NumRegisterCostEntries</a></div><div class="ttdeci">uint16_t NumRegisterCostEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00160">MCSchedule.h:160</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html_ab72ba7cf8bf88e7d8c3dcb3a20b1078c"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">llvm::mca::WriteState::clearsSuperRegisters</a></div><div class="ttdeci">bool clearsSuperRegisters() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00188">Instruction.h:188</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="structllvm_1_1MCExtraProcessorInfo_html_a909d97fec8e1d93422de35116ccd09c3"><div class="ttname"><a href="structllvm_1_1MCExtraProcessorInfo.html#a909d97fec8e1d93422de35116ccd09c3">llvm::MCExtraProcessorInfo::NumRegisterFiles</a></div><div class="ttdeci">unsigned NumRegisterFiles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00183">MCSchedule.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_af15578b4490afbb57377b0ee83d376bb"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget&amp;#39;s CPU. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00156">MCSubtargetInfo.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a55d698cb7776a4b4a824bd6450662e94"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">llvm::mca::RegisterFile::cycleStart</a></div><div class="ttdeci">void cycleStart()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00061">RegisterFile.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab9fbd0d154ab99458acf91eb9add02f4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00536">MCRegisterInfo.h:536</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html_ac378f13d35f85d5cb1d461c26dbb8b33"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html#ac378f13d35f85d5cb1d461c26dbb8b33">llvm::MCRegisterFileDesc::RegisterCostEntryIdx</a></div><div class="ttdeci">uint16_t RegisterCostEntryIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00162">MCSchedule.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
