\begin{center} %%%\begin{singlespace}

\lstinputlisting[language=VHDL, firstline=51]{design_files/addersubtractor.vhd}
Figure 2.  VHDL code for the circuit in Figure 1 (Part {\it b}).
\end{center}
