#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr  6 16:04:30 2020
# Process ID: 24356
# Current directory: C:/Users/lucas/Documents/fpga/lab8/lab8_2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33244 C:\Users\lucas\Documents\fpga\lab8\lab8_2_1\lab8_2_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab8/lab8_2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 805.043 ; gain = 154.301
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_2_1_behav xil_defaultlib.testbench8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_2_1_behav xil_defaultlib.testbench8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench8_2_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/testbench8_2_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/testbench8_2_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  6 16:05:11 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  6 16:05:11 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 824.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench8_2_1_behav -key {Behavioral:sim_1:Functional:testbench8_2_1} -tclbatch {testbench8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 843.145 ; gain = 18.813
export_ip_user_files -of_objects  [get_files C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench8_2_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench8_2_1.v
file delete -force C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench8_2_1.v
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 861.188 ; gain = 5.852
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/testbench_8_2_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/xsim.dir/testbench_8_2_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  6 16:06:46 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  6 16:06:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 861.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 861.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
add_bp {C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v} 40
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/glbl.v" Line 59
run 100 ns
Stopped at time : 1 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 40
step
Stopped at time : 1 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 43
step
Stopped at time : 1 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 44
step
Stopped at time : 1 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 46
step
Stopped at time : 2 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 46
run 100 ns
Stopped at time : 2 ns : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
Stopped at time : 0 fs : File "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
remove_bps -file {C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v} -line 40
add_bp {C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v} 40
remove_bps -file {C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v} -line 40
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 873.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 873.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_8_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_8_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/testbench_8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_8_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
"xelab -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d75984d950f7410f90a33c5d1d940bbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_8_2_1_behav xil_defaultlib.testbench_8_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.testbench_8_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_8_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_8_2_1_behav -key {Behavioral:sim_1:Functional:testbench_8_2_1} -tclbatch {testbench_8_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_8_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_8_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 873.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/testbench8_2_1.v]
set_property used_in_simulation true [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/testbench8_2_1.v]
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/testbench8_2_1.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/testbench8_2_1.v]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr  6 17:05:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.runs/synth_1/runme.log
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/testbench8_2_1.v]
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/testbench8_2_1.v]
update_compile_order -fileset sources_1
file mkdir C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new/counter.v w ]
add_files C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
remove_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new/counter.v
file delete -force C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/new/counter.v
add_files -norecurse -scan_for_includes C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/counter.v
import_files -norecurse C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.srcs/sources_1/imports/new/counter.v
launch_runs synth_1 -jobs 8
[Mon Apr  6 17:14:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.runs/synth_1/runme.log
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_1/lab8_2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab8_2_3
current_project lab8_2_1
create_dashboard_gadget -name {gadget_2} -type utilization
gadget_2
set_property reports {impl_1#impl_1_place_report_utilization_0} [get_dashboard_gadgets [list {gadget_2}]]
1
set_property incl_new_reports false [get_dashboard_gadgets [list {gadget_2}]]
set_property run.step all_stages [get_dashboard_gadgets [list {gadget_2}]]
1
launch_runs synth_1 impl_1 -jobs 8
ERROR: [Common 17-69] Command failed:  Run 'synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run synth_1'.
current_project lab8_2_3
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'DUT'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1245.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.805 ; gain = 544.035
create_report_config -report_name c_counter_binary_0_synth_1_synth_report_utilization_1 -step synth_design -report_type report_utilization -run c_counter_binary_0_synth_1
current_project lab8_2_2
current_project lab8_2_3
report_utilization -name utilization_1
current_project lab8_2_2
close_project
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/counter.v
import_files -norecurse C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/counter.v
update_compile_order -fileset sources_1
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab8_2_4
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr  6 17:27:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.runs/synth_1/runme.log
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.srcs/sources_1/imports/new/testbench8_2_1.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.srcs/sources_1/imports/new/testbench8_2_1.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr  6 17:27:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucas/Documents/fpga/lab8/lab8_2_4/lab8_2_4.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'DUT'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2082.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project lab8_2_3
current_project lab8_2_4
report_utilization -name utilization_1
current_project lab8_2_1
close_project
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_2_2/lab8_2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2295.855 ; gain = 13.414
update_compile_order -fileset sources_1
current_project lab8_2_4
current_project lab8_3_2
file mkdir C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v w ]
add_files C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim/xsim.dir/testbench7_2_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim/xsim.dir/testbench7_2_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  6 19:54:06 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  6 19:54:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.387 ; gain = 2.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.039 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.039 ; gain = 0.000
run 1 ms
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2406.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.238 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.250 ; gain = 0.000
run 1 ms
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.941 ; gain = 8.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench7_2_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench7_2_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_2_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
"xelab -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ae99a006d3c46c8ab98a3ba87906817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench7_2_1_behav xil_defaultlib.testbench7_2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.testbench7_2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_2_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench7_2_1_behav -key {Behavioral:sim_1:Functional:testbench7_2_1} -tclbatch {testbench7_2_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench7_2_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench7_2_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.941 ; gain = 0.000
run 1 ms
set_property used_in_implementation false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v]
set_property used_in_synthesis false [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v]
launch_runs synth_1 -jobs 8
[Mon Apr  6 20:27:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_3_2/lab8_3_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2441.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project lab8_2_3
close_project
current_project lab8_2_4
close_project
open_project C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Output_Width {12} CONFIG.Restrict_Count {false} CONFIG.CE {false}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
export_ip_user_files -of_objects [get_files C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
launch_runs -jobs 8 c_counter_binary_0_synth_1
[Mon Apr  6 20:44:11 2020] Launched c_counter_binary_0_synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.runs/c_counter_binary_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.ip_user_files -ipstatic_source_dir C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.cache/compile_simlib/modelsim} {questa=C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.cache/compile_simlib/questa} {riviera=C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.cache/compile_simlib/riviera} {activehdl=C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_project
current_project lab8_3_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 20:47:54 2020...
