<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_nlp</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.700</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11751446</Best-caseLatency>
            <Average-caseLatency>112263446</Average-caseLatency>
            <Worst-caseLatency>212775446</Worst-caseLatency>
            <Best-caseRealTimeLatency>53.410 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.510 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.967 sec</Worst-caseRealTimeLatency>
            <Interval-min>11751447</Interval-min>
            <Interval-max>212775447</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_100_10>
                <Slack>3.32</Slack>
                <TripCount>240</TripCount>
                <Latency>
                    <range>
                        <min>11722560</min>
                        <max>212746560</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>53279036</min>
                        <max>966933131</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>48844</min>
                        <max>886444</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_100_10>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>output.cpp:100</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_100_10>
                    <Name>VITIS_LOOP_100_10</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:100</SourceLocation>
                </VITIS_LOOP_100_10>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>450</BRAM_18K>
            <DSP>42</DSP>
            <FF>50927</FF>
            <LUT>65453</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_nlp</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_501</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>501</ID>
                    <BindInstances>add_ln56_1_fu_2340_p2 add_ln56_fu_2833_p2 mul_8ns_10ns_17_1_1_U30 add_ln61_1_fu_3633_p2 mul_8ns_10ns_17_1_1_U16 add_ln61_2_fu_2875_p2 mul_8ns_10ns_17_1_1_U17 add_ln61_3_fu_2925_p2 mul_8ns_10ns_17_1_1_U18 add_ln61_4_fu_3018_p2 mul_8ns_10ns_17_1_1_U19 add_ln61_5_fu_3067_p2 mul_8ns_10ns_17_1_1_U20 add_ln61_6_fu_3154_p2 mul_8ns_10ns_17_1_1_U21 add_ln61_7_fu_3203_p2 mul_8ns_10ns_17_1_1_U22 add_ln61_8_fu_3290_p2 mul_8ns_10ns_17_1_1_U23 add_ln61_9_fu_3339_p2 mul_8ns_10ns_17_1_1_U24 add_ln61_10_fu_3455_p2 mul_8ns_10ns_17_1_1_U25 add_ln61_11_fu_3504_p2 mul_8ns_10ns_17_1_1_U26 add_ln61_12_fu_3553_p2 mul_8ns_10ns_17_1_1_U27 add_ln61_13_fu_3602_p2 mul_8ns_10ns_17_1_1_U28 add_ln61_14_fu_3659_p2 mul_8ns_10ns_17_1_1_U29 add_ln61_15_fu_3708_p2 add_ln61_fu_3794_p2 add_ln57_fu_2529_p2 add_ln57_1_fu_2534_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5_fu_523</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>523</ID>
                    <BindInstances>add_ln66_1_fu_4427_p2 add_ln66_fu_4439_p2 mul_8ns_10ns_17_1_1_U66 add_ln71_fu_5004_p2 mul_8ns_10ns_17_1_1_U76 add_ln71_1_fu_5877_p2 mul_8ns_10ns_17_1_1_U67 add_ln71_2_fu_5017_p2 mul_8ns_10ns_17_1_1_U68 add_ln71_3_fu_5159_p2 mul_8ns_10ns_17_1_1_U69 add_ln71_4_fu_5238_p2 mul_8ns_10ns_17_1_1_U70 add_ln71_5_fu_5374_p2 mul_8ns_10ns_17_1_1_U71 add_ln71_6_fu_5453_p2 mul_8ns_10ns_17_1_1_U72 add_ln71_7_fu_5551_p2 mul_8ns_10ns_17_1_1_U73 add_ln71_8_fu_5630_p2 mul_8ns_10ns_17_1_1_U74 add_ln71_9_fu_5747_p2 mul_8ns_10ns_17_1_1_U75 add_ln71_10_fu_5793_p2 add_ln70_fu_5953_p2 add_ln71_11_fu_5962_p2 mul_8ns_10ns_17_1_1_U77 add_ln71_12_fu_6004_p2 mul_8ns_10ns_17_1_1_U78 add_ln71_13_fu_6016_p2 mul_8ns_10ns_17_1_1_U79 add_ln71_14_fu_6024_p2 mul_8ns_10ns_17_1_1_U80 add_ln71_15_fu_6032_p2 mul_8ns_10ns_17_1_1_U81 add_ln71_16_fu_6040_p2 add_ln67_fu_4685_p2 add_ln67_1_fu_4690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_560</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>560</ID>
                    <BindInstances>add_ln76_1_fu_4427_p2 add_ln76_fu_4439_p2 mul_8ns_10ns_17_1_1_U131 add_ln81_fu_5004_p2 mul_8ns_10ns_17_1_1_U141 add_ln81_1_fu_5877_p2 mul_8ns_10ns_17_1_1_U132 add_ln81_2_fu_5017_p2 mul_8ns_10ns_17_1_1_U133 add_ln81_3_fu_5159_p2 mul_8ns_10ns_17_1_1_U134 add_ln81_4_fu_5238_p2 mul_8ns_10ns_17_1_1_U135 add_ln81_5_fu_5374_p2 mul_8ns_10ns_17_1_1_U136 add_ln81_6_fu_5453_p2 mul_8ns_10ns_17_1_1_U137 add_ln81_7_fu_5551_p2 mul_8ns_10ns_17_1_1_U138 add_ln81_8_fu_5630_p2 mul_8ns_10ns_17_1_1_U139 add_ln81_9_fu_5747_p2 mul_8ns_10ns_17_1_1_U140 add_ln81_10_fu_5793_p2 add_ln80_fu_5953_p2 add_ln81_11_fu_5962_p2 mul_8ns_10ns_17_1_1_U142 add_ln81_12_fu_6004_p2 mul_8ns_10ns_17_1_1_U143 add_ln81_13_fu_6016_p2 mul_8ns_10ns_17_1_1_U144 add_ln81_14_fu_6024_p2 mul_8ns_10ns_17_1_1_U145 add_ln81_15_fu_6032_p2 mul_8ns_10ns_17_1_1_U146 add_ln81_16_fu_6040_p2 add_ln77_fu_4685_p2 add_ln77_1_fu_4690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_101_11_fu_597</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_101_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>597</ID>
                    <BindInstances>add_ln101_fu_453_p2 add_ln104_fu_463_p2 add_ln113_fu_526_p2 fmul_32ns_32ns_32_4_max_dsp_1_U181 add_ln118_fu_540_p2 fmul_32ns_32ns_32_4_max_dsp_1_U182 add_ln123_fu_554_p2 fmul_32ns_32ns_32_4_max_dsp_1_U183 add_ln128_fu_568_p2 fmul_32ns_32ns_32_4_max_dsp_1_U184 add_ln133_fu_582_p2 fmul_32ns_32ns_32_4_max_dsp_1_U185 add_ln138_fu_596_p2 fmul_32ns_32ns_32_4_max_dsp_1_U186 add_ln143_fu_610_p2 add_ln148_fu_624_p2 add_ln153_fu_638_p2 fmul_32ns_32ns_32_4_max_dsp_1_U181 add_ln158_fu_652_p2 fmul_32ns_32ns_32_4_max_dsp_1_U182 add_ln163_fu_666_p2 fmul_32ns_32ns_32_4_max_dsp_1_U183 add_ln168_fu_680_p2 fmul_32ns_32ns_32_4_max_dsp_1_U184 add_ln173_fu_694_p2 fmul_32ns_32ns_32_4_max_dsp_1_U185</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13_fu_619</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>619</ID>
                    <BindInstances>add_ln179_1_fu_10115_p2 add_ln179_fu_10127_p2 empty_33_fu_10159_p2 mul_7ns_9ns_15_1_1_U232 add_ln192_fu_10395_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln210_fu_10496_p2 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln224_fu_10559_p2 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 add_ln238_fu_10657_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln252_fu_10755_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln266_fu_10853_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 add_ln280_fu_10951_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln294_fu_11049_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln308_fu_11147_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 add_ln322_fu_11245_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln336_fu_11343_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U245 add_ln360_fu_11463_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U258 add_ln528_fu_12396_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U271 add_ln696_fu_13329_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U284 add_ln864_fu_14262_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U297 add_ln1032_fu_15195_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U310 add_ln1200_fu_16128_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U323 add_ln1368_fu_17061_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U336 add_ln1536_fu_17994_p2 fadd_32ns_32ns_32_4_no_dsp_1_U206 fadd_32ns_32ns_32_4_no_dsp_1_U206 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_7ns_9ns_15_1_1_U349 add_ln1704_fu_18927_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 grp_fu_7935_p2 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 grp_fu_10082_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 mul_64ns_66ns_129_5_1_U210 add_ln1858_fu_19796_p2 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U207 add_ln180_fu_19841_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v2_U v2_1_U v2_2_U v2_3_U v2_4_U v2_5_U v2_6_U v2_7_U v2_8_U v2_9_U v2_10_U v2_11_U v2_12_U v2_13_U v2_14_U v3_U v3_1_U v3_2_U v3_3_U v3_4_U v3_5_U v3_6_U v3_7_U v3_8_U v3_9_U v3_10_U v3_11_U v3_12_U v3_13_U v3_14_U v3_15_U v3_16_U v3_17_U v3_18_U v3_19_U v3_20_U v3_21_U v3_22_U fmul_32ns_32ns_32_4_max_dsp_1_U452 v3_24_U v3_25_U v3_26_U v3_27_U v3_28_U v3_29_U v4_U fmul_32ns_32ns_32_4_max_dsp_1_U453 v4_2_U v4_3_U v4_4_U v4_5_U v4_6_U v4_7_U v4_8_U v4_9_U v4_10_U v4_11_U v4_12_U v4_13_U v4_14_U v4_15_U v4_16_U v4_17_U v4_18_U v4_19_U v4_20_U v4_21_U v4_22_U v4_23_U v4_24_U v4_25_U v4_26_U v4_27_U v4_28_U v4_29_U add_ln100_1_fu_785_p2 add_ln100_fu_797_p2 empty_36_fu_853_p2 add_ln100_2_fu_865_p2 control_s_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2</Name>
            <Loops>
                <VITIS_LOOP_56_1_VITIS_LOOP_57_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28812</Best-caseLatency>
                    <Average-caseLatency>28812</Average-caseLatency>
                    <Worst-caseLatency>28812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.131 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.131 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.131 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1_VITIS_LOOP_57_2>
                        <Name>VITIS_LOOP_56_1_VITIS_LOOP_57_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3600</TripCount>
                        <Latency>28810</Latency>
                        <AbsoluteTimeLatency>0.131 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_1_VITIS_LOOP_57_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:57</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_1_VITIS_LOOP_57_2>
                            <Name>VITIS_LOOP_56_1_VITIS_LOOP_57_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:57</SourceLocation>
                        </VITIS_LOOP_56_1_VITIS_LOOP_57_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3727</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6183</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_2340_p2" SOURCE="output.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2833_p2" SOURCE="output.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U30" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_3633_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U16" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_2875_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U17" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_2925_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U18" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_3018_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U19" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_3067_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U20" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_3154_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U21" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_3203_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U22" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_3290_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U23" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_3339_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U24" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_3455_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U25" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_3504_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U26" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_3553_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U27" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_13_fu_3602_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U28" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_14_fu_3659_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U29" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_15_fu_3708_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_3794_p2" SOURCE="output.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_2529_p2" SOURCE="output.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_2534_p2" SOURCE="output.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5</Name>
            <Loops>
                <VITIS_LOOP_66_4_VITIS_LOOP_67_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24973</Best-caseLatency>
                    <Average-caseLatency>24973</Average-caseLatency>
                    <Worst-caseLatency>24973</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24973</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_4_VITIS_LOOP_67_5>
                        <Name>VITIS_LOOP_66_4_VITIS_LOOP_67_5</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3120</TripCount>
                        <Latency>24971</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_4_VITIS_LOOP_67_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_66_4_VITIS_LOOP_67_5>
                            <Name>VITIS_LOOP_66_4_VITIS_LOOP_67_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:67</SourceLocation>
                        </VITIS_LOOP_66_4_VITIS_LOOP_67_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4124</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9394</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_4427_p2" SOURCE="output.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_4439_p2" SOURCE="output.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U66" SOURCE="output.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_5004_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U76" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_5877_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U67" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_5017_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U68" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_5159_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U69" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_4_fu_5238_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U70" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_5_fu_5374_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U71" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_6_fu_5453_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U72" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_7_fu_5551_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U73" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_8_fu_5630_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U74" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_9_fu_5747_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U75" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_10_fu_5793_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_5953_p2" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_11_fu_5962_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U77" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_12_fu_6004_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U78" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_13_fu_6016_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U79" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_14_fu_6024_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U80" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_15_fu_6032_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U81" SOURCE="output.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_16_fu_6040_p2" SOURCE="output.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_4685_p2" SOURCE="output.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_4_VITIS_LOOP_67_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_4690_p2" SOURCE="output.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8</Name>
            <Loops>
                <VITIS_LOOP_76_7_VITIS_LOOP_77_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24973</Best-caseLatency>
                    <Average-caseLatency>24973</Average-caseLatency>
                    <Worst-caseLatency>24973</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.114 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.114 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24973</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_7_VITIS_LOOP_77_8>
                        <Name>VITIS_LOOP_76_7_VITIS_LOOP_77_8</Name>
                        <Slack>3.32</Slack>
                        <TripCount>3120</TripCount>
                        <Latency>24971</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_7_VITIS_LOOP_77_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_7_VITIS_LOOP_77_8>
                            <Name>VITIS_LOOP_76_7_VITIS_LOOP_77_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>output.cpp:77</SourceLocation>
                        </VITIS_LOOP_76_7_VITIS_LOOP_77_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4124</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9394</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_4427_p2" SOURCE="output.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_4439_p2" SOURCE="output.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U131" SOURCE="output.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_5004_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U141" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_5877_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U132" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_5017_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U133" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_3_fu_5159_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U134" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_4_fu_5238_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U135" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_5_fu_5374_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U136" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_6_fu_5453_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U137" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_7_fu_5551_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U138" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_8_fu_5630_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U139" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_9_fu_5747_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U140" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_10_fu_5793_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_5953_p2" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_11_fu_5962_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U142" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_12_fu_6004_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U143" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_13_fu_6016_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U144" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_14_fu_6024_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U145" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_15_fu_6032_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U146" SOURCE="output.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_16_fu_6040_p2" SOURCE="output.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_4685_p2" SOURCE="output.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_7_VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_4690_p2" SOURCE="output.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_101_11</Name>
            <Loops>
                <VITIS_LOOP_101_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.362</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.177 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.177 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.177 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_101_11>
                        <Name>VITIS_LOOP_101_11</Name>
                        <Slack>3.32</Slack>
                        <TripCount>16</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.168 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_101_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_101_11>
                            <Name>VITIS_LOOP_101_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>output.cpp:101</SourceLocation>
                        </VITIS_LOOP_101_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3724</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1989</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_453_p2" SOURCE="output.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_463_p2" SOURCE="output.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_526_p2" SOURCE="output.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="output.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_540_p2" SOURCE="output.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="output.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_554_p2" SOURCE="output.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U183" SOURCE="output.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_568_p2" SOURCE="output.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="output.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_582_p2" SOURCE="output.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="output.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="v20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_596_p2" SOURCE="output.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="output.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_610_p2" SOURCE="output.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_624_p2" SOURCE="output.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_638_p2" SOURCE="output.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="output.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_652_p2" SOURCE="output.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="output.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_666_p2" SOURCE="output.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U183" SOURCE="output.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="v32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_680_p2" SOURCE="output.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="output.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_694_p2" SOURCE="output.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_101_11" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="output.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13</Name>
            <Loops>
                <VITIS_LOOP_179_12_VITIS_LOOP_180_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.700</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48801</Best-caseLatency>
                    <Average-caseLatency>467601</Average-caseLatency>
                    <Worst-caseLatency>886401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.222 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.029 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48801 ~ 886401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_179_12_VITIS_LOOP_180_13>
                        <Name>VITIS_LOOP_179_12_VITIS_LOOP_180_13</Name>
                        <Slack>3.32</Slack>
                        <TripCount>400</TripCount>
                        <Latency>48800 ~ 886400</Latency>
                        <AbsoluteTimeLatency>0.222 ms ~ 4.029 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>122</min>
                                <max>2216</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>122 ~ 2216</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_179_12_VITIS_LOOP_180_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:180</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_179_12_VITIS_LOOP_180_13>
                            <Name>VITIS_LOOP_179_12_VITIS_LOOP_180_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>output.cpp:179</SourceLocation>
                        </VITIS_LOOP_179_12_VITIS_LOOP_180_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>23729</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>23992</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_1_fu_10115_p2" SOURCE="output.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_10127_p2" SOURCE="output.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_10159_p2" SOURCE="output.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U232" SOURCE="output.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_10395_p2" SOURCE="output.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="v49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="v60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_10496_p2" SOURCE="output.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="v71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_10559_p2" SOURCE="output.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="v82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_10657_p2" SOURCE="output.cpp:238" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="v93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_10755_p2" SOURCE="output.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="v104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_10853_p2" SOURCE="output.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="v115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_10951_p2" SOURCE="output.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:281" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="v126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_11049_p2" SOURCE="output.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="v137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_11147_p2" SOURCE="output.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:318" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="v148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_11245_p2" SOURCE="output.cpp:322" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:323" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:332" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="v159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_11343_p2" SOURCE="output.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:346" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="v170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U245" SOURCE="output.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_11463_p2" SOURCE="output.cpp:360" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="v181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:365" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="v192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="v203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:403" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:403" STORAGESUBTYPE="" URAM="0" VARIABLE="v214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:407" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="v225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:421" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="v236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:435" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:444" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="v247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:458" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="v258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:473" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:473" STORAGESUBTYPE="" URAM="0" VARIABLE="v269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="v280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:491" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:501" STORAGESUBTYPE="" URAM="0" VARIABLE="v291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:515" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:515" STORAGESUBTYPE="" URAM="0" VARIABLE="v302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U258" SOURCE="output.cpp:519" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln528_fu_12396_p2" SOURCE="output.cpp:528" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="v313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:542" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:543" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:543" STORAGESUBTYPE="" URAM="0" VARIABLE="v324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:547" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:547" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:556" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="v335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:561" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:561" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:571" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:571" STORAGESUBTYPE="" URAM="0" VARIABLE="v346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:584" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:585" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:585" STORAGESUBTYPE="" URAM="0" VARIABLE="v357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:589" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:599" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:599" STORAGESUBTYPE="" URAM="0" VARIABLE="v368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:603" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:612" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:613" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:613" STORAGESUBTYPE="" URAM="0" VARIABLE="v379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:626" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:627" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:627" STORAGESUBTYPE="" URAM="0" VARIABLE="v390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:631" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:640" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:641" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:641" STORAGESUBTYPE="" URAM="0" VARIABLE="v401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:645" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:655" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:655" STORAGESUBTYPE="" URAM="0" VARIABLE="v412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:659" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:668" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="v423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:673" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:682" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:683" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:683" STORAGESUBTYPE="" URAM="0" VARIABLE="v434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U271" SOURCE="output.cpp:687" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln696_fu_13329_p2" SOURCE="output.cpp:696" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:697" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:697" STORAGESUBTYPE="" URAM="0" VARIABLE="v445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:701" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:710" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:711" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:711" STORAGESUBTYPE="" URAM="0" VARIABLE="v456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:715" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:715" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:724" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:725" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:725" STORAGESUBTYPE="" URAM="0" VARIABLE="v467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:729" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:729" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:738" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:739" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:739" STORAGESUBTYPE="" URAM="0" VARIABLE="v478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:743" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:753" STORAGESUBTYPE="" URAM="0" VARIABLE="v489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:757" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:766" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:767" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:767" STORAGESUBTYPE="" URAM="0" VARIABLE="v500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:771" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:780" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:781" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:781" STORAGESUBTYPE="" URAM="0" VARIABLE="v511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:785" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:794" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:795" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:795" STORAGESUBTYPE="" URAM="0" VARIABLE="v522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:799" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:808" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:809" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:809" STORAGESUBTYPE="" URAM="0" VARIABLE="v533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:813" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:822" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:823" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:823" STORAGESUBTYPE="" URAM="0" VARIABLE="v544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:827" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:836" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln836"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:837" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:837" STORAGESUBTYPE="" URAM="0" VARIABLE="v555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:841" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:850" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:851" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:851" STORAGESUBTYPE="" URAM="0" VARIABLE="v566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U284" SOURCE="output.cpp:855" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln864_fu_14262_p2" SOURCE="output.cpp:864" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:865" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:865" STORAGESUBTYPE="" URAM="0" VARIABLE="v577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:869" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:869" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="v588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:883" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:883" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:892" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:893" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:893" STORAGESUBTYPE="" URAM="0" VARIABLE="v599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:906" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:907" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:907" STORAGESUBTYPE="" URAM="0" VARIABLE="v610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:911" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln911"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:920" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln920"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:921" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:921" STORAGESUBTYPE="" URAM="0" VARIABLE="v621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:925" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln925"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:934" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:935" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:935" STORAGESUBTYPE="" URAM="0" VARIABLE="v632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:939" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln939"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:948" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln948"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:949" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:949" STORAGESUBTYPE="" URAM="0" VARIABLE="v643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:953" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:962" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:963" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:963" STORAGESUBTYPE="" URAM="0" VARIABLE="v654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:967" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln967"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:976" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln976"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:977" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:977" STORAGESUBTYPE="" URAM="0" VARIABLE="v665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:981" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln981"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:990" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln990"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:991" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:991" STORAGESUBTYPE="" URAM="0" VARIABLE="v676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:995" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln995"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1004" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1004"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1005" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1005" STORAGESUBTYPE="" URAM="0" VARIABLE="v687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1009" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1009"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1018" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1018"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1019" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1019" STORAGESUBTYPE="" URAM="0" VARIABLE="v698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U297" SOURCE="output.cpp:1023" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1023"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1032_fu_15195_p2" SOURCE="output.cpp:1032" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1032"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1033" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1033" STORAGESUBTYPE="" URAM="0" VARIABLE="v709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1037" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1037"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1037" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1037"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1046" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1046"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1047" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1047" STORAGESUBTYPE="" URAM="0" VARIABLE="v720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1051" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1051"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1051" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1051"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1060" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1060"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1061" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1061" STORAGESUBTYPE="" URAM="0" VARIABLE="v731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1065" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1065"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1065" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1065"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1074" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1075" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1075" STORAGESUBTYPE="" URAM="0" VARIABLE="v742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1079" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1088" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1088"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1089" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1089" STORAGESUBTYPE="" URAM="0" VARIABLE="v753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1093" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1103" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1103" STORAGESUBTYPE="" URAM="0" VARIABLE="v764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1107" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1117" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1117" STORAGESUBTYPE="" URAM="0" VARIABLE="v775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1121" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1131" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1131" STORAGESUBTYPE="" URAM="0" VARIABLE="v786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1145" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1145" STORAGESUBTYPE="" URAM="0" VARIABLE="v797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1149" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1159" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1159" STORAGESUBTYPE="" URAM="0" VARIABLE="v808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1173" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1173" STORAGESUBTYPE="" URAM="0" VARIABLE="v819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1177" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1187" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1187" STORAGESUBTYPE="" URAM="0" VARIABLE="v830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U310" SOURCE="output.cpp:1191" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1200_fu_16128_p2" SOURCE="output.cpp:1200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1201" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1201" STORAGESUBTYPE="" URAM="0" VARIABLE="v841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1205" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1205" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1215" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1215" STORAGESUBTYPE="" URAM="0" VARIABLE="v852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1219" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1219" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1229" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1229" STORAGESUBTYPE="" URAM="0" VARIABLE="v863"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1233" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1233" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1243" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1243" STORAGESUBTYPE="" URAM="0" VARIABLE="v874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1247" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1257" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1257" STORAGESUBTYPE="" URAM="0" VARIABLE="v885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1261" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1271" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1271" STORAGESUBTYPE="" URAM="0" VARIABLE="v896"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1275" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="v907"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1299" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1299" STORAGESUBTYPE="" URAM="0" VARIABLE="v918"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1312" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1313" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1313" STORAGESUBTYPE="" URAM="0" VARIABLE="v929"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1317" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1326" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1327" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1327" STORAGESUBTYPE="" URAM="0" VARIABLE="v940"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1331" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1341" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1341" STORAGESUBTYPE="" URAM="0" VARIABLE="v951"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1345" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1354" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1355" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1355" STORAGESUBTYPE="" URAM="0" VARIABLE="v962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U323" SOURCE="output.cpp:1359" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1368_fu_17061_p2" SOURCE="output.cpp:1368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1369" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1369" STORAGESUBTYPE="" URAM="0" VARIABLE="v973"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1373" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1373" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1382" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1383" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1383" STORAGESUBTYPE="" URAM="0" VARIABLE="v984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1396" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1397" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1397" STORAGESUBTYPE="" URAM="0" VARIABLE="v995"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1401" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1401" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1410" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1411" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1411" STORAGESUBTYPE="" URAM="0" VARIABLE="v1006"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1415" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1424" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1425" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1425" STORAGESUBTYPE="" URAM="0" VARIABLE="v1017"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1429" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1438" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1439" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1439" STORAGESUBTYPE="" URAM="0" VARIABLE="v1028"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1443" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1452" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1453" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1453" STORAGESUBTYPE="" URAM="0" VARIABLE="v1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1457" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1466" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1467" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1467" STORAGESUBTYPE="" URAM="0" VARIABLE="v1050"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1471" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1480" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1481" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1481" STORAGESUBTYPE="" URAM="0" VARIABLE="v1061"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1485" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1494" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1495" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1495" STORAGESUBTYPE="" URAM="0" VARIABLE="v1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1499" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1508" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1509" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1509" STORAGESUBTYPE="" URAM="0" VARIABLE="v1083"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1513" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1522" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1523" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1523" STORAGESUBTYPE="" URAM="0" VARIABLE="v1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U336" SOURCE="output.cpp:1527" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1536_fu_17994_p2" SOURCE="output.cpp:1536" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1537" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U206" SOURCE="output.cpp:1537" STORAGESUBTYPE="" URAM="0" VARIABLE="v1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1541" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1541" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1550" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1551" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1551" STORAGESUBTYPE="" URAM="0" VARIABLE="v1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1555" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1555" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1564" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1565" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1565" STORAGESUBTYPE="" URAM="0" VARIABLE="v1127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1569" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1569" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1578" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1579" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1579" STORAGESUBTYPE="" URAM="0" VARIABLE="v1138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1583" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1592" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1593" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1593" STORAGESUBTYPE="" URAM="0" VARIABLE="v1149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1597" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1606" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1607" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1607" STORAGESUBTYPE="" URAM="0" VARIABLE="v1160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1611" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1620" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1621" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1621" STORAGESUBTYPE="" URAM="0" VARIABLE="v1171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1625" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1634" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1635" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1635" STORAGESUBTYPE="" URAM="0" VARIABLE="v1182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1639" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1648" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1649" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1649" STORAGESUBTYPE="" URAM="0" VARIABLE="v1193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1653" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1662" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1663" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1663" STORAGESUBTYPE="" URAM="0" VARIABLE="v1204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1667" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1676" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1677" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1677" STORAGESUBTYPE="" URAM="0" VARIABLE="v1215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1681" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1690" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1691" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1691" STORAGESUBTYPE="" URAM="0" VARIABLE="v1226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U349" SOURCE="output.cpp:1695" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1704_fu_18927_p2" SOURCE="output.cpp:1704" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="v1237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1709" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1709" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1718" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1719" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1719" STORAGESUBTYPE="" URAM="0" VARIABLE="v1248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1732" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1733" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1733" STORAGESUBTYPE="" URAM="0" VARIABLE="v1259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_7935_p2" SOURCE="output.cpp:1737" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1737" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1746" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1747" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1747" STORAGESUBTYPE="" URAM="0" VARIABLE="v1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1751" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1760" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1761" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1761" STORAGESUBTYPE="" URAM="0" VARIABLE="v1281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1765" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1774" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1775" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1775" STORAGESUBTYPE="" URAM="0" VARIABLE="v1292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1779" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1788" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1789" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1789" STORAGESUBTYPE="" URAM="0" VARIABLE="v1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1793" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1802" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1803" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1803" STORAGESUBTYPE="" URAM="0" VARIABLE="v1314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1807" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1816" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1817" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1817" STORAGESUBTYPE="" URAM="0" VARIABLE="v1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1821" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1830" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1831" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1831" STORAGESUBTYPE="" URAM="0" VARIABLE="v1336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1835" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10082_p2" SOURCE="output.cpp:1844" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1845" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1845" STORAGESUBTYPE="" URAM="0" VARIABLE="v1347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_5_1_U210" SOURCE="output.cpp:1849" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1858_fu_19796_p2" SOURCE="output.cpp:1858" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1859" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="output.cpp:1859" STORAGESUBTYPE="" URAM="0" VARIABLE="v1358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_12_VITIS_LOOP_180_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_19841_p2" SOURCE="output.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp</Name>
            <Loops>
                <VITIS_LOOP_100_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.700</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11751446</Best-caseLatency>
                    <Average-caseLatency>112263446</Average-caseLatency>
                    <Worst-caseLatency>212775446</Worst-caseLatency>
                    <Best-caseRealTimeLatency>53.410 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.967 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11751447 ~ 212775447</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_10>
                        <Name>VITIS_LOOP_100_10</Name>
                        <Slack>3.32</Slack>
                        <TripCount>240</TripCount>
                        <Latency>11722560 ~ 212746560</Latency>
                        <AbsoluteTimeLatency>53.279 ms ~ 0.967 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>48844</min>
                                <max>886444</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>48844 ~ 886444</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_nlp_Pipeline_VITIS_LOOP_101_11_fu_597</Instance>
                            <Instance>grp_kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13_fu_619</Instance>
                        </InstanceList>
                    </VITIS_LOOP_100_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>output.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_100_10>
                            <Name>VITIS_LOOP_100_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>output.cpp:100</SourceLocation>
                        </VITIS_LOOP_100_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>450</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>42</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>50927</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>65453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_1_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_2_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_3_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_4_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_5_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_6_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_7_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_8_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_9_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_10_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_11_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_12_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_13_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v2_14_U" SOURCE="output.cpp:52" STORAGESIZE="32 3840 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v2_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_1_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_2_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_3_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_4_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_5_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_6_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_7_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_8_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_9_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_10_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_11_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_12_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_13_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_14_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_15_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_16_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_17_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_18_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_19_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_20_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_21_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_22_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U452" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_24_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_25_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_26_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_27_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_28_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v3_29_U" SOURCE="output.cpp:53" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v3_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U453" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_2_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_3_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_4_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_5_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_6_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_7_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_8_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_9_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_10_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_11_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_12_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_13_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_14_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_15_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_16_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_17_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_18_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_19_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_20_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_21_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_22_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_23_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_24_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_25_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_26_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_27_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_28_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="v4_29_U" SOURCE="output.cpp:54" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="v4_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_785_p2" SOURCE="output.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_797_p2" SOURCE="output.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_10" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_853_p2" SOURCE="output.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_865_p2" SOURCE="output.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_2"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem4" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem4_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export ipname="kernel_trmm"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="v0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="v1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vv2" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vv3" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vv4" index="4" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vv4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v0" access="W" description="Data signal of v0" range="32">
                    <fields>
                        <field offset="0" width="32" name="v0" access="W" description="Bit 31 to 0 of v0"/>
                    </fields>
                </register>
                <register offset="0x18" name="v1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vv2_1" access="W" description="Data signal of vv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv2" access="W" description="Bit 31 to 0 of vv2"/>
                    </fields>
                </register>
                <register offset="0x24" name="vv2_2" access="W" description="Data signal of vv2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv2" access="W" description="Bit 63 to 32 of vv2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vv3_1" access="W" description="Data signal of vv3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv3" access="W" description="Bit 31 to 0 of vv3"/>
                    </fields>
                </register>
                <register offset="0x30" name="vv3_2" access="W" description="Data signal of vv3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv3" access="W" description="Bit 63 to 32 of vv3"/>
                    </fields>
                </register>
                <register offset="0x38" name="vv4_1" access="W" description="Data signal of vv4" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv4" access="W" description="Bit 31 to 0 of vv4"/>
                    </fields>
                </register>
                <register offset="0x3c" name="vv4_2" access="W" description="Data signal of vv4" range="32">
                    <fields>
                        <field offset="0" width="32" name="vv4" access="W" description="Bit 63 to 32 of vv4"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="v1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="vv2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="vv3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="vv4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vv2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vv2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vv3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vv3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vv4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vv4"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_gmem4">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">v0, 0x10, 32, W, Data signal of v0, </column>
                    <column name="s_axi_control">v1, 0x18, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">vv2_1, 0x20, 32, W, Data signal of vv2, </column>
                    <column name="s_axi_control">vv2_2, 0x24, 32, W, Data signal of vv2, </column>
                    <column name="s_axi_control">vv3_1, 0x2c, 32, W, Data signal of vv3, </column>
                    <column name="s_axi_control">vv3_2, 0x30, 32, W, Data signal of vv3, </column>
                    <column name="s_axi_control">vv4_1, 0x38, 32, W, Data signal of vv4, </column>
                    <column name="s_axi_control">vv4_2, 0x3c, 32, W, Data signal of vv4, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float</column>
                    <column name="v1">in, float</column>
                    <column name="vv2">in, vector&lt;float 16&gt;*</column>
                    <column name="vv3">in, vector&lt;float 16&gt;*</column>
                    <column name="vv4">in, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="v0">s_axi_control, register, , name=v0 offset=0x10 range=32</column>
                    <column name="v1">s_axi_control, register, , name=v1 offset=0x18 range=32</column>
                    <column name="vv2">m_axi_gmem2, interface, , </column>
                    <column name="vv2">s_axi_control, register, offset, name=vv2_1 offset=0x20 range=32</column>
                    <column name="vv2">s_axi_control, register, offset, name=vv2_2 offset=0x24 range=32</column>
                    <column name="vv3">m_axi_gmem3, interface, , </column>
                    <column name="vv3">s_axi_control, register, offset, name=vv3_1 offset=0x2c range=32</column>
                    <column name="vv3">s_axi_control, register, offset, name=vv3_2 offset=0x30 range=32</column>
                    <column name="vv4">m_axi_gmem4, interface, , </column>
                    <column name="vv4">s_axi_control, register, offset, name=vv4_1 offset=0x38 range=32</column>
                    <column name="vv4">s_axi_control, register, offset, name=vv4_2 offset=0x3c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem2">read, 3600, 512, VITIS_LOOP_56_1, output.cpp:56:20</column>
                    <column name="m_axi_gmem3">read, 3120, 512, VITIS_LOOP_66_4, output.cpp:66:20</column>
                    <column name="m_axi_gmem4">read, 3120, 512, VITIS_LOOP_76_7, output.cpp:76:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem2">vv2, output.cpp:58:21, read, Widen Fail, , VITIS_LOOP_57_2, output.cpp:57:22, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem2">vv2, output.cpp:58:21, read, Inferred, 3600, VITIS_LOOP_56_1, output.cpp:56:20, , </column>
                    <column name="m_axi_gmem3">vv3, output.cpp:68:21, read, Widen Fail, , VITIS_LOOP_67_5, output.cpp:67:22, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem3">vv3, output.cpp:68:21, read, Inferred, 3120, VITIS_LOOP_66_4, output.cpp:66:20, , </column>
                    <column name="m_axi_gmem4">vv4, output.cpp:78:21, read, Widen Fail, , VITIS_LOOP_77_8, output.cpp:77:22, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem4">vv4, output.cpp:78:21, read, Inferred, 3120, VITIS_LOOP_76_7, output.cpp:76:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="output.cpp:37" status="invalid" parentFunction="kernel_nlp" variable="v0" isDirective="0" options="m_axi port=v0 offset=slave bundle=gmem0">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="output.cpp:38" status="invalid" parentFunction="kernel_nlp" variable="v1" isDirective="0" options="m_axi port=v1 offset=slave bundle=gmem1">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="output.cpp:39" status="valid" parentFunction="kernel_nlp" variable="vv2" isDirective="0" options="m_axi port=vv2 offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="output.cpp:40" status="valid" parentFunction="kernel_nlp" variable="vv3" isDirective="0" options="m_axi port=vv3 offset=slave bundle=gmem3"/>
        <Pragma type="interface" location="output.cpp:41" status="valid" parentFunction="kernel_nlp" variable="vv4" isDirective="0" options="m_axi port=vv4 offset=slave bundle=gmem4"/>
        <Pragma type="interface" location="output.cpp:43" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = v0 bundle = control"/>
        <Pragma type="interface" location="output.cpp:44" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = v1 bundle = control"/>
        <Pragma type="interface" location="output.cpp:45" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = vv2 bundle = control"/>
        <Pragma type="interface" location="output.cpp:46" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = vv3 bundle = control"/>
        <Pragma type="interface" location="output.cpp:47" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = vv4 bundle = control"/>
        <Pragma type="interface" location="output.cpp:49" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="array_partition" location="output.cpp:86" status="valid" parentFunction="kernel_nlp" variable="v2" isDirective="0" options="variable=v2 cyclic factor=15 dim=2"/>
        <Pragma type="resource" location="output.cpp:87" status="warning" parentFunction="kernel_nlp" variable="v2" isDirective="0" options="variable=v2 core=ram_t2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="output.cpp:89" status="valid" parentFunction="kernel_nlp" variable="v3" isDirective="0" options="variable=v3 cyclic factor=3 dim=1"/>
        <Pragma type="array_partition" location="output.cpp:90" status="valid" parentFunction="kernel_nlp" variable="v3" isDirective="0" options="variable=v3 cyclic factor=10 dim=2"/>
        <Pragma type="resource" location="output.cpp:91" status="warning" parentFunction="kernel_nlp" variable="v3" isDirective="0" options="variable=v3 core=ram_t2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="output.cpp:93" status="valid" parentFunction="kernel_nlp" variable="v4" isDirective="0" options="variable=v4 cyclic factor=3 dim=1"/>
        <Pragma type="array_partition" location="output.cpp:94" status="valid" parentFunction="kernel_nlp" variable="v4" isDirective="0" options="variable=v4 cyclic factor=10 dim=2"/>
        <Pragma type="resource" location="output.cpp:95" status="warning" parentFunction="kernel_nlp" variable="v4" isDirective="0" options="variable=v4 core=ram_t2p_bram">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="output.cpp:102" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="output.cpp:181" status="valid" parentFunction="kernel_nlp" variable="" isDirective="0" options="II=13"/>
    </PragmaReport>
</profile>

