// -p validate -p par-to-seq
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
  cells {
    r1 = std_reg(32);
    r0 = std_reg(32);
  }
  wires {
    group do_r0 {
      r0.write_en = 1'd1;
      r0.in = r1.out;
      do_r0[done] = r0.done;
    }

    group do_r1 {
      r1.write_en = 1'd1;
      r1.in = r0.out;
      do_r1[done] = r1.done;
    }
  }
  control {
    // classic hardware swap implementation
    par {
      do_r0;
      do_r1;
    }
  }
}
