## Implementation of two-port and three-port RAM memories, with synchronous write and asynchronous read capability.
## Two-port Memory
![two-port memory]()

## Three-port Memory
![three-port memory]()
