[2025-09-17 04:39:40] START suite=qualcomm_srv trace=srv605_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2576006 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4998851 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4998851 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4998852 heartbeat IPC: 4.127 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13142750 heartbeat IPC: 1.228 cumulative IPC: 1.228 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 21255332 heartbeat IPC: 1.233 cumulative IPC: 1.23 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 29329382 heartbeat IPC: 1.239 cumulative IPC: 1.233 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 37383989 heartbeat IPC: 1.242 cumulative IPC: 1.235 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 45405122 heartbeat IPC: 1.247 cumulative IPC: 1.237 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 53505909 heartbeat IPC: 1.234 cumulative IPC: 1.237 (Simulation time: 00 hr 07 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 61649970 heartbeat IPC: 1.228 cumulative IPC: 1.236 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 69823560 heartbeat IPC: 1.223 cumulative IPC: 1.234 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 77997425 heartbeat IPC: 1.223 cumulative IPC: 1.233 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81168001 cumulative IPC: 1.232 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81168001 cumulative IPC: 1.232 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv605_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.232 instructions: 100000000 cycles: 81168001
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.22 Average ROB Occupancy at Mispredict: 29.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08586
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.39
BRANCH_DIRECT_CALL: 0.4218
BRANCH_INDIRECT_CALL: 0.5457
BRANCH_RETURN: 0.4067


====Backend Stall Breakdown====
ROB_STALL: 43652
LQ_STALL: 0
SQ_STALL: 69591


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 336.5
REPLAY_LOAD: 113.5
NON_REPLAY_LOAD: 8.333723

== Total ==
ADDR_TRANS: 673
REPLAY_LOAD: 227
NON_REPLAY_LOAD: 42752

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 5130

cpu0->cpu0_STLB TOTAL        ACCESS:    2123143 HIT:    2122460 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123143 HIT:    2122460 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9477469 HIT:    8882008 MISS:     595461 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7749923 HIT:    7230786 MISS:     519137 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579079 HIT:     520222 MISS:      58857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147238 HIT:    1130514 MISS:      16724 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1229 HIT:        486 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15845419 HIT:    7701921 MISS:    8143498 MSHR_MERGE:    2029125
cpu0->cpu0_L1I LOAD         ACCESS:   15845419 HIT:    7701921 MISS:    8143498 MSHR_MERGE:    2029125
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30654460 HIT:   26743234 MISS:    3911226 MSHR_MERGE:    1695345
cpu0->cpu0_L1D LOAD         ACCESS:   16777025 HIT:   14645242 MISS:    2131783 MSHR_MERGE:     496211
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13876058 HIT:   12097871 MISS:    1778187 MSHR_MERGE:    1199107
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1377 HIT:        121 MISS:       1256 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12994173 HIT:   10710437 MISS:    2283736 MSHR_MERGE:    1150860
cpu0->cpu0_ITLB LOAD         ACCESS:   12994173 HIT:   10710437 MISS:    2283736 MSHR_MERGE:    1150860
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29114779 HIT:   27794518 MISS:    1320261 MSHR_MERGE:     329993
cpu0->cpu0_DTLB LOAD         ACCESS:   29114779 HIT:   27794518 MISS:    1320261 MSHR_MERGE:     329993
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->LLC TOTAL        ACCESS:     689690 HIT:     679630 MISS:      10060 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     519137 HIT:     509372 MISS:       9765 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58857 HIT:      58826 MISS:         31 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     110953 HIT:     110952 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        743 HIT:        480 MISS:        263 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         73
  ROW_BUFFER_MISS:       9986
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
  FULL:          0
Channel 0 REFRESHES ISSUED:       6764

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       546732       541364        53981          677
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           57           50           27
  STLB miss resolved @ L2C                0           53          272          211           41
  STLB miss resolved @ LLC                0           15          233          284           34
  STLB miss resolved @ MEM                0            1           84          115          136

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203601        48491      1565791       105196           12
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            6            8
  STLB miss resolved @ L2C                0            0            0            4            0
  STLB miss resolved @ LLC                0            8           18           27            4
  STLB miss resolved @ MEM                0            0           11           23           21
[2025-09-17 04:51:47] END   suite=qualcomm_srv trace=srv605_ap (rc=0)
