{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 755, "design__instance__area": 5687.96, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008586269104853272, "power__switching__total": 0.0008853410836309195, "power__leakage__total": 5.818745929531133e-09, "power__total": 0.001743973814882338, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25448749383687425, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25428865288754027, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3433080028541614, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.6238830739722747, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25655414630008727, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2563624107783119, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9238805537659377, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.11232881609477041, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2535022541413818, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25330063763440774, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11934226167313501, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.002343569848962, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.252976341479743, "clock__skew__worst_setup": 0.2528532177428299, "timing__hold__ws": 0.11675333252879169, "timing__setup__ws": 0.049928951275529716, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.13 111.85", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 127, "design__die__area": 11311.4, "design__core__area": 8051.47, "design__instance__count__stdcell": 755, "design__instance__area__stdcell": 5687.96, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.706449, "design__instance__utilization__stdcell": 0.706449, "design__instance__count__class:buffer": 2, "design__instance__count__class:inverter": 18, "design__instance__count__class:sequential_cell": 43, "design__instance__count__class:multi_input_combinational_cell": 403, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 531, "design__instance__count__class:tap_cell": 105, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4302537, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13361.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 177, "design__instance__count__class:clock_buffer": 6, "design__instance__count__class:clock_inverter": 1, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 35, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 730, "route__net__special": 2, "route__drc_errors__iter:1": 340, "route__wirelength__iter:1": 15063, "route__drc_errors__iter:2": 195, "route__wirelength__iter:2": 14945, "route__drc_errors__iter:3": 173, "route__wirelength__iter:3": 14902, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 14840, "route__drc_errors": 0, "route__wirelength": 14840, "route__vias": 4800, "route__vias__singlecut": 4800, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 135.67, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 2, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 2, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25384611797740897, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2537247705973855, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33908871115204625, "timing__setup__ws__corner:min_tt_025C_1v80": 3.6653907613232484, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 2, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2555453976313835, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25542843563243134, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9164634310844026, "timing__setup__ws__corner:min_ss_100C_1v60": 0.1950368810548096, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.252976341479743, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2528532177428299, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11675333252879169, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.029360625872704, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 2, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25627417580093437, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25571404051359364, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3477090380705478, "timing__setup__ws__corner:max_tt_025C_1v80": 3.586135490067445, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 2, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2578820285862453, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25733840786686296, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9316202517564006, "timing__setup__ws__corner:max_ss_100C_1v60": 0.049928951275529716, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25535596582244935, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2547895577748421, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12207712963819274, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.978368080909504, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 2, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 2, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7993, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79971, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000701281, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000794083, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000268222, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000794083, "design_powergrid__voltage__worst": 0.000794083, "design_powergrid__voltage__worst__net:VPWR": 1.7993, "design_powergrid__drop__worst": 0.000794083, "design_powergrid__drop__worst__net:VPWR": 0.000701281, "design_powergrid__voltage__worst__net:VGND": 0.000794083, "design_powergrid__drop__worst__net:VGND": 0.000794083, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000294, "ir__drop__worst": 0.000701, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}