[metadata]
name = "ArchXGreen RTL Synthesis"
description = "Comprehensive RTL synthesis and hardware design benchmark with 71 tasks across 9 difficulty levels, from basic combinational logic to complex system accelerators."
version = "1.0.0"
author = "ArchXBench Community"
license = "Apache-2.0"

[benchmark]
total_tasks = 71
difficulty_levels = ["level-0", "level-1a", "level-1b", "level-1c", "level-2", "level-3", "level-4", "level-5", "level-6"]
task_format = "Verilog RTL design submission"
evaluation_method = "Functional correctness via simulation and synthesis metrics"

[evaluation]
# Scoring configuration
scoring_method = "weighted_difficulty"
max_score = 71
pass_threshold = 0.5

# Task difficulty weights (higher level = higher weight)
[evaluation.difficulty_weights]
"level-0" = 1
"level-1a" = 2
"level-1b" = 3
"level-1c" = 4
"level-2" = 5
"level-3" = 6
"level-4" = 7
"level-5" = 8
"level-6" = 10

# Resource constraints per task
[evaluation.constraints]
timeout_seconds = 300
memory_limit_mb = 2048
verilog_size_limit_kb = 512

# Evaluation features enabled
[evaluation.features]
dynamic_loading = true
feedback_generation = true
architectural_validation = true
ppa_metrics = true
llm_validation = false

[leaderboard]
# Allow multiple submissions and track best score
enable_submissions = true
track_best_score = true
allow_retries = true

# Scoring rules
score_calculation = "total_tasks_passed * weighted_difficulty_average"
completion_rate_calculation = "tasks_passed / total_tasks"

# Display configuration
show_completion_by_level = true
rank_by_score = true
show_pass_rate = true

[submission]
# Phase 1 specific
phase = 1
required_fields = ["team_name", "agent_name", "github_url", "docker_image_url", "demo_video_link"]
deadline = "2026-01-15"

# Baseline purple agent
baseline_included = true
baseline_description = "LLM-driven Verilog generator for iterative problem solving"

[domains]
domains = [
  "combinational-logic",
  "sequential-logic",
  "arithmetic-units",
  "pipelined-designs",
  "floating-point",
  "dsp-kernels",
  "domain-specific-accelerators"
]

[evaluation_tools]
compiler = "Icarus Verilog"
simulator = "vvp (Verilog VVP)"
synthesizer = "Yosys"
