Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: adder3bit_segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adder3bit_segment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adder3bit_segment"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : adder3bit_segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/full_adder.vhd" in Library work.
Architecture funktion of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/3_bit_adder.vhd" in Library work.
Architecture funktion of Entity adder3 is up to date.
Compiling vhdl file "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/segment.vhd" in Library work.
Architecture behavioral of Entity segment is up to date.
Compiling vhdl file "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/adder3bit_segment.vhd" in Library work.
Architecture behavioral of Entity adder3bit_segment is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <adder3bit_segment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder3> in library <work> (architecture <funktion>).

Analyzing hierarchy for entity <segment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <funktion>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <adder3bit_segment> in library <work> (Architecture <behavioral>).
Entity <adder3bit_segment> analyzed. Unit <adder3bit_segment> generated.

Analyzing Entity <adder3> in library <work> (Architecture <funktion>).
Entity <adder3> analyzed. Unit <adder3> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <funktion>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <segment> in library <work> (Architecture <behavioral>).
Entity <segment> analyzed. Unit <segment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <segment>.
    Related source file is "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/segment.vhd".
WARNING:Xst:737 - Found 7-bit latch for signal <segmentsTemp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit comparator less for signal <decimal2$cmp_lt0000> created at line 30.
    Found 19-bit up counter for signal <prescaler>.
    Found 1-bit register for signal <selector>.
    Found 19-bit comparator less for signal <selector$cmp_lt0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <segment> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/full_adder.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <adder3>.
    Related source file is "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/3_bit_adder.vhd".
Unit <adder3> synthesized.


Synthesizing Unit <adder3bit_segment>.
    Related source file is "C:/Users/Lauszus/Dropbox/Basys 2/Projekter/FullAdder3-bit_Test/adder3bit_segment.vhd".
Unit <adder3bit_segment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 19-bit comparator less                                : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 3
 1-bit xor3                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 7-bit latch                                           : 1
# Comparators                                          : 2
 19-bit comparator less                                : 1
 5-bit comparator less                                 : 1
# Xors                                                 : 3
 1-bit xor3                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <adder3bit_segment> ...

Optimizing unit <segment> ...
WARNING:Xst:1294 - Latch <segmentsTemp_0> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_1> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_2> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_3> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_4> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_5> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_6> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_0> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_1> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_2> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_3> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_4> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_5> is equivalent to a wire in block <segment>.
WARNING:Xst:1294 - Latch <segmentsTemp_6> is equivalent to a wire in block <segment>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adder3bit_segment, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : adder3bit_segment.ngr
Top Level Output File Name         : adder3bit_segment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 98
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 2
#      LUT3                        : 14
#      LUT4                        : 9
#      MUXCY                       : 25
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 20
#      FDE                         : 1
#      FDR                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 7
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       25  out of    960     2%  
 Number of Slice Flip Flops:             20  out of   1920     1%  
 Number of 4 input LUTs:                 47  out of   1920     2%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.020ns (Maximum Frequency: 199.203MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.001ns
   Maximum combinational path delay: 10.997ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.020ns (frequency: 199.203MHz)
  Total number of paths / destination ports: 511 / 40
-------------------------------------------------------------------------
Delay:               5.020ns (Levels of Logic = 8)
  Source:            inst_segment/prescaler_3 (FF)
  Destination:       inst_segment/prescaler_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inst_segment/prescaler_3 to inst_segment/prescaler_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  inst_segment/prescaler_3 (inst_segment/prescaler_3)
     LUT1:I0->O            1   0.704   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<0>_rt (inst_segment/Mcompar_selector_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<0> (inst_segment/Mcompar_selector_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<1> (inst_segment/Mcompar_selector_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<2> (inst_segment/Mcompar_selector_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<3> (inst_segment/Mcompar_selector_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<4> (inst_segment/Mcompar_selector_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  inst_segment/Mcompar_selector_cmp_lt0000_cy<5> (inst_segment/Mcompar_selector_cmp_lt0000_cy<5>)
     MUXCY:CI->O          20   0.331   1.102  inst_segment/Mcompar_selector_cmp_lt0000_cy<6> (inst_segment/Mcompar_selector_cmp_lt0000_cy<6>)
     FDR:R                     0.911          inst_segment/prescaler_0
    ----------------------------------------
    Total                      5.020ns (3.296ns logic, 1.724ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              7.001ns (Levels of Logic = 3)
  Source:            inst_segment/selector (FF)
  Destination:       segments<1> (PAD)
  Source Clock:      clk rising

  Data Path: inst_segment/selector to segments<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   0.886  inst_segment/selector (inst_segment/selector)
     LUT4:I3->O            1   0.704   0.424  inst_segment/segments<1>_SW0 (N20)
     LUT4:I3->O            1   0.704   0.420  inst_segment/segments<1> (segments_1_OBUF)
     OBUF:I->O                 3.272          segments_1_OBUF (segments<1>)
    ----------------------------------------
    Total                      7.001ns (5.271ns logic, 1.730ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 257 / 11
-------------------------------------------------------------------------
Delay:               10.997ns (Levels of Logic = 7)
  Source:            B<0> (PAD)
  Destination:       segments<5> (PAD)

  Data Path: B<0> to segments<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  B_0_IBUF (B_0_IBUF)
     LUT3:I0->O            2   0.704   0.526  inst_adder3/Add0/T1 (inst_adder3/C0Temp<0>)
     LUT3:I1->O            4   0.704   0.666  inst_adder3/Add1/T1 (inst_adder3/C0Temp<1>)
     LUT3:I1->O           12   0.704   1.136  inst_adder3/Add2/T1 (CO_OBUF)
     LUT4:I0->O            1   0.704   0.000  inst_segment/segments<0>_F (N29)
     MUXF5:I0->O           1   0.321   0.420  inst_segment/segments<0> (segments_0_OBUF)
     OBUF:I->O                 3.272          segments_0_OBUF (segments<0>)
    ----------------------------------------
    Total                     10.997ns (7.627ns logic, 3.370ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.89 secs
 
--> 

Total memory usage is 251216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

