
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcl8.5/tzdata/Europe/Dublin can't be opened.
INFO: [HLS 200-10] For user 'root' on host 'finn_dev_root' (Linux_x86_64 version 6.8.0-60-generic) on Wed Oct 22 12:30:01 +0000 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p'
Sourcing Tcl script '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/hls_syn_MVAU_hls_1.tcl'
INFO: [HLS 200-1510] Running: source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/hls_syn_MVAU_hls_1.tcl
HLS project: project_MVAU_hls_1
HW source dir: /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p
finn-hlslib dir: /home/changhong/prj/finn/deps/finn-hlslib
custom HLS dir: /home/changhong/prj/finn/custom_hls
INFO: [HLS 200-1510] Running: open_project project_MVAU_hls_1 
INFO: [HLS 200-10] Creating and opening project '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/project_MVAU_hls_1'.
INFO: [HLS 200-1510] Running: add_files /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/top_MVAU_hls_1.cpp -cflags -std=c++14 -I/home/changhong/prj/finn/deps/finn-hlslib -I/home/changhong/prj/finn/custom_hls 
INFO: [HLS 200-10] Adding design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/top_MVAU_hls_1.cpp' to the project
INFO: [HLS 200-1510] Running: set_top MVAU_hls_1 
INFO: [HLS 200-1510] Running: open_solution sol1 
INFO: [HLS 200-10] Creating and opening solution '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/project_MVAU_hls_1/sol1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 36463
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_1_s2v7bp4p/top_MVAU_hls_1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.3 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.92 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
