// Seed: 2006023904
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    input wor id_4,
    output tri id_5,
    output tri id_6,
    output supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    output wand id_10
);
  wire id_12;
  logic [7:0] id_13;
  always @(negedge id_2) $signed(60);
  ;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7
    , id_22,
    input wand id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    input tri id_15,
    output tri1 id_16,
    input wand id_17,
    input wand id_18,
    output wire id_19,
    output wand id_20
);
  wire id_23, id_24;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_2,
      id_15,
      id_16,
      id_20,
      id_20,
      id_8,
      id_15,
      id_2
  );
  assign modCall_1.id_4 = 0;
  parameter id_25 = 1;
  wire id_26;
  ;
endmodule
